Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 21:29:19 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2876)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.093        0.000                      0                 1442        0.106        0.000                      0                 1442        4.500        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.093        0.000                      0                 1442        0.106        0.000                      0                 1442        4.500        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][1][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.350ns (18.971%)  route 5.766ns (81.029%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.420     9.569    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.693 f  ENGINE/grid[0][1][3]_i_3/O
                         net (fo=17, routed)          0.883    10.575    ENGINE/grid[0][1][3]_i_3_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.699 r  ENGINE/grid[3][1][3]_i_2/O
                         net (fo=5, routed)           0.841    11.540    ENGINE/grid[3][1][3]_i_2_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150    11.690 r  ENGINE/grid[3][1][3]_i_1/O
                         net (fo=4, routed)           0.495    12.185    ENGINE/grid[3][1][3]_i_1_n_0
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    ENGINE/clk_IBUF_BUFG
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDSE (Setup_fdse_C_S)       -0.728    14.278    ENGINE/grid_reg[3][1][0]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][1][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.350ns (18.971%)  route 5.766ns (81.029%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.420     9.569    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.693 f  ENGINE/grid[0][1][3]_i_3/O
                         net (fo=17, routed)          0.883    10.575    ENGINE/grid[0][1][3]_i_3_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.699 r  ENGINE/grid[3][1][3]_i_2/O
                         net (fo=5, routed)           0.841    11.540    ENGINE/grid[3][1][3]_i_2_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150    11.690 r  ENGINE/grid[3][1][3]_i_1/O
                         net (fo=4, routed)           0.495    12.185    ENGINE/grid[3][1][3]_i_1_n_0
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    ENGINE/clk_IBUF_BUFG
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDSE (Setup_fdse_C_S)       -0.728    14.278    ENGINE/grid_reg[3][1][1]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][1][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.350ns (18.971%)  route 5.766ns (81.029%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.420     9.569    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.693 f  ENGINE/grid[0][1][3]_i_3/O
                         net (fo=17, routed)          0.883    10.575    ENGINE/grid[0][1][3]_i_3_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.699 r  ENGINE/grid[3][1][3]_i_2/O
                         net (fo=5, routed)           0.841    11.540    ENGINE/grid[3][1][3]_i_2_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150    11.690 r  ENGINE/grid[3][1][3]_i_1/O
                         net (fo=4, routed)           0.495    12.185    ENGINE/grid[3][1][3]_i_1_n_0
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    ENGINE/clk_IBUF_BUFG
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDSE (Setup_fdse_C_S)       -0.728    14.278    ENGINE/grid_reg[3][1][2]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][1][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.350ns (18.971%)  route 5.766ns (81.029%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.420     9.569    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.693 f  ENGINE/grid[0][1][3]_i_3/O
                         net (fo=17, routed)          0.883    10.575    ENGINE/grid[0][1][3]_i_3_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.699 r  ENGINE/grid[3][1][3]_i_2/O
                         net (fo=5, routed)           0.841    11.540    ENGINE/grid[3][1][3]_i_2_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150    11.690 r  ENGINE/grid[3][1][3]_i_1/O
                         net (fo=4, routed)           0.495    12.185    ENGINE/grid[3][1][3]_i_1_n_0
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    ENGINE/clk_IBUF_BUFG
    SLICE_X50Y28         FDSE                                         r  ENGINE/grid_reg[3][1][3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDSE (Setup_fdse_C_S)       -0.728    14.278    ENGINE/grid_reg[3][1][3]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][3][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.350ns (19.628%)  route 5.528ns (80.372%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.339    10.236    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  ENGINE/grid[8][3][3]_i_2/O
                         net (fo=5, routed)           0.633    10.993    ENGINE/grid[8][3][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.143 r  ENGINE/grid[8][3][3]_i_1/O
                         net (fo=4, routed)           0.804    11.947    ENGINE/grid[8][3][3]_i_1_n_0
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDSE (Setup_fdse_C_S)       -0.637    14.362    ENGINE/grid_reg[8][3][0]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][3][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.350ns (19.628%)  route 5.528ns (80.372%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.339    10.236    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  ENGINE/grid[8][3][3]_i_2/O
                         net (fo=5, routed)           0.633    10.993    ENGINE/grid[8][3][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.143 r  ENGINE/grid[8][3][3]_i_1/O
                         net (fo=4, routed)           0.804    11.947    ENGINE/grid[8][3][3]_i_1_n_0
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDSE (Setup_fdse_C_S)       -0.637    14.362    ENGINE/grid_reg[8][3][1]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][3][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.350ns (19.628%)  route 5.528ns (80.372%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.339    10.236    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  ENGINE/grid[8][3][3]_i_2/O
                         net (fo=5, routed)           0.633    10.993    ENGINE/grid[8][3][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.143 r  ENGINE/grid[8][3][3]_i_1/O
                         net (fo=4, routed)           0.804    11.947    ENGINE/grid[8][3][3]_i_1_n_0
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDSE (Setup_fdse_C_S)       -0.637    14.362    ENGINE/grid_reg[8][3][2]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][3][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.350ns (19.628%)  route 5.528ns (80.372%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.339    10.236    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  ENGINE/grid[8][3][3]_i_2/O
                         net (fo=5, routed)           0.633    10.993    ENGINE/grid[8][3][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.143 r  ENGINE/grid[8][3][3]_i_1/O
                         net (fo=4, routed)           0.804    11.947    ENGINE/grid[8][3][3]_i_1_n_0
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y26         FDSE                                         r  ENGINE/grid_reg[8][3][3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDSE (Setup_fdse_C_S)       -0.637    14.362    ENGINE/grid_reg[8][3][3]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][3][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.318ns (19.184%)  route 5.552ns (80.816%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.524    10.421    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.545 r  ENGINE/grid[3][3][3]_i_2/O
                         net (fo=5, routed)           0.552    11.097    ENGINE/grid[3][3][3]_i_2_n_0
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.118    11.215 r  ENGINE/grid[3][3][3]_i_1/O
                         net (fo=4, routed)           0.725    11.940    ENGINE/grid[3][3][3]_i_1_n_0
    SLICE_X40Y31         FDSE                                         r  ENGINE/grid_reg[3][3][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.437    14.778    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y31         FDSE                                         r  ENGINE/grid_reg[3][3][0]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.631    14.386    ENGINE/grid_reg[3][3][0]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][3][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.318ns (19.184%)  route 5.552ns (80.816%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  ENGINE/load_counter_reg[3]/Q
                         net (fo=17, routed)          1.086     6.611    ENGINE/load_counter__0[3]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.735 f  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=18, routed)          0.711     7.446    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  ENGINE/grid[8][0][3]_i_5/O
                         net (fo=3, routed)           0.686     8.256    ENGINE/grid[8][0][3]_i_5_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.380 r  ENGINE/grid[0][8][3]_i_3/O
                         net (fo=8, routed)           0.644     9.025    ENGINE/grid[0][8][3]_i_3_n_0
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.149 f  ENGINE/grid[4][0][3]_i_5/O
                         net (fo=6, routed)           0.624     9.773    ENGINE/grid[4][0][3]_i_5_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.897 f  ENGINE/grid[0][3][3]_i_4/O
                         net (fo=15, routed)          0.524    10.421    ENGINE/grid[0][3][3]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.545 r  ENGINE/grid[3][3][3]_i_2/O
                         net (fo=5, routed)           0.552    11.097    ENGINE/grid[3][3][3]_i_2_n_0
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.118    11.215 r  ENGINE/grid[3][3][3]_i_1/O
                         net (fo=4, routed)           0.725    11.940    ENGINE/grid[3][3][3]_i_1_n_0
    SLICE_X40Y31         FDSE                                         r  ENGINE/grid_reg[3][3][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.437    14.778    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y31         FDSE                                         r  ENGINE/grid_reg[3][3][1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.631    14.386    ENGINE/grid_reg[3][3][1]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  2.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cD/synchronizedButtonPress_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/conditionedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.056%)  route 0.267ns (58.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.558     1.441    cD/CLK
    SLICE_X32Y16         FDRE                                         r  cD/synchronizedButtonPress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cD/synchronizedButtonPress_reg/Q
                         net (fo=2, routed)           0.267     1.849    cD/synchronizedButtonPress_reg_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.894 r  cD/conditionedSignal_i_1__1/O
                         net (fo=1, routed)           0.000     1.894    cD/conditionedSignal_i_1__1_n_0
    SLICE_X37Y22         FDRE                                         r  cD/conditionedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    cD/CLK
    SLICE_X37Y22         FDRE                                         r  cD/conditionedSignal_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091     1.788    cD/conditionedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cD/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    cD/CLK
    SLICE_X37Y22         FDRE                                         r  cD/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cD/conditionedSignal_reg/Q
                         net (fo=6, routed)           0.079     1.656    cD/conditionedSignal_reg_0
    SLICE_X37Y22         FDRE                                         r  cD/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    cD/CLK
    SLICE_X37Y22         FDRE                                         r  cD/prev_conditioned_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.075     1.511    cD/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cU/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cU/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.667%)  route 0.351ns (71.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.554     1.437    cU/CLK
    SLICE_X28Y20         FDRE                                         r  cU/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cU/conditionedSignal_reg/Q
                         net (fo=10, routed)          0.351     1.929    cU/conditionedSignal_reg_0
    SLICE_X37Y22         FDRE                                         r  cU/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    cU/CLK
    SLICE_X37Y22         FDRE                                         r  cU/prev_conditioned_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.066     1.763    cU/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cR/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cR/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.983%)  route 0.141ns (50.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    cR/CLK
    SLICE_X37Y25         FDRE                                         r  cR/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cR/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.141     1.715    cR/conditionedSignal_reg_0
    SLICE_X38Y24         FDRE                                         r  cR/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    cR/CLK
    SLICE_X38Y24         FDRE                                         r  cR/prev_conditioned_reg/C
                         clock pessimism             -0.478     1.465    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059     1.524    cR/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cU/synchronizedButtonPress_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cU/conditionedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.554     1.437    cU/CLK
    SLICE_X28Y20         FDRE                                         r  cU/synchronizedButtonPress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  cU/synchronizedButtonPress_reg/Q
                         net (fo=2, routed)           0.076     1.641    cU/synchronizedButtonPress_reg_n_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.099     1.740 r  cU/conditionedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    cU/conditionedSignal_i_1__0_n_0
    SLICE_X28Y20         FDRE                                         r  cU/conditionedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     1.949    cU/CLK
    SLICE_X28Y20         FDRE                                         r  cU/conditionedSignal_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.091     1.528    cU/conditionedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ENGINE/load_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  ENGINE/load_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ENGINE/load_counter_reg[0]/Q
                         net (fo=22, routed)          0.143     1.718    ENGINE/load_counter__0[0]
    SLICE_X40Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  ENGINE/load_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    ENGINE/load_counter[3]
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.818     1.945    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[3]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.091     1.538    ENGINE/load_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ENGINE/load_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  ENGINE/load_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ENGINE/load_counter_reg[0]/Q
                         net (fo=22, routed)          0.144     1.719    ENGINE/load_counter__0[0]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  ENGINE/load_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.764    ENGINE/load_counter[4]
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.818     1.945    ENGINE/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  ENGINE/load_counter_reg[4]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.092     1.539    ENGINE/load_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/down_evt_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.124%)  route 0.327ns (69.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  mode_reg/Q
                         net (fo=23, routed)          0.327     1.903    ENGINE/mode
    SLICE_X37Y23         FDRE                                         r  ENGINE/down_evt_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  ENGINE/down_evt_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y23         FDRE (Hold_fdre_C_R)        -0.018     1.677    ENGINE/down_evt_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cU/prev_conditioned_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.761%)  route 0.173ns (48.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    cU/CLK
    SLICE_X37Y22         FDRE                                         r  cU/prev_conditioned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cU/prev_conditioned_reg/Q
                         net (fo=7, routed)           0.173     1.750    cU/prev_conditioned
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  cU/selected_number[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    cU_n_5
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[1]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120     1.569    selected_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cU/prev_conditioned_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.191%)  route 0.177ns (48.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    cU/CLK
    SLICE_X37Y22         FDRE                                         r  cU/prev_conditioned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cU/prev_conditioned_reg/Q
                         net (fo=7, routed)           0.177     1.754    cU/prev_conditioned
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  cU/selected_number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.799    cU_n_3
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[3]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121     1.570    selected_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y10   flash_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   flash_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   flash_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   flash_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   flash_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   flash_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y13   flash_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   flash_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   flash_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   flash_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   flash_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   flash_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   flash_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   flash_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   flash_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.431ns  (logic 16.917ns (33.545%)  route 33.514ns (66.455%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    42.795    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    42.919 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.988    46.907    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    50.431 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.431    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.425ns  (logic 16.917ns (33.549%)  route 33.508ns (66.451%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.197    42.797    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124    42.921 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.980    46.901    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    50.425 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.425    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.286ns  (logic 16.912ns (33.632%)  route 33.374ns (66.368%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    42.795    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    42.919 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.848    46.767    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    50.286 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.286    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.149ns  (logic 16.922ns (33.743%)  route 33.227ns (66.257%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.197    42.797    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124    42.921 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.699    46.620    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    50.149 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.149    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.084ns  (logic 16.914ns (33.771%)  route 33.170ns (66.229%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    42.795    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    42.919 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.644    46.563    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    50.084 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.084    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.757ns  (logic 16.912ns (33.989%)  route 32.845ns (66.011%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.037    42.638    VGA/vgaBlue[2]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    42.762 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.476    46.238    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    49.757 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.757    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.697ns  (logic 16.918ns (34.042%)  route 32.779ns (65.958%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.696    42.297    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124    42.421 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.752    46.172    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    49.697 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.697    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.637ns  (logic 16.888ns (34.023%)  route 32.749ns (65.977%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.823    42.424    VGA/vgaBlue[2]
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124    42.548 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.594    46.142    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    49.637 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.637    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.392ns  (logic 16.895ns (34.207%)  route 32.496ns (65.793%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.850    40.547    VGA/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124    40.671 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    41.477    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    41.601 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.696    42.297    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124    42.421 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.468    45.889    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    49.392 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.392    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.699ns  (logic 16.799ns (34.496%)  route 31.900ns (65.504%))
  Logic Levels:           44  (CARRY4=23 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.689     0.689 f  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          1.838     2.527    VGA/v_count[7]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124     2.651 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          0.706     3.358    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.124     3.482 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.647     5.129    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  VGA/digit_value_reg[3]_i_841/O
                         net (fo=1, routed)           0.000     5.253    VGA/digit_value_reg[3]_i_841_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  VGA/digit_value_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000     5.786    VGA/digit_value_reg[3]_i_715_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.101 f  VGA/font_row_reg[0]_i_92/O[3]
                         net (fo=39, routed)          3.358     9.459    DRAW/digit_src81_in[11]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.335     9.794 r  DRAW/digit_value_reg[3]_i_376/O
                         net (fo=4, routed)           0.860    10.654    DRAW/digit_value_reg[3]_i_376_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.363 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.363    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.477 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.477    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.699 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.238    12.937    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X56Y3          LUT3 (Prop_lut3_I2_O)        0.327    13.264 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.190    14.454    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.348    14.802 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.802    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.335 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.335    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.452 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.452    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.691 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           1.174    16.865    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X53Y13         LUT3 (Prop_lut3_I2_O)        0.301    17.166 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           1.192    18.358    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.157    18.515 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           0.476    18.991    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.355    19.346 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.346    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.896 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.896    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.230 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/O[1]
                         net (fo=7, routed)           1.027    21.257    DRAW/vgaGreen_OBUF[3]_inst_i_212_0[1]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.303    21.560 r  DRAW/font_row_reg[0]_i_182/O
                         net (fo=1, routed)           0.000    21.560    DRAW/font_row_reg[0]_i_182_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.093 r  DRAW/font_row_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.093    DRAW/font_row_reg[0]_i_97_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.210 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.210    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.525 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.459    23.985    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X55Y17         LUT5 (Prop_lut5_I2_O)        0.307    24.292 r  DRAW/font_row_reg[0]_i_44/O
                         net (fo=1, routed)           0.000    24.292    DRAW/font_row_reg[0]_i_44_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.693 r  DRAW/font_row_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.693    DRAW/font_row_reg[0]_i_13_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.825    27.632    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    27.756 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.596    28.352    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    28.989 r  VGA/digit_value_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.989    VGA/digit_value_reg[3]_i_52_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.106 r  VGA/vgaGreen_OBUF[3]_inst_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.106    VGA/vgaGreen_OBUF[3]_inst_i_188_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.345 r  VGA/vgaGreen_OBUF[3]_inst_i_137/O[2]
                         net (fo=2, routed)           1.637    30.982    VGA/DRAW/digit_src6[11]
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.301    31.283 r  VGA/vgaGreen_OBUF[3]_inst_i_122/O
                         net (fo=3, routed)           0.978    32.261    VGA/vgaGreen_OBUF[3]_inst_i_122_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.385 r  VGA/digit_value_reg[3]_i_678/O
                         net (fo=1, routed)           0.000    32.385    VGA/digit_value_reg[3]_i_678_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.917 r  VGA/digit_value_reg[3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    32.917    VGA/digit_value_reg[3]_i_319_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.031 r  VGA/digit_value_reg[3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    33.031    VGA/digit_value_reg[3]_i_314_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.365 r  VGA/digit_value_reg[3]_i_175/O[1]
                         net (fo=3, routed)           1.191    34.556    VGA/digit_value_reg[3]_i_175_n_6
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.303    34.859 r  VGA/digit_value_reg[3]_i_178/O
                         net (fo=1, routed)           0.000    34.859    VGA/digit_value_reg[3]_i_178_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.439 f  VGA/digit_value_reg[3]_i_83/O[2]
                         net (fo=3, routed)           1.629    37.068    VGA/digit_value_reg[3]_i_83_n_5
    SLICE_X47Y18         LUT2 (Prop_lut2_I0_O)        0.302    37.370 r  VGA/digit_value_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    37.370    VGA/digit_value_reg[3]_i_50_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.920 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.653    39.573    VGA/DRAW/digit_value2
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.124    39.697 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.855    40.552    ENGINE/digit_value0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.124    40.676 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.336    41.012    VGA/draw_digit
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    41.136 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.033    45.169    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    48.699 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.699    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.239ns (63.125%)  route 0.140ns (36.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA/v_count_reg[5]/Q
                         net (fo=83, routed)          0.140     0.334    VGA/v_count[5]
    SLICE_X47Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.379    VGA/v_count[5]_i_1_n_0
    SLICE_X47Y0          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.239ns (55.554%)  route 0.191ns (44.446%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          0.191     0.385    VGA/h_count_reg[9]_0[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    VGA/h_count[2]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.239ns (55.425%)  route 0.192ns (44.575%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          0.192     0.386    VGA/h_count_reg[9]_0[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.431 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.431    VGA/h_count[4]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.239ns (55.366%)  route 0.193ns (44.634%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA/v_count_reg[2]/Q
                         net (fo=28, routed)          0.193     0.387    VGA/v_count[2]
    SLICE_X47Y1          LUT5 (Prop_lut5_I0_O)        0.045     0.432 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.432    VGA/v_count[4]_i_1_n_0
    SLICE_X47Y1          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.242ns (55.862%)  route 0.191ns (44.138%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          0.191     0.385    VGA/h_count_reg[9]_0[0]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.048     0.433 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.433    VGA/h_count[3]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.262ns (59.737%)  route 0.177ns (40.263%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.177     0.394    VGA/v_count[0]
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.439 r  VGA/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.439    VGA/v_count[2]_i_1_n_0
    SLICE_X47Y0          FDRE                                         r  VGA/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.262ns (59.601%)  route 0.178ns (40.399%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.178     0.395    VGA/v_count[0]
    SLICE_X47Y0          LUT2 (Prop_lut2_I0_O)        0.045     0.440 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    VGA/v_count[1]_i_1_n_0
    SLICE_X47Y0          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.280ns (63.660%)  route 0.160ns (36.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[3]/C
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA/h_count_reg[3]/Q
                         net (fo=25, routed)          0.160     0.341    VGA/h_count[3]
    SLICE_X42Y1          LUT6 (Prop_lut6_I4_O)        0.099     0.440 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.440    VGA/h_count[5]_i_1_n_0
    SLICE_X42Y1          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.265ns (60.011%)  route 0.177ns (39.989%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X46Y0          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.177     0.394    VGA/v_count[0]
    SLICE_X47Y0          LUT4 (Prop_lut4_I1_O)        0.048     0.442 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.442    VGA/v_count[3]_i_1_n_0
    SLICE_X47Y0          FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.260ns (56.587%)  route 0.199ns (43.413%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          0.199     0.416    VGA/v_count[7]
    SLICE_X46Y1          LUT5 (Prop_lut5_I2_O)        0.043     0.459 r  VGA/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.459    VGA/v_count[8]_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  VGA/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.222ns  (logic 5.663ns (29.459%)  route 13.559ns (70.541%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    16.653    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.777 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.988    20.765    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    24.288 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.288    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.217ns  (logic 5.663ns (29.469%)  route 13.554ns (70.531%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.197    16.655    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124    16.779 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.980    20.759    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    24.283 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.283    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.078ns  (logic 5.658ns (29.659%)  route 13.419ns (70.341%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    16.653    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.777 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.848    20.625    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    24.144 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.144    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.941ns  (logic 5.668ns (29.925%)  route 13.273ns (70.075%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.197    16.655    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124    16.779 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.699    20.478    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    24.007 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.007    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.875ns  (logic 5.660ns (29.985%)  route 13.216ns (70.015%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194    16.653    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.777 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.644    20.421    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    23.942 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.942    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.548ns  (logic 5.658ns (30.503%)  route 12.890ns (69.497%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.037    16.496    VGA/vgaBlue[2]
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.620 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.476    20.096    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.614 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.614    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.489ns  (logic 5.664ns (30.633%)  route 12.825ns (69.367%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.696    16.155    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.279 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.752    20.030    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    23.555 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.555    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.429ns  (logic 5.634ns (30.573%)  route 12.795ns (69.427%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.823    16.281    VGA/vgaBlue[2]
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124    16.405 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.594    20.000    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    23.495 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.495    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.183ns  (logic 5.641ns (31.026%)  route 12.542ns (68.974%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.068    13.189    ENGINE/p_12_in
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.313 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           2.022    15.335    ENGINE/mode_reg_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.124    15.459 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.696    16.155    VGA/vgaBlue[2]
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.279 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.468    19.747    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    23.249 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.249    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.956ns  (logic 5.669ns (31.574%)  route 12.287ns (68.426%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.545     5.066    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  ENGINE/current_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  ENGINE/current_y_reg[1]/Q
                         net (fo=89, routed)          4.554    10.076    ENGINE/engine_y[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  ENGINE/vgaGreen_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    10.200    VGA/vgaGreen_OBUF[3]_inst_i_15_0[0]
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.732 r  VGA/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.732    VGA/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  VGA/vgaGreen_OBUF[3]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    VGA/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.074 f  VGA/vgaGreen_OBUF[3]_inst_i_8/CO[2]
                         net (fo=3, routed)           0.734    11.808    VGA/DRAW/digit_src4
    SLICE_X48Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.121 f  VGA/digit_value_reg[3]_i_3/O
                         net (fo=4, routed)           1.055    13.175    ENGINE/p_12_in
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.299 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.575    14.875    ENGINE/mode_reg_1
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.999 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.336    15.335    VGA/draw_digit
    SLICE_X44Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.459 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.033    19.492    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    23.022 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.022    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selected_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.124ns  (logic 0.325ns (28.904%)  route 0.799ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[1]/Q
                         net (fo=7, routed)           0.129     1.729    DRAW/Q[1]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.049     1.778 r  DRAW/digit_value_reg[3]_i_7/O
                         net (fo=4, routed)           0.185     1.963    ENGINE/digit_src2
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.112     2.075 r  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.486     2.561    DRAW/vgaRed_OBUF[3]_inst_i_142_1
    SLICE_X43Y4          LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.325ns (27.949%)  route 0.838ns (72.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[1]/Q
                         net (fo=7, routed)           0.129     1.729    DRAW/Q[1]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.049     1.778 r  DRAW/digit_value_reg[3]_i_7/O
                         net (fo=4, routed)           0.197     1.975    ENGINE/digit_src2
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.112     2.087 r  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.512     2.599    DRAW/vgaRed_OBUF[3]_inst_i_23_0
    SLICE_X43Y4          LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.325ns (27.635%)  route 0.851ns (72.365%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  selected_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[1]/Q
                         net (fo=7, routed)           0.129     1.729    DRAW/Q[1]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.049     1.778 r  DRAW/digit_value_reg[3]_i_7/O
                         net (fo=4, routed)           0.198     1.976    ENGINE/digit_src2
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.112     2.088 r  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.524     2.612    DRAW/vgaRed_OBUF[3]_inst_i_79_1
    SLICE_X43Y4          LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 0.231ns (19.185%)  route 0.973ns (80.815%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y24         FDSE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDSE (Prop_fdse_C_Q)         0.141     1.575 f  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=3, routed)           0.219     1.795    ENGINE/grid_out[8][8][0]
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.840 f  ENGINE/digit_value_reg[1]_i_3/O
                         net (fo=2, routed)           0.235     2.075    ENGINE/DRAW/grid_vals[0]
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.120 r  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.519     2.638    DRAW/vgaRed_OBUF[3]_inst_i_142_0
    SLICE_X43Y4          LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.397ns (60.807%)  route 0.901ns (39.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X40Y25         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.180     1.755    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.520    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.731 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.731    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.386ns (53.603%)  route 1.200ns (46.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X40Y25         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.369     1.943    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.988 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.819    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.019 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.019    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.410ns (53.271%)  route 1.237ns (46.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X40Y25         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.329     1.903    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.856    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.080 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.080    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.390ns (51.429%)  route 1.313ns (48.571%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X40Y25         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.369     1.943    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.988 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.932    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.136 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.136    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.488ns (52.998%)  route 1.319ns (47.002%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y24         FDSE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDSE (Prop_fdse_C_Q)         0.141     1.575 f  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=3, routed)           0.280     1.855    ENGINE/grid_out[8][8][3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.900 f  ENGINE/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.074     1.974    ENGINE/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.250     2.269    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.314 r  ENGINE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.715     3.030    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.241 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.241    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.506ns (53.265%)  route 1.321ns (46.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y24         FDSE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDSE (Prop_fdse_C_Q)         0.141     1.575 f  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=3, routed)           0.280     1.855    ENGINE/grid_out[8][8][3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.900 f  ENGINE/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.074     1.974    ENGINE/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.250     2.269    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I3_O)        0.045     2.314 r  ENGINE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     3.032    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.262 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.262    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.451ns (39.554%)  route 2.218ns (60.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.218     3.669    cL/btnL_IBUF
    SLICE_X36Y28         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433     4.774    cL/CLK
    SLICE_X36Y28         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.451ns (39.606%)  route 2.213ns (60.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.213     3.664    cR/btnR_IBUF
    SLICE_X36Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431     4.772    cR/CLK
    SLICE_X36Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 1.454ns (40.877%)  route 2.103ns (59.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.103     3.556    cU/btnU_IBUF
    SLICE_X28Y15         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.441     4.782    cU/CLK
    SLICE_X28Y15         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.441ns (43.030%)  route 1.908ns (56.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.350    cC/btnC_IBUF
    SLICE_X32Y16         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438     4.779    cC/CLK
    SLICE_X32Y16         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.452ns (43.399%)  route 1.894ns (56.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.347    cD/btnD_IBUF
    SLICE_X32Y16         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438     4.779    cD/CLK
    SLICE_X32Y16         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.221ns (20.810%)  route 0.839ns (79.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.839     1.060    cD/btnD_IBUF
    SLICE_X32Y16         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.952    cD/CLK
    SLICE_X32Y16         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.210ns (19.441%)  route 0.868ns (80.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.868     1.078    cC/btnC_IBUF
    SLICE_X32Y16         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.952    cC/CLK
    SLICE_X32Y16         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.222ns (19.301%)  route 0.928ns (80.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.150    cU/btnU_IBUF
    SLICE_X28Y15         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.827     1.954    cU/CLK
    SLICE_X28Y15         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.219ns (17.797%)  route 1.013ns (82.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.013     1.232    cR/btnR_IBUF
    SLICE_X36Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    cR/CLK
    SLICE_X36Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.219ns (17.534%)  route 1.032ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.032     1.251    cL/btnL_IBUF
    SLICE_X36Y28         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     1.947    cL/CLK
    SLICE_X36Y28         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C





