Info: Generated by version: 21.1 build 169
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\qdb\.t\60ae63ac11e8.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\qdb\.t\60ae63ac11e8.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_7iee5vy"
Info: alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_6awadjy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq"
Info: conf_reset_src: "Generating: conf_reset_src"
Info: grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: conf_reset_src"
Info: alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 12 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
