# End time: 04:55:55 on Apr 17,2020, Elapsed time: 0:01:48
# Errors: 0, Warnings: 1
#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Loading entity AndGate
# -- Loading entity OrGate
# -- Loading entity XorGate
# -- Loading package MATH_REAL
# -- Loading entity MUX4
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/Adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture rtl of Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SLL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SLL64
# -- Compiling architecture rtl of SLL64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SLL64.vhd(65): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(66): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(73): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(75): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(82): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(83): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRL64
# -- Compiling architecture rtl of SRL64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SRL64.vhd(65): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(66): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(73): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(75): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(82): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(83): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRA64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRA64
# -- Compiling architecture rtl of SRA64
# -- Loading entity MUX4
# ** Warning: ../SourceCode/SRA64.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(69): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(77): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(85): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(86): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# -- Loading entity SLL64
# -- Loading entity SRL64
# -- Loading entity SRA64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ExecUnit
# -- Compiling architecture rtl of ExecUnit
# -- Loading package NUMERIC_STD
# -- Loading entity ArithUnit
# -- Loading package MATH_REAL
# -- Loading entity ShiftUnit
# -- Loading entity LogicUnit
# -- Loading entity MUX4
# 
# vcom -work work -2008 -explicit -stats=none TBExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbExecUnit
# -- Compiling architecture behavioural of TbExecUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:56 on Apr 17,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading package std_logic_arith
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# -- Compiling configuration TimeAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# -- Compiling configuration FuncSUSim
# -- Loading entity TbShiftUnit
# -- Loading architecture behavioural of TbShiftUnit
# -- Loading package MATH_REAL
# -- Loading entity ShiftUnit
# -- Compiling configuration TimeSUSim
# -- Loading entity TbShiftUnit
# -- Loading architecture behavioural of TbShiftUnit
# -- Loading entity ShiftUnit
# -- Compiling configuration FuncXUSim
# -- Loading entity TbExecUnit
# -- Loading architecture behavioural of TbExecUnit
# -- Loading entity ExecUnit
# -- Compiling configuration TimeXUSim
# -- Loading entity TbExecUnit
# -- Loading architecture behavioural of TbExecUnit
# -- Loading entity ExecUnit
# End time: 04:55:56 on Apr 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -gui work.FuncXUSim -t 100ps
# vsim -gui work.FuncXUSim -t 100ps 
# Start time: 04:55:56 on Apr 17,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.funcxusim
# Loading work.tbexecunit(behavioural)
# Loading ieee.math_real(body)
# Loading work.execunit(rtl)
# Loading work.arithunit(rtl)
# Loading work.adder(rtl)
# Loading work.shiftunit(rtl)
# Loading work.sll64(rtl)
# Loading work.mux4(rtl)
# Loading work.srl64(rtl)
# Loading work.sra64(rtl)
# Loading work.logicunit(rtl)
# Loading work.andgate(rtl)
# Loading work.orgate(rtl)
# Loading work.xorgate(rtl)
# WARNING: No extended dataflow license exists
# transcript off
#----------------------------------------------------------------------------------------------------------
# Simulation Run
#----------------------------------------------------------------------------------------------------------
# restart -f
# run 4120 ns
# ** Note: Using TestVectors from file ExecUnit00.tvs
#    Time: 15 ns  Iteration: 0  Instance: /tbexecunit
# ** Note: Simulation Completed
#    Time: 4111 ns  Iteration: 0  Instance: /tbexecunit
# transcript off
