/**
 *
 * @file CAN_RegisterDefines_IFn_DB1.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim May 27, 2021 @endverbatim
 *
 * @author
 * @verbatim indevicemex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * May 27, 2021        indevicemex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNDB1_H_
#define XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNDB1_H_

#include <xDriver_MCU/CAN/Peripheral/xHeader/CAN_Enum.h>

/******************************************************************************************
************************************ 24,28 IFn_DB1 *********************************************
******************************************************************************************/
/*--------*/
#define CAN_IFn_DB1_R_DATA_MASK    ((UBase_t) 0x0000FFFFUL)
#define CAN_IFn_DB1_R_DATA45_MASK    ((UBase_t) 0x0000FFFFUL)
#define CAN_IFn_DB1_R_DATA4_MASK    ((UBase_t) 0x000000FFUL)
#define CAN_IFn_DB1_R_DATA5_MASK    ((UBase_t) 0x0000FF00UL)
#define CAN_IFn_DB1_R_DATA_BIT    ((UBase_t) 0UL)
#define CAN_IFn_DB1_R_DATA45_BIT    ((UBase_t) 0UL)
#define CAN_IFn_DB1_R_DATA4_BIT    ((UBase_t) 0UL)
#define CAN_IFn_DB1_R_DATA5_BIT    ((UBase_t) 8UL)

#define CAN_IFn_DB1_DATA_MASK    ((UBase_t) 0x0000FFFFUL)
#define CAN_IFn_DB1_DATA45_MASK    ((UBase_t) 0x0000FFFFUL)
#define CAN_IFn_DB1_DATA4_MASK    ((UBase_t) 0x000000FFUL)
#define CAN_IFn_DB1_DATA5_MASK    ((UBase_t) 0x0000FFUL)
/*--------*/



#endif /* XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNDB1_H_ */
