// Seed: 3366529279
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  assign id_3 = id_3;
  always @* begin : LABEL_0
    id_3 = #1 id_2;
  end
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input  tri0 id_1
    , id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_11 = 1;
  xor primCall (id_2, id_3, id_4, id_6, id_7, id_8, id_9);
  always
    if (id_9[1'b0!==1-1'd0]) begin : LABEL_0
      id_7 <= id_6;
    end
  module_0 modCall_1 ();
endmodule
