$date
	Wed Nov 05 09:19:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dual_gray_counter_tb $end
$var wire 4 ! gray_4 [3:0] $end
$var wire 3 " gray_3 [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 3 % gray_3 [2:0] $end
$var wire 4 & gray_4 [3:0] $end
$var wire 1 $ reset $end
$var reg 3 ' binary_3 [2:0] $end
$var reg 4 ( binary_4 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
bx %
0$
0#
bx "
bx !
$end
#5000
1#
#10000
b0 "
b0 %
b0 !
b0 &
b0 '
b0 (
0#
1$
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
0$
#65000
b1 "
b1 %
b1 !
b1 &
b1 '
b1 (
1#
#70000
0#
#75000
b11 "
b11 %
b11 !
b11 &
b10 '
b10 (
1#
#80000
0#
#85000
b10 "
b10 %
b10 !
b10 &
b11 '
b11 (
1#
#90000
0#
#95000
b110 "
b110 %
b110 !
b110 &
b100 '
b100 (
1#
#100000
0#
#105000
b111 "
b111 %
b111 !
b111 &
b101 '
b101 (
1#
#110000
0#
