
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.352 ; gain = 76.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:23]
	Parameter beat1 bound to: 8 - type: integer 
	Parameter beat2 bound to: 4 - type: integer 
	Parameter beat3 bound to: 12 - type: integer 
	Parameter beat4 bound to: 16 - type: integer 
	Parameter duty1 bound to: 10'b0010000000 
	Parameter duty2 bound to: 10'b0100000000 
	Parameter duty3 bound to: 10'b0110000000 
	Parameter duty4 bound to: 10'b1000000000 
	Parameter STOP bound to: 2'b00 
	Parameter PLAY bound to: 2'b01 
	Parameter PAUSE bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'nmusic' should be on the sensitivity list [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'PWM_gen' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:10]
INFO: [Synth 8-256] done synthesizing module 'PWM_gen' (1#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:10]
INFO: [Synth 8-638] synthesizing module 'PlayerCtrl' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PlayerCtrl.v:6]
	Parameter BEATLEAGTH bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PlayerCtrl' (2#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PlayerCtrl.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'ibeat' does not match port width (9) of module 'PlayerCtrl' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:92]
INFO: [Synth 8-638] synthesizing module 'PlayerCtrl__parameterized0' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PlayerCtrl.v:6]
	Parameter BEATLEAGTH bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PlayerCtrl__parameterized0' (2#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PlayerCtrl.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'ibeat' does not match port width (9) of module 'PlayerCtrl__parameterized0' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:98]
INFO: [Synth 8-638] synthesizing module 'Music' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/Music.v:12]
INFO: [Synth 8-256] done synthesizing module 'Music' (3#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/Music.v:12]
INFO: [Synth 8-638] synthesizing module 'Music2' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/Music2.v:11]
INFO: [Synth 8-256] done synthesizing module 'Music2' (4#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/Music2.v:11]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (5#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'onepulse' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/onepulse.v:23]
INFO: [Synth 8-256] done synthesizing module 'onepulse' (6#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/onepulse.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg in module TOP. [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:63]
INFO: [Synth 8-256] done synthesizing module 'TOP' (7#1) [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:23]
WARNING: [Synth 8-3917] design TOP has port pmod_2 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.430 ; gain = 115.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 346.430 ; gain = 115.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/constrs_1/imports/lab7/constraints.xdc]
Finished Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/constrs_1/imports/lab7/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/constrs_1/imports/lab7/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 641.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 641.379 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 641.379 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 641.379 ; gain = 410.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:19]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:24]
INFO: [Synth 8-5546] ROM "tone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pb_debounced" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'pause_reg' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'nmusic_reg' [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/TOP.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 641.379 ; gain = 410.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  64 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module PWM_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PlayerCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module PlayerCtrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Music2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  64 Input      3 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:24]
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.srcs/sources_1/imports/lab7/PWM_gen.v:24]
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
WARNING: [Synth 8-3917] design TOP has port pmod_2 driven by constant 1
INFO: [Synth 8-3886] merging instance 'playerCtrl_01/ibeat_reg[8]' (FDCE) to 'playerCtrl_01/ibeat_reg[7]'
INFO: [Synth 8-3886] merging instance 'playerCtrl_00/ibeat_reg[8]' (FDCE) to 'playerCtrl_00/ibeat_reg[7]'
INFO: [Synth 8-3886] merging instance 'playerCtrl_01/ibeat_reg[6]' (FDCE) to 'playerCtrl_01/ibeat_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\playerCtrl_01/ibeat_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\playerCtrl_00/ibeat_reg[7] )
WARNING: [Synth 8-3332] Sequential element (playerCtrl_00/ibeat_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (playerCtrl_01/ibeat_reg[7]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 641.379 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Music       | tone       | 256x15        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM_gen     | A*B         | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM_gen     | A*B         | 25     | 11     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 654.918 ; gain = 424.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 655.922 ; gain = 425.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   367|
|3     |DSP48E1 |     2|
|4     |LUT1    |    26|
|5     |LUT2    |   808|
|6     |LUT3    |   384|
|7     |LUT4    |   129|
|8     |LUT5    |    18|
|9     |LUT6    |    89|
|10    |FDCE    |    79|
|11    |FDRE    |    12|
|12    |LD      |     2|
|13    |IBUF    |    10|
|14    |OBUF    |     3|
+------+--------+------+

Report Instance Areas: 
+------+----------------+---------------------------+------+
|      |Instance        |Module                     |Cells |
+------+----------------+---------------------------+------+
|1     |top             |                           |  1931|
|2     |  btSpeedGen    |PWM_gen                    |   721|
|3     |  music00       |Music                      |    22|
|4     |  p             |debounce                   |     6|
|5     |  playerCtrl_00 |PlayerCtrl                 |    76|
|6     |  playerCtrl_01 |PlayerCtrl__parameterized0 |    26|
|7     |  ps            |onepulse                   |     3|
|8     |  s             |debounce_0                 |     7|
|9     |  toneGen       |PWM_gen_1                  |  1049|
+------+----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 678.777 ; gain = 153.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 678.777 ; gain = 448.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

35 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 678.777 ; gain = 456.008
INFO: [Common 17-1381] The checkpoint 'D:/anny/Nthu_10601/HardwareDesign/lab7/lab7.runs/synth_1/TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 678.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug  6 21:29:47 2017...
