//------------------------------------------------------------------------------
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version : 3.6
//  \   \         Application : 7 Series FPGAs Transceivers Wizard 
//  /   /         Filename : jesd204_tx_phy_gt_init.v
// /___/   /\      
// \   \  /  \ 
//  \___\/\___\
//
//  Description : This module instantiates the modules required for
//                reset and initialisation of the Transceiver
//
// Module jesd204_tx_phy_gt_init
// Generated by Xilinx 7 Series FPGAs Transceivers Wizard
// 
// 
// (c) Copyright 2010-2012 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES. 


`timescale 1ns / 1ps
`define DLY #1

//***********************************Entity Declaration************************
(* DowngradeIPIdentifiedWarnings="yes" *)
module jesd204_tx_phy_gt_init #
(
    parameter EXAMPLE_SIM_GTRESET_SPEEDUP            = "FALSE",     // Simulation setting for GT SecureIP model
    parameter EXAMPLE_SIMULATION                     =  0,         // Set to 1 for simulation
    parameter STABLE_CLOCK_PERIOD                    = 10,         //Period of the stable clock driving this state-machine, unit is [ns]
    parameter EXAMPLE_USE_CHIPSCOPE                  =  0          // Set to 1 to use Chipscope to drive resets

)
(
input           sysclk_in,
input           soft_reset_tx_in,
input           soft_reset_rx_in,
input           dont_reset_on_data_error_in,
output          gt_tx_fsm_reset_done_out,
output          gt_rx_fsm_reset_done_out,
input           gt0_data_valid_in,
output          gt0_drp_busy_out,
input           gt1_data_valid_in,
output          gt1_drp_busy_out,
input           gt2_data_valid_in,
output          gt2_drp_busy_out,
input           gt3_data_valid_in,
output          gt3_drp_busy_out,
input           gt4_data_valid_in,
output          gt4_drp_busy_out,
input           gt5_data_valid_in,
output          gt5_drp_busy_out,
input           gt6_data_valid_in,
output          gt6_drp_busy_out,
input           gt7_data_valid_in,
output          gt7_drp_busy_out,

    //_________________________________________________________________________
    //GT0  (X0Y0)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt0_cpllfbclklost_out,
    output          gt0_cplllock_out,
    input           gt0_cplllockdetclk_in,
    input           gt0_cpllpd_in,
    input           gt0_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt0_gtnorthrefclk0_in,
    input           gt0_gtnorthrefclk1_in,
    input           gt0_gtrefclk0_in,
    input           gt0_gtrefclk1_in,
    input           gt0_gtsouthrefclk0_in,
    input           gt0_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt0_drpaddr_in,
    input           gt0_drpclk_in,
    input   [15:0]  gt0_drpdi_in,
    output  [15:0]  gt0_drpdo_out,
    input           gt0_drpen_in,
    output          gt0_drprdy_out,
    input           gt0_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt0_rxsysclksel_in,
    input   [1:0]   gt0_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt0_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt0_rxpd_in,
    input   [1:0]   gt0_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt0_eyescanreset_in,
    input           gt0_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt0_eyescandataerror_out,
    input           gt0_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt0_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt0_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt0_rxusrclk_in,
    input           gt0_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt0_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt0_rxprbserr_out,
    input   [2:0]   gt0_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt0_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt0_rxdisperr_out,
    output  [3:0]   gt0_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt0_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt0_rxbufreset_in,
    output  [2:0]   gt0_rxbufstatus_out,
    output  [2:0]   gt0_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt0_rxbyteisaligned_out,
    output          gt0_rxbyterealign_out,
    output          gt0_rxcommadet_out,
    input           gt0_rxmcommaalignen_in,
    input           gt0_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt0_rxdfelpmreset_in,
    output  [6:0]   gt0_rxmonitorout_out,
    input   [1:0]   gt0_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt0_rxoutclk_out,
    output          gt0_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt0_gtrxreset_in,
    input           gt0_rxpcsreset_in,
    input           gt0_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt0_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt0_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt0_rxchariscomma_out,
    output  [3:0]   gt0_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt0_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt0_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt0_txpostcursor_in,
    input   [4:0]   gt0_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt0_gttxreset_in,
    input           gt0_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt0_txusrclk_in,
    input           gt0_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt0_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt0_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt0_txdiffctrl_in,
    input           gt0_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt0_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt0_gthtxn_out,
    output          gt0_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt0_txoutclk_out,
    output          gt0_txoutclkfabric_out,
    output          gt0_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt0_txpcsreset_in,
    input           gt0_txpmareset_in,
    output          gt0_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt0_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt0_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt0_txcharisk_in,

    //GT1  (X0Y1)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt1_cpllfbclklost_out,
    output          gt1_cplllock_out,
    input           gt1_cplllockdetclk_in,
    input           gt1_cpllpd_in,
    input           gt1_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt1_gtnorthrefclk0_in,
    input           gt1_gtnorthrefclk1_in,
    input           gt1_gtrefclk0_in,
    input           gt1_gtrefclk1_in,
    input           gt1_gtsouthrefclk0_in,
    input           gt1_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt1_drpaddr_in,
    input           gt1_drpclk_in,
    input   [15:0]  gt1_drpdi_in,
    output  [15:0]  gt1_drpdo_out,
    input           gt1_drpen_in,
    output          gt1_drprdy_out,
    input           gt1_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt1_rxsysclksel_in,
    input   [1:0]   gt1_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt1_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt1_rxpd_in,
    input   [1:0]   gt1_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt1_eyescanreset_in,
    input           gt1_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt1_eyescandataerror_out,
    input           gt1_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt1_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt1_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt1_rxusrclk_in,
    input           gt1_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt1_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt1_rxprbserr_out,
    input   [2:0]   gt1_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt1_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt1_rxdisperr_out,
    output  [3:0]   gt1_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt1_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt1_rxbufreset_in,
    output  [2:0]   gt1_rxbufstatus_out,
    output  [2:0]   gt1_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt1_rxbyteisaligned_out,
    output          gt1_rxbyterealign_out,
    output          gt1_rxcommadet_out,
    input           gt1_rxmcommaalignen_in,
    input           gt1_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt1_rxdfelpmreset_in,
    output  [6:0]   gt1_rxmonitorout_out,
    input   [1:0]   gt1_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt1_rxoutclk_out,
    output          gt1_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt1_gtrxreset_in,
    input           gt1_rxpcsreset_in,
    input           gt1_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt1_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt1_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt1_rxchariscomma_out,
    output  [3:0]   gt1_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt1_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt1_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt1_txpostcursor_in,
    input   [4:0]   gt1_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt1_gttxreset_in,
    input           gt1_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt1_txusrclk_in,
    input           gt1_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt1_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt1_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt1_txdiffctrl_in,
    input           gt1_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt1_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt1_gthtxn_out,
    output          gt1_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt1_txoutclk_out,
    output          gt1_txoutclkfabric_out,
    output          gt1_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt1_txpcsreset_in,
    input           gt1_txpmareset_in,
    output          gt1_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt1_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt1_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt1_txcharisk_in,

    //GT2  (X0Y2)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt2_cpllfbclklost_out,
    output          gt2_cplllock_out,
    input           gt2_cplllockdetclk_in,
    input           gt2_cpllpd_in,
    input           gt2_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt2_gtnorthrefclk0_in,
    input           gt2_gtnorthrefclk1_in,
    input           gt2_gtrefclk0_in,
    input           gt2_gtrefclk1_in,
    input           gt2_gtsouthrefclk0_in,
    input           gt2_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt2_drpaddr_in,
    input           gt2_drpclk_in,
    input   [15:0]  gt2_drpdi_in,
    output  [15:0]  gt2_drpdo_out,
    input           gt2_drpen_in,
    output          gt2_drprdy_out,
    input           gt2_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt2_rxsysclksel_in,
    input   [1:0]   gt2_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt2_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt2_rxpd_in,
    input   [1:0]   gt2_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt2_eyescanreset_in,
    input           gt2_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt2_eyescandataerror_out,
    input           gt2_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt2_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt2_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt2_rxusrclk_in,
    input           gt2_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt2_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt2_rxprbserr_out,
    input   [2:0]   gt2_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt2_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt2_rxdisperr_out,
    output  [3:0]   gt2_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt2_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt2_rxbufreset_in,
    output  [2:0]   gt2_rxbufstatus_out,
    output  [2:0]   gt2_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt2_rxbyteisaligned_out,
    output          gt2_rxbyterealign_out,
    output          gt2_rxcommadet_out,
    input           gt2_rxmcommaalignen_in,
    input           gt2_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt2_rxdfelpmreset_in,
    output  [6:0]   gt2_rxmonitorout_out,
    input   [1:0]   gt2_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt2_rxoutclk_out,
    output          gt2_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt2_gtrxreset_in,
    input           gt2_rxpcsreset_in,
    input           gt2_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt2_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt2_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt2_rxchariscomma_out,
    output  [3:0]   gt2_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt2_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt2_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt2_txpostcursor_in,
    input   [4:0]   gt2_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt2_gttxreset_in,
    input           gt2_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt2_txusrclk_in,
    input           gt2_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt2_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt2_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt2_txdiffctrl_in,
    input           gt2_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt2_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt2_gthtxn_out,
    output          gt2_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt2_txoutclk_out,
    output          gt2_txoutclkfabric_out,
    output          gt2_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt2_txpcsreset_in,
    input           gt2_txpmareset_in,
    output          gt2_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt2_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt2_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt2_txcharisk_in,

    //GT3  (X0Y3)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt3_cpllfbclklost_out,
    output          gt3_cplllock_out,
    input           gt3_cplllockdetclk_in,
    input           gt3_cpllpd_in,
    input           gt3_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt3_gtnorthrefclk0_in,
    input           gt3_gtnorthrefclk1_in,
    input           gt3_gtrefclk0_in,
    input           gt3_gtrefclk1_in,
    input           gt3_gtsouthrefclk0_in,
    input           gt3_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt3_drpaddr_in,
    input           gt3_drpclk_in,
    input   [15:0]  gt3_drpdi_in,
    output  [15:0]  gt3_drpdo_out,
    input           gt3_drpen_in,
    output          gt3_drprdy_out,
    input           gt3_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt3_rxsysclksel_in,
    input   [1:0]   gt3_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt3_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt3_rxpd_in,
    input   [1:0]   gt3_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt3_eyescanreset_in,
    input           gt3_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt3_eyescandataerror_out,
    input           gt3_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt3_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt3_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt3_rxusrclk_in,
    input           gt3_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt3_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt3_rxprbserr_out,
    input   [2:0]   gt3_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt3_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt3_rxdisperr_out,
    output  [3:0]   gt3_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt3_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt3_rxbufreset_in,
    output  [2:0]   gt3_rxbufstatus_out,
    output  [2:0]   gt3_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt3_rxbyteisaligned_out,
    output          gt3_rxbyterealign_out,
    output          gt3_rxcommadet_out,
    input           gt3_rxmcommaalignen_in,
    input           gt3_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt3_rxdfelpmreset_in,
    output  [6:0]   gt3_rxmonitorout_out,
    input   [1:0]   gt3_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt3_rxoutclk_out,
    output          gt3_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt3_gtrxreset_in,
    input           gt3_rxpcsreset_in,
    input           gt3_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt3_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt3_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt3_rxchariscomma_out,
    output  [3:0]   gt3_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt3_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt3_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt3_txpostcursor_in,
    input   [4:0]   gt3_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt3_gttxreset_in,
    input           gt3_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt3_txusrclk_in,
    input           gt3_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt3_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt3_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt3_txdiffctrl_in,
    input           gt3_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt3_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt3_gthtxn_out,
    output          gt3_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt3_txoutclk_out,
    output          gt3_txoutclkfabric_out,
    output          gt3_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt3_txpcsreset_in,
    input           gt3_txpmareset_in,
    output          gt3_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt3_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt3_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt3_txcharisk_in,

    //GT4  (X0Y4)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt4_cpllfbclklost_out,
    output          gt4_cplllock_out,
    input           gt4_cplllockdetclk_in,
    input           gt4_cpllpd_in,
    input           gt4_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt4_gtnorthrefclk0_in,
    input           gt4_gtnorthrefclk1_in,
    input           gt4_gtrefclk0_in,
    input           gt4_gtrefclk1_in,
    input           gt4_gtsouthrefclk0_in,
    input           gt4_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt4_drpaddr_in,
    input           gt4_drpclk_in,
    input   [15:0]  gt4_drpdi_in,
    output  [15:0]  gt4_drpdo_out,
    input           gt4_drpen_in,
    output          gt4_drprdy_out,
    input           gt4_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt4_rxsysclksel_in,
    input   [1:0]   gt4_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt4_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt4_rxpd_in,
    input   [1:0]   gt4_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt4_eyescanreset_in,
    input           gt4_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt4_eyescandataerror_out,
    input           gt4_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt4_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt4_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt4_rxusrclk_in,
    input           gt4_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt4_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt4_rxprbserr_out,
    input   [2:0]   gt4_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt4_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt4_rxdisperr_out,
    output  [3:0]   gt4_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt4_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt4_rxbufreset_in,
    output  [2:0]   gt4_rxbufstatus_out,
    output  [2:0]   gt4_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt4_rxbyteisaligned_out,
    output          gt4_rxbyterealign_out,
    output          gt4_rxcommadet_out,
    input           gt4_rxmcommaalignen_in,
    input           gt4_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt4_rxdfelpmreset_in,
    output  [6:0]   gt4_rxmonitorout_out,
    input   [1:0]   gt4_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt4_rxoutclk_out,
    output          gt4_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt4_gtrxreset_in,
    input           gt4_rxpcsreset_in,
    input           gt4_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt4_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt4_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt4_rxchariscomma_out,
    output  [3:0]   gt4_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt4_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt4_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt4_txpostcursor_in,
    input   [4:0]   gt4_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt4_gttxreset_in,
    input           gt4_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt4_txusrclk_in,
    input           gt4_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt4_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt4_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt4_txdiffctrl_in,
    input           gt4_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt4_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt4_gthtxn_out,
    output          gt4_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt4_txoutclk_out,
    output          gt4_txoutclkfabric_out,
    output          gt4_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt4_txpcsreset_in,
    input           gt4_txpmareset_in,
    output          gt4_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt4_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt4_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt4_txcharisk_in,

    //GT5  (X0Y5)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt5_cpllfbclklost_out,
    output          gt5_cplllock_out,
    input           gt5_cplllockdetclk_in,
    input           gt5_cpllpd_in,
    input           gt5_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt5_gtnorthrefclk0_in,
    input           gt5_gtnorthrefclk1_in,
    input           gt5_gtrefclk0_in,
    input           gt5_gtrefclk1_in,
    input           gt5_gtsouthrefclk0_in,
    input           gt5_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt5_drpaddr_in,
    input           gt5_drpclk_in,
    input   [15:0]  gt5_drpdi_in,
    output  [15:0]  gt5_drpdo_out,
    input           gt5_drpen_in,
    output          gt5_drprdy_out,
    input           gt5_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt5_rxsysclksel_in,
    input   [1:0]   gt5_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt5_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt5_rxpd_in,
    input   [1:0]   gt5_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt5_eyescanreset_in,
    input           gt5_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt5_eyescandataerror_out,
    input           gt5_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt5_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt5_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt5_rxusrclk_in,
    input           gt5_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt5_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt5_rxprbserr_out,
    input   [2:0]   gt5_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt5_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt5_rxdisperr_out,
    output  [3:0]   gt5_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt5_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt5_rxbufreset_in,
    output  [2:0]   gt5_rxbufstatus_out,
    output  [2:0]   gt5_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt5_rxbyteisaligned_out,
    output          gt5_rxbyterealign_out,
    output          gt5_rxcommadet_out,
    input           gt5_rxmcommaalignen_in,
    input           gt5_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt5_rxdfelpmreset_in,
    output  [6:0]   gt5_rxmonitorout_out,
    input   [1:0]   gt5_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt5_rxoutclk_out,
    output          gt5_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt5_gtrxreset_in,
    input           gt5_rxpcsreset_in,
    input           gt5_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt5_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt5_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt5_rxchariscomma_out,
    output  [3:0]   gt5_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt5_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt5_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt5_txpostcursor_in,
    input   [4:0]   gt5_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt5_gttxreset_in,
    input           gt5_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt5_txusrclk_in,
    input           gt5_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt5_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt5_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt5_txdiffctrl_in,
    input           gt5_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt5_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt5_gthtxn_out,
    output          gt5_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt5_txoutclk_out,
    output          gt5_txoutclkfabric_out,
    output          gt5_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt5_txpcsreset_in,
    input           gt5_txpmareset_in,
    output          gt5_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt5_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt5_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt5_txcharisk_in,

    //GT6  (X0Y6)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt6_cpllfbclklost_out,
    output          gt6_cplllock_out,
    input           gt6_cplllockdetclk_in,
    input           gt6_cpllpd_in,
    input           gt6_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt6_gtnorthrefclk0_in,
    input           gt6_gtnorthrefclk1_in,
    input           gt6_gtrefclk0_in,
    input           gt6_gtrefclk1_in,
    input           gt6_gtsouthrefclk0_in,
    input           gt6_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt6_drpaddr_in,
    input           gt6_drpclk_in,
    input   [15:0]  gt6_drpdi_in,
    output  [15:0]  gt6_drpdo_out,
    input           gt6_drpen_in,
    output          gt6_drprdy_out,
    input           gt6_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt6_rxsysclksel_in,
    input   [1:0]   gt6_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt6_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt6_rxpd_in,
    input   [1:0]   gt6_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt6_eyescanreset_in,
    input           gt6_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt6_eyescandataerror_out,
    input           gt6_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt6_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt6_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt6_rxusrclk_in,
    input           gt6_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt6_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt6_rxprbserr_out,
    input   [2:0]   gt6_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt6_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt6_rxdisperr_out,
    output  [3:0]   gt6_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt6_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt6_rxbufreset_in,
    output  [2:0]   gt6_rxbufstatus_out,
    output  [2:0]   gt6_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt6_rxbyteisaligned_out,
    output          gt6_rxbyterealign_out,
    output          gt6_rxcommadet_out,
    input           gt6_rxmcommaalignen_in,
    input           gt6_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt6_rxdfelpmreset_in,
    output  [6:0]   gt6_rxmonitorout_out,
    input   [1:0]   gt6_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt6_rxoutclk_out,
    output          gt6_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt6_gtrxreset_in,
    input           gt6_rxpcsreset_in,
    input           gt6_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt6_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt6_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt6_rxchariscomma_out,
    output  [3:0]   gt6_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt6_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt6_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt6_txpostcursor_in,
    input   [4:0]   gt6_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt6_gttxreset_in,
    input           gt6_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt6_txusrclk_in,
    input           gt6_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt6_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt6_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt6_txdiffctrl_in,
    input           gt6_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt6_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt6_gthtxn_out,
    output          gt6_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt6_txoutclk_out,
    output          gt6_txoutclkfabric_out,
    output          gt6_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt6_txpcsreset_in,
    input           gt6_txpmareset_in,
    output          gt6_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt6_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt6_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt6_txcharisk_in,

    //GT7  (X0Y7)
    //____________________________CHANNEL PORTS________________________________
    //------------------------------- CPLL Ports -------------------------------
    output          gt7_cpllfbclklost_out,
    output          gt7_cplllock_out,
    input           gt7_cplllockdetclk_in,
    input           gt7_cpllpd_in,
    input           gt7_cpllreset_in,
    //------------------------ Channel - Clocking Ports ------------------------
    input           gt7_gtnorthrefclk0_in,
    input           gt7_gtnorthrefclk1_in,
    input           gt7_gtrefclk0_in,
    input           gt7_gtrefclk1_in,
    input           gt7_gtsouthrefclk0_in,
    input           gt7_gtsouthrefclk1_in,
    //-------------------------- Channel - DRP Ports  --------------------------
    input   [8:0]   gt7_drpaddr_in,
    input           gt7_drpclk_in,
    input   [15:0]  gt7_drpdi_in,
    output  [15:0]  gt7_drpdo_out,
    input           gt7_drpen_in,
    output          gt7_drprdy_out,
    input           gt7_drpwe_in,
    //----------------------------- Clocking Ports -----------------------------
    input   [1:0]   gt7_rxsysclksel_in,
    input   [1:0]   gt7_txsysclksel_in,
    //----------------------------- Loopback Ports -----------------------------
    input   [2:0]   gt7_loopback_in,
    //---------------------------- Power-Down Ports ----------------------------
    input   [1:0]   gt7_rxpd_in,
    input   [1:0]   gt7_txpd_in,
    //------------------- RX Initialization and Reset Ports --------------------
    input           gt7_eyescanreset_in,
    input           gt7_rxuserrdy_in,
    //------------------------ RX Margin Analysis Ports ------------------------
    output          gt7_eyescandataerror_out,
    input           gt7_eyescantrigger_in,
    //----------------------- Receive Ports - CDR Ports ------------------------
    input           gt7_rxcdrhold_in,
    //----------------- Receive Ports - Digital Monitor Ports ------------------
    output  [14:0]  gt7_dmonitorout_out,
    //---------------- Receive Ports - FPGA RX Interface Ports -----------------
    input           gt7_rxusrclk_in,
    input           gt7_rxusrclk2_in,
    //---------------- Receive Ports - FPGA RX interface Ports -----------------
    output  [31:0]  gt7_rxdata_out,
    //----------------- Receive Ports - Pattern Checker Ports ------------------
    output          gt7_rxprbserr_out,
    input   [2:0]   gt7_rxprbssel_in,
    //----------------- Receive Ports - Pattern Checker ports ------------------
    input           gt7_rxprbscntreset_in,
    //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
    output  [3:0]   gt7_rxdisperr_out,
    output  [3:0]   gt7_rxnotintable_out,
    //---------------------- Receive Ports - RX AFE Ports ----------------------
    input           gt7_gthrxn_in,
    //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
    input           gt7_rxbufreset_in,
    output  [2:0]   gt7_rxbufstatus_out,
    output  [2:0]   gt7_rxstatus_out,
    //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
    output          gt7_rxbyteisaligned_out,
    output          gt7_rxbyterealign_out,
    output          gt7_rxcommadet_out,
    input           gt7_rxmcommaalignen_in,
    input           gt7_rxpcommaalignen_in,
    //------------------- Receive Ports - RX Equalizer Ports -------------------
    input           gt7_rxdfelpmreset_in,
    output  [6:0]   gt7_rxmonitorout_out,
    input   [1:0]   gt7_rxmonitorsel_in,
    //------------- Receive Ports - RX Fabric Output Control Ports -------------
    output          gt7_rxoutclk_out,
    output          gt7_rxoutclkfabric_out,
    //----------- Receive Ports - RX Initialization and Reset Ports ------------
    input           gt7_gtrxreset_in,
    input           gt7_rxpcsreset_in,
    input           gt7_rxpmareset_in,
    //---------------- Receive Ports - RX Margin Analysis ports ----------------
    input           gt7_rxlpmen_in,
    //--------------- Receive Ports - RX Polarity Control Ports ----------------
    input           gt7_rxpolarity_in,
    //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
    output  [3:0]   gt7_rxchariscomma_out,
    output  [3:0]   gt7_rxcharisk_out,
    //---------------------- Receive Ports -RX AFE Ports -----------------------
    input           gt7_gthrxp_in,
    //------------ Receive Ports -RX Initialization and Reset Ports ------------
    output          gt7_rxresetdone_out,
    //---------------------- TX Configurable Driver Ports ----------------------
    input   [4:0]   gt7_txpostcursor_in,
    input   [4:0]   gt7_txprecursor_in,
    //------------------- TX Initialization and Reset Ports --------------------
    input           gt7_gttxreset_in,
    input           gt7_txuserrdy_in,
    //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
    input           gt7_txusrclk_in,
    input           gt7_txusrclk2_in,
    //---------------- Transmit Ports - Pattern Generator Ports ----------------
    input           gt7_txprbsforceerr_in,
    //-------------------- Transmit Ports - TX Buffer Ports --------------------
    output  [1:0]   gt7_txbufstatus_out,
    //------------- Transmit Ports - TX Configurable Driver Ports --------------
    input   [3:0]   gt7_txdiffctrl_in,
    input           gt7_txinhibit_in,
    //---------------- Transmit Ports - TX Data Path interface -----------------
    input   [31:0]  gt7_txdata_in,
    //-------------- Transmit Ports - TX Driver and OOB signaling --------------
    output          gt7_gthtxn_out,
    output          gt7_gthtxp_out,
    //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
    output          gt7_txoutclk_out,
    output          gt7_txoutclkfabric_out,
    output          gt7_txoutclkpcs_out,
    //----------- Transmit Ports - TX Initialization and Reset Ports -----------
    input           gt7_txpcsreset_in,
    input           gt7_txpmareset_in,
    output          gt7_txresetdone_out,
    //--------------- Transmit Ports - TX Polarity Control Ports ---------------
    input           gt7_txpolarity_in,
    //---------------- Transmit Ports - pattern Generator Ports ----------------
    input   [2:0]   gt7_txprbssel_in,
    //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
    input   [3:0]   gt7_txcharisk_in,


    //____________________________COMMON PORTS________________________________
    input      gt0_qplllock_in,
    input      gt0_qpllrefclklost_in,
    output     gt0_qpllreset_out,
    input      gt0_qplloutclk_in,
    input      gt0_qplloutrefclk_in,
    input      gt1_qplllock_in,
    input      gt1_qpllrefclklost_in,
    output     gt1_qpllreset_out,
    input      gt1_qplloutclk_in,
    input      gt1_qplloutrefclk_in

);



//***********************************Parameter Declarations********************


    //Typical CDRLOCK Time is 50,000UI, as per DS183
    localparam RX_CDRLOCK_TIME      = (EXAMPLE_SIMULATION == 1) ? 1000 : 100000/5;
       
    localparam integer   WAIT_TIME_CDRLOCK    = RX_CDRLOCK_TIME / STABLE_CLOCK_PERIOD;      

//-------------------------- GT Wrapper Wires ------------------------------
    wire           gt0_rxpmaresetdone_i;
    wire           gt0_txpmaresetdone_i;
    wire           gt0_cpllreset_i;
    wire           gt0_cpllreset_t;
    wire           gt0_cpllrefclklost_i;
    wire           gt0_cplllock_i;
    wire           gt0_txresetdone_i;
    wire           gt0_txresetdone_ii;
    wire           gt0_rxresetdone_i;
    wire           gt0_rxresetdone_ii;
    wire           gt0_gttxreset_i;
    wire           gt0_gttxreset_t;
    wire           gt0_gtrxreset_i;
    wire           gt0_gtrxreset_t;
    wire           gt0_txpcsreset_i;
    wire           gt0_rxpcsreset_i;
    wire           gt0_txpmareset_i;
    wire           gt0_rxdfelpmreset_i;
    wire   [1:0]   gt0_txsysclksel_i;
    wire   [1:0]   gt0_rxsysclksel_i;
    wire           gt0_txuserrdy_i;
    wire           gt0_txuserrdy_t;
    wire           gt0_rxuserrdy_i;
    wire           gt0_rxuserrdy_t;

    wire           gt0_rxdfeagchold_i;
    wire           gt0_rxdfelfhold_i;
    wire           gt0_rxlpmlfhold_i;
    wire           gt0_rxlpmhfhold_i;


    wire           gt1_rxpmaresetdone_i;
    wire           gt1_txpmaresetdone_i;
    wire           gt1_cpllreset_i;
    wire           gt1_cpllreset_t;
    wire           gt1_cpllrefclklost_i;
    wire           gt1_cplllock_i;
    wire           gt1_txresetdone_i;
    wire           gt1_txresetdone_ii;
    wire           gt1_rxresetdone_i;
    wire           gt1_rxresetdone_ii;
    wire           gt1_gttxreset_i;
    wire           gt1_gttxreset_t;
    wire           gt1_gtrxreset_i;
    wire           gt1_gtrxreset_t;
    wire           gt1_txpcsreset_i;
    wire           gt1_rxpcsreset_i;
    wire           gt1_txpmareset_i;
    wire           gt1_rxdfelpmreset_i;
    wire   [1:0]   gt1_txsysclksel_i;
    wire   [1:0]   gt1_rxsysclksel_i;
    wire           gt1_txuserrdy_i;
    wire           gt1_txuserrdy_t;
    wire           gt1_rxuserrdy_i;
    wire           gt1_rxuserrdy_t;

    wire           gt1_rxdfeagchold_i;
    wire           gt1_rxdfelfhold_i;
    wire           gt1_rxlpmlfhold_i;
    wire           gt1_rxlpmhfhold_i;


    wire           gt2_rxpmaresetdone_i;
    wire           gt2_txpmaresetdone_i;
    wire           gt2_cpllreset_i;
    wire           gt2_cpllreset_t;
    wire           gt2_cpllrefclklost_i;
    wire           gt2_cplllock_i;
    wire           gt2_txresetdone_i;
    wire           gt2_txresetdone_ii;
    wire           gt2_rxresetdone_i;
    wire           gt2_rxresetdone_ii;
    wire           gt2_gttxreset_i;
    wire           gt2_gttxreset_t;
    wire           gt2_gtrxreset_i;
    wire           gt2_gtrxreset_t;
    wire           gt2_txpcsreset_i;
    wire           gt2_rxpcsreset_i;
    wire           gt2_txpmareset_i;
    wire           gt2_rxdfelpmreset_i;
    wire   [1:0]   gt2_txsysclksel_i;
    wire   [1:0]   gt2_rxsysclksel_i;
    wire           gt2_txuserrdy_i;
    wire           gt2_txuserrdy_t;
    wire           gt2_rxuserrdy_i;
    wire           gt2_rxuserrdy_t;

    wire           gt2_rxdfeagchold_i;
    wire           gt2_rxdfelfhold_i;
    wire           gt2_rxlpmlfhold_i;
    wire           gt2_rxlpmhfhold_i;


    wire           gt3_rxpmaresetdone_i;
    wire           gt3_txpmaresetdone_i;
    wire           gt3_cpllreset_i;
    wire           gt3_cpllreset_t;
    wire           gt3_cpllrefclklost_i;
    wire           gt3_cplllock_i;
    wire           gt3_txresetdone_i;
    wire           gt3_txresetdone_ii;
    wire           gt3_rxresetdone_i;
    wire           gt3_rxresetdone_ii;
    wire           gt3_gttxreset_i;
    wire           gt3_gttxreset_t;
    wire           gt3_gtrxreset_i;
    wire           gt3_gtrxreset_t;
    wire           gt3_txpcsreset_i;
    wire           gt3_rxpcsreset_i;
    wire           gt3_txpmareset_i;
    wire           gt3_rxdfelpmreset_i;
    wire   [1:0]   gt3_txsysclksel_i;
    wire   [1:0]   gt3_rxsysclksel_i;
    wire           gt3_txuserrdy_i;
    wire           gt3_txuserrdy_t;
    wire           gt3_rxuserrdy_i;
    wire           gt3_rxuserrdy_t;

    wire           gt3_rxdfeagchold_i;
    wire           gt3_rxdfelfhold_i;
    wire           gt3_rxlpmlfhold_i;
    wire           gt3_rxlpmhfhold_i;


    wire           gt4_rxpmaresetdone_i;
    wire           gt4_txpmaresetdone_i;
    wire           gt4_cpllreset_i;
    wire           gt4_cpllreset_t;
    wire           gt4_cpllrefclklost_i;
    wire           gt4_cplllock_i;
    wire           gt4_txresetdone_i;
    wire           gt4_txresetdone_ii;
    wire           gt4_rxresetdone_i;
    wire           gt4_rxresetdone_ii;
    wire           gt4_gttxreset_i;
    wire           gt4_gttxreset_t;
    wire           gt4_gtrxreset_i;
    wire           gt4_gtrxreset_t;
    wire           gt4_txpcsreset_i;
    wire           gt4_rxpcsreset_i;
    wire           gt4_txpmareset_i;
    wire           gt4_rxdfelpmreset_i;
    wire   [1:0]   gt4_txsysclksel_i;
    wire   [1:0]   gt4_rxsysclksel_i;
    wire           gt4_txuserrdy_i;
    wire           gt4_txuserrdy_t;
    wire           gt4_rxuserrdy_i;
    wire           gt4_rxuserrdy_t;

    wire           gt4_rxdfeagchold_i;
    wire           gt4_rxdfelfhold_i;
    wire           gt4_rxlpmlfhold_i;
    wire           gt4_rxlpmhfhold_i;


    wire           gt5_rxpmaresetdone_i;
    wire           gt5_txpmaresetdone_i;
    wire           gt5_cpllreset_i;
    wire           gt5_cpllreset_t;
    wire           gt5_cpllrefclklost_i;
    wire           gt5_cplllock_i;
    wire           gt5_txresetdone_i;
    wire           gt5_txresetdone_ii;
    wire           gt5_rxresetdone_i;
    wire           gt5_rxresetdone_ii;
    wire           gt5_gttxreset_i;
    wire           gt5_gttxreset_t;
    wire           gt5_gtrxreset_i;
    wire           gt5_gtrxreset_t;
    wire           gt5_txpcsreset_i;
    wire           gt5_rxpcsreset_i;
    wire           gt5_txpmareset_i;
    wire           gt5_rxdfelpmreset_i;
    wire   [1:0]   gt5_txsysclksel_i;
    wire   [1:0]   gt5_rxsysclksel_i;
    wire           gt5_txuserrdy_i;
    wire           gt5_txuserrdy_t;
    wire           gt5_rxuserrdy_i;
    wire           gt5_rxuserrdy_t;

    wire           gt5_rxdfeagchold_i;
    wire           gt5_rxdfelfhold_i;
    wire           gt5_rxlpmlfhold_i;
    wire           gt5_rxlpmhfhold_i;


    wire           gt6_rxpmaresetdone_i;
    wire           gt6_txpmaresetdone_i;
    wire           gt6_cpllreset_i;
    wire           gt6_cpllreset_t;
    wire           gt6_cpllrefclklost_i;
    wire           gt6_cplllock_i;
    wire           gt6_txresetdone_i;
    wire           gt6_txresetdone_ii;
    wire           gt6_rxresetdone_i;
    wire           gt6_rxresetdone_ii;
    wire           gt6_gttxreset_i;
    wire           gt6_gttxreset_t;
    wire           gt6_gtrxreset_i;
    wire           gt6_gtrxreset_t;
    wire           gt6_txpcsreset_i;
    wire           gt6_rxpcsreset_i;
    wire           gt6_txpmareset_i;
    wire           gt6_rxdfelpmreset_i;
    wire   [1:0]   gt6_txsysclksel_i;
    wire   [1:0]   gt6_rxsysclksel_i;
    wire           gt6_txuserrdy_i;
    wire           gt6_txuserrdy_t;
    wire           gt6_rxuserrdy_i;
    wire           gt6_rxuserrdy_t;

    wire           gt6_rxdfeagchold_i;
    wire           gt6_rxdfelfhold_i;
    wire           gt6_rxlpmlfhold_i;
    wire           gt6_rxlpmhfhold_i;


    wire           gt7_rxpmaresetdone_i;
    wire           gt7_txpmaresetdone_i;
    wire           gt7_cpllreset_i;
    wire           gt7_cpllreset_t;
    wire           gt7_cpllrefclklost_i;
    wire           gt7_cplllock_i;
    wire           gt7_txresetdone_i;
    wire           gt7_txresetdone_ii;
    wire           gt7_rxresetdone_i;
    wire           gt7_rxresetdone_ii;
    wire           gt7_gttxreset_i;
    wire           gt7_gttxreset_t;
    wire           gt7_gtrxreset_i;
    wire           gt7_gtrxreset_t;
    wire           gt7_txpcsreset_i;
    wire           gt7_rxpcsreset_i;
    wire           gt7_txpmareset_i;
    wire           gt7_rxdfelpmreset_i;
    wire   [1:0]   gt7_txsysclksel_i;
    wire   [1:0]   gt7_rxsysclksel_i;
    wire           gt7_txuserrdy_i;
    wire           gt7_txuserrdy_t;
    wire           gt7_rxuserrdy_i;
    wire           gt7_rxuserrdy_t;

    wire           gt7_rxdfeagchold_i;
    wire           gt7_rxdfelfhold_i;
    wire           gt7_rxlpmlfhold_i;
    wire           gt7_rxlpmhfhold_i;



    wire           gt0_qpllreset_i;
    wire           gt0_qpllreset_t;
    wire           gt0_qpllrefclklost_i;
    wire           gt0_qplllock_i;
    wire           gt1_qpllreset_i;
    wire           gt1_qpllreset_t;
    wire           gt1_qpllrefclklost_i;
    wire           gt1_qplllock_i;


//------------------------------- Global Signals -----------------------------
    wire          tied_to_ground_i;
    wire          tied_to_vcc_i;

    wire           gt0_txoutclk_i;
    wire           gt0_rxoutclk_i;
    wire           gt0_rxoutclk_i2;
    wire           gt0_txoutclk_i2;
    wire           gt0_recclk_stable_i;
    reg            gt0_rx_cdrlocked;
    integer  gt0_rx_cdrlock_counter= 0;

    wire           gt1_txoutclk_i;
    wire           gt1_rxoutclk_i;
    wire           gt1_rxoutclk_i2;
    wire           gt1_txoutclk_i2;
    wire           gt1_recclk_stable_i;
    reg            gt1_rx_cdrlocked;
    integer  gt1_rx_cdrlock_counter= 0;

    wire           gt2_txoutclk_i;
    wire           gt2_rxoutclk_i;
    wire           gt2_rxoutclk_i2;
    wire           gt2_txoutclk_i2;
    wire           gt2_recclk_stable_i;
    reg            gt2_rx_cdrlocked;
    integer  gt2_rx_cdrlock_counter= 0;

    wire           gt3_txoutclk_i;
    wire           gt3_rxoutclk_i;
    wire           gt3_rxoutclk_i2;
    wire           gt3_txoutclk_i2;
    wire           gt3_recclk_stable_i;
    reg            gt3_rx_cdrlocked;
    integer  gt3_rx_cdrlock_counter= 0;

    wire           gt4_txoutclk_i;
    wire           gt4_rxoutclk_i;
    wire           gt4_rxoutclk_i2;
    wire           gt4_txoutclk_i2;
    wire           gt4_recclk_stable_i;
    reg            gt4_rx_cdrlocked;
    integer  gt4_rx_cdrlock_counter= 0;

    wire           gt5_txoutclk_i;
    wire           gt5_rxoutclk_i;
    wire           gt5_rxoutclk_i2;
    wire           gt5_txoutclk_i2;
    wire           gt5_recclk_stable_i;
    reg            gt5_rx_cdrlocked;
    integer  gt5_rx_cdrlock_counter= 0;

    wire           gt6_txoutclk_i;
    wire           gt6_rxoutclk_i;
    wire           gt6_rxoutclk_i2;
    wire           gt6_txoutclk_i2;
    wire           gt6_recclk_stable_i;
    reg            gt6_rx_cdrlocked;
    integer  gt6_rx_cdrlock_counter= 0;

    wire           gt7_txoutclk_i;
    wire           gt7_rxoutclk_i;
    wire           gt7_rxoutclk_i2;
    wire           gt7_txoutclk_i2;
    wire           gt7_recclk_stable_i;
    reg            gt7_rx_cdrlocked;
    integer  gt7_rx_cdrlock_counter= 0;







reg              rx_cdrlocked;

wire  gt_tx_cpllreset_t;
wire  gt_tx_qpllreset_t;
wire  gt_tx_pll0reset_t;
wire  gt_tx_pll1reset_t;
wire  gt_rx_cpllreset_t;
wire  gt_rx_qpllreset_t;
wire  gt_rx_pll0reset_t;
wire  gt_rx_pll1reset_t;
wire  gt_tx_mmcm_reset_i;
wire  gt_tx_mmcm_lock_i;
wire  gt_rx_mmcm_reset_i;
wire  gt_rx_mmcm_lock_i;

wire gt_cplllock_i;
wire gt_qplllock_i;
wire gt_pll0lock_i;
wire gt_pll1lock_i;

wire gt_txresetdone_i;
wire gt_rxresetdone_i;

wire gt_txpmaresetdone_i;
wire gt_rxpmaresetdone_i;

wire gt_data_valid_i;

wire gt_recclk_stable_i;

wire gt_rxdfeagchold_i;
wire gt_rxdfelfhold_i;
wire gt_rxlpmlfhold_i;
wire gt_rxlpmhfhold_i;

wire gt_gttxreset_t;
wire gt_gtrxreset_t;

wire gt_txuserrdy_t;
wire gt_rxuserrdy_t;



 


//**************************** Main Body of Code *******************************
    //  Static signal Assigments
assign  tied_to_ground_i                     =  1'b0;
assign  tied_to_vcc_i                        =  1'b1;

//    ----------------------------- The GT Wrapper -----------------------------
    
    // Use the instantiation template in the example directory to add the GT wrapper to your design.
    // In this example, the wrapper is wired up for basic operation with a frame generator and frame 
    // checker. The GTs will reset, then attempt to align and transmit data. If channel bonding is 
    // enabled, bonding should occur after alignment.


    jesd204_tx_phy_gt_multi_gt #
    (
        .EXAMPLE_SIMULATION             (EXAMPLE_SIMULATION),
        .WRAPPER_SIM_GTRESET_SPEEDUP    (EXAMPLE_SIM_GTRESET_SPEEDUP)
    )
    jesd204_tx_phy_gt_i
    (
        .gt0_drp_busy_out               (gt0_drp_busy_out),
        .gt0_rxpmaresetdone_out         (gt0_rxpmaresetdone_i),
        .gt0_txpmaresetdone_out         (gt0_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT0  (X0Y0)

        //------------------------------- CPLL Ports -------------------------------
        .gt0_cpllfbclklost_out          (gt0_cpllfbclklost_out), // output wire gt0_cpllfbclklost_out
        .gt0_cplllock_out               (gt0_cplllock_i), // output wire gt0_cplllock_i
        .gt0_cplllockdetclk_in          (gt0_cplllockdetclk_in), // input wire gt0_cplllockdetclk_in
        .gt0_cpllpd_in                  (gt0_cpllpd_in), // input wire gt0_cpllpd_in
        .gt0_cpllrefclklost_out         (gt0_cpllrefclklost_i), // output wire gt0_cpllrefclklost_i
        .gt0_cpllreset_in               (gt0_cpllreset_i), // input wire gt0_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt0_gtnorthrefclk0_in          (gt0_gtnorthrefclk0_in), // input wire gt0_gtnorthrefclk0_in
        .gt0_gtnorthrefclk1_in          (gt0_gtnorthrefclk1_in), // input wire gt0_gtnorthrefclk1_in
        .gt0_gtrefclk0_in               (gt0_gtrefclk0_in), // input wire gt0_gtrefclk0_in
        .gt0_gtrefclk1_in               (gt0_gtrefclk1_in), // input wire gt0_gtrefclk1_in
        .gt0_gtsouthrefclk0_in          (gt0_gtsouthrefclk0_in), // input wire gt0_gtsouthrefclk0_in
        .gt0_gtsouthrefclk1_in          (gt0_gtsouthrefclk1_in), // input wire gt0_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt0_drpaddr_in                 (gt0_drpaddr_in), // input wire [8:0] gt0_drpaddr_in
        .gt0_drpclk_in                  (gt0_drpclk_in), // input wire gt0_drpclk_in
        .gt0_drpdi_in                   (gt0_drpdi_in), // input wire [15:0] gt0_drpdi_in
        .gt0_drpdo_out                  (gt0_drpdo_out), // output wire [15:0] gt0_drpdo_out
        .gt0_drpen_in                   (gt0_drpen_in), // input wire gt0_drpen_in
        .gt0_drprdy_out                 (gt0_drprdy_out), // output wire gt0_drprdy_out
        .gt0_drpwe_in                   (gt0_drpwe_in), // input wire gt0_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt0_rxsysclksel_in             (gt0_rxsysclksel_in), // input wire [1:0] gt0_rxsysclksel_in
        .gt0_txsysclksel_in             (gt0_txsysclksel_in), // input wire [1:0] gt0_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt0_loopback_in                (gt0_loopback_in), // input wire [2:0] gt0_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt0_rxpd_in                    (gt0_rxpd_in), // input wire [1:0] gt0_rxpd_in
        .gt0_txpd_in                    (gt0_txpd_in), // input wire [1:0] gt0_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt0_eyescanreset_in            (gt0_eyescanreset_in), // input wire gt0_eyescanreset_in
        .gt0_rxuserrdy_in               (gt0_rxuserrdy_i), // input wire gt0_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt0_eyescandataerror_out       (gt0_eyescandataerror_out), // output wire gt0_eyescandataerror_out
        .gt0_eyescantrigger_in          (gt0_eyescantrigger_in), // input wire gt0_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt0_rxcdrhold_in               (gt0_rxcdrhold_in), // input wire gt0_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt0_dmonitorout_out            (gt0_dmonitorout_out), // output wire [14:0] gt0_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt0_rxusrclk_in                (gt0_rxusrclk_in), // input wire gt0_rxusrclk_in
        .gt0_rxusrclk2_in               (gt0_rxusrclk2_in), // input wire gt0_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt0_rxdata_out                 (gt0_rxdata_out), // output wire [31:0] gt0_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt0_rxprbserr_out              (gt0_rxprbserr_out), // output wire gt0_rxprbserr_out
        .gt0_rxprbssel_in               (gt0_rxprbssel_in), // input wire [2:0] gt0_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt0_rxprbscntreset_in          (gt0_rxprbscntreset_in), // input wire gt0_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt0_rxdisperr_out              (gt0_rxdisperr_out), // output wire [3:0] gt0_rxdisperr_out
        .gt0_rxnotintable_out           (gt0_rxnotintable_out), // output wire [3:0] gt0_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt0_gthrxn_in                  (gt0_gthrxn_in), // input wire gt0_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt0_rxbufreset_in              (gt0_rxbufreset_in), // input wire gt0_rxbufreset_in
        .gt0_rxbufstatus_out            (gt0_rxbufstatus_out), // output wire [2:0] gt0_rxbufstatus_out
        .gt0_rxstatus_out               (gt0_rxstatus_out), // output wire [2:0] gt0_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt0_rxbyteisaligned_out        (gt0_rxbyteisaligned_out), // output wire gt0_rxbyteisaligned_out
        .gt0_rxbyterealign_out          (gt0_rxbyterealign_out), // output wire gt0_rxbyterealign_out
        .gt0_rxcommadet_out             (gt0_rxcommadet_out), // output wire gt0_rxcommadet_out
        .gt0_rxmcommaalignen_in         (gt0_rxmcommaalignen_in), // input wire gt0_rxmcommaalignen_in
        .gt0_rxpcommaalignen_in         (gt0_rxpcommaalignen_in), // input wire gt0_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt0_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt0_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt0_rxdfelpmreset_in           (gt0_rxdfelpmreset_in), // input wire gt0_rxdfelpmreset_in
        .gt0_rxmonitorout_out           (gt0_rxmonitorout_out), // output wire [6:0] gt0_rxmonitorout_out
        .gt0_rxmonitorsel_in            (gt0_rxmonitorsel_in), // input wire [1:0] gt0_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt0_rxoutclk_out               (gt0_rxoutclk_i), // output wire gt0_rxoutclk_i
        .gt0_rxoutclkfabric_out         (gt0_rxoutclkfabric_out), // output wire gt0_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt0_gtrxreset_in               (gt0_gtrxreset_i), // input wire gt0_gtrxreset_i
        .gt0_rxpcsreset_in              (gt0_rxpcsreset_in), // input wire gt0_rxpcsreset_in
        .gt0_rxpmareset_in              (gt0_rxpmareset_in), // input wire gt0_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt0_rxlpmen_in                 (gt0_rxlpmen_in), // input wire gt0_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt0_rxpolarity_in              (gt0_rxpolarity_in), // input wire gt0_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt0_rxchariscomma_out          (gt0_rxchariscomma_out), // output wire [3:0] gt0_rxchariscomma_out
        .gt0_rxcharisk_out              (gt0_rxcharisk_out), // output wire [3:0] gt0_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt0_gthrxp_in                  (gt0_gthrxp_in), // input wire gt0_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt0_rxresetdone_out            (gt0_rxresetdone_i), // output wire gt0_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt0_txpostcursor_in            (gt0_txpostcursor_in), // input wire [4:0] gt0_txpostcursor_in
        .gt0_txprecursor_in             (gt0_txprecursor_in), // input wire [4:0] gt0_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt0_gttxreset_in               (gt0_gttxreset_i), // input wire gt0_gttxreset_i
        .gt0_txuserrdy_in               (gt0_txuserrdy_i), // input wire gt0_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt0_txusrclk_in                (gt0_txusrclk_in), // input wire gt0_txusrclk_in
        .gt0_txusrclk2_in               (gt0_txusrclk2_in), // input wire gt0_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt0_txprbsforceerr_in          (gt0_txprbsforceerr_in), // input wire gt0_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt0_txbufstatus_out            (gt0_txbufstatus_out), // output wire [1:0] gt0_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt0_txdiffctrl_in              (gt0_txdiffctrl_in), // input wire [3:0] gt0_txdiffctrl_in
        .gt0_txinhibit_in               (gt0_txinhibit_in), // input wire gt0_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt0_txdata_in                  (gt0_txdata_in), // input wire [31:0] gt0_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt0_gthtxn_out                 (gt0_gthtxn_out), // output wire gt0_gthtxn_out
        .gt0_gthtxp_out                 (gt0_gthtxp_out), // output wire gt0_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt0_txoutclk_out               (gt0_txoutclk_i), // output wire gt0_txoutclk_i
        .gt0_txoutclkfabric_out         (gt0_txoutclkfabric_out), // output wire gt0_txoutclkfabric_out
        .gt0_txoutclkpcs_out            (gt0_txoutclkpcs_out), // output wire gt0_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt0_txpcsreset_in              (gt0_txpcsreset_in), // input wire gt0_txpcsreset_in
        .gt0_txpmareset_in              (gt0_txpmareset_in), // input wire gt0_txpmareset_in
        .gt0_txresetdone_out            (gt0_txresetdone_i), // output wire gt0_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt0_txpolarity_in              (gt0_txpolarity_in), // input wire gt0_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt0_txprbssel_in               (gt0_txprbssel_in), // input wire [2:0] gt0_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt0_txcharisk_in               (gt0_txcharisk_in), // input wire [3:0] gt0_txcharisk_in


        .gt1_drp_busy_out               (gt1_drp_busy_out),
        .gt1_rxpmaresetdone_out         (gt1_rxpmaresetdone_i),
        .gt1_txpmaresetdone_out         (gt1_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT1  (X0Y1)

        //------------------------------- CPLL Ports -------------------------------
        .gt1_cpllfbclklost_out          (gt1_cpllfbclklost_out), // output wire gt1_cpllfbclklost_out
        .gt1_cplllock_out               (gt1_cplllock_i), // output wire gt1_cplllock_i
        .gt1_cplllockdetclk_in          (gt1_cplllockdetclk_in), // input wire gt1_cplllockdetclk_in
        .gt1_cpllpd_in                  (gt1_cpllpd_in), // input wire gt1_cpllpd_in
        .gt1_cpllrefclklost_out         (gt1_cpllrefclklost_i), // output wire gt1_cpllrefclklost_i
        .gt1_cpllreset_in               (gt1_cpllreset_i), // input wire gt1_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt1_gtnorthrefclk0_in          (gt1_gtnorthrefclk0_in), // input wire gt1_gtnorthrefclk0_in
        .gt1_gtnorthrefclk1_in          (gt1_gtnorthrefclk1_in), // input wire gt1_gtnorthrefclk1_in
        .gt1_gtrefclk0_in               (gt1_gtrefclk0_in), // input wire gt1_gtrefclk0_in
        .gt1_gtrefclk1_in               (gt1_gtrefclk1_in), // input wire gt1_gtrefclk1_in
        .gt1_gtsouthrefclk0_in          (gt1_gtsouthrefclk0_in), // input wire gt1_gtsouthrefclk0_in
        .gt1_gtsouthrefclk1_in          (gt1_gtsouthrefclk1_in), // input wire gt1_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt1_drpaddr_in                 (gt1_drpaddr_in), // input wire [8:0] gt1_drpaddr_in
        .gt1_drpclk_in                  (gt1_drpclk_in), // input wire gt1_drpclk_in
        .gt1_drpdi_in                   (gt1_drpdi_in), // input wire [15:0] gt1_drpdi_in
        .gt1_drpdo_out                  (gt1_drpdo_out), // output wire [15:0] gt1_drpdo_out
        .gt1_drpen_in                   (gt1_drpen_in), // input wire gt1_drpen_in
        .gt1_drprdy_out                 (gt1_drprdy_out), // output wire gt1_drprdy_out
        .gt1_drpwe_in                   (gt1_drpwe_in), // input wire gt1_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt1_rxsysclksel_in             (gt1_rxsysclksel_in), // input wire [1:0] gt1_rxsysclksel_in
        .gt1_txsysclksel_in             (gt1_txsysclksel_in), // input wire [1:0] gt1_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt1_loopback_in                (gt1_loopback_in), // input wire [2:0] gt1_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt1_rxpd_in                    (gt1_rxpd_in), // input wire [1:0] gt1_rxpd_in
        .gt1_txpd_in                    (gt1_txpd_in), // input wire [1:0] gt1_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt1_eyescanreset_in            (gt1_eyescanreset_in), // input wire gt1_eyescanreset_in
        .gt1_rxuserrdy_in               (gt1_rxuserrdy_i), // input wire gt1_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt1_eyescandataerror_out       (gt1_eyescandataerror_out), // output wire gt1_eyescandataerror_out
        .gt1_eyescantrigger_in          (gt1_eyescantrigger_in), // input wire gt1_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt1_rxcdrhold_in               (gt1_rxcdrhold_in), // input wire gt1_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt1_dmonitorout_out            (gt1_dmonitorout_out), // output wire [14:0] gt1_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt1_rxusrclk_in                (gt1_rxusrclk_in), // input wire gt1_rxusrclk_in
        .gt1_rxusrclk2_in               (gt1_rxusrclk2_in), // input wire gt1_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt1_rxdata_out                 (gt1_rxdata_out), // output wire [31:0] gt1_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt1_rxprbserr_out              (gt1_rxprbserr_out), // output wire gt1_rxprbserr_out
        .gt1_rxprbssel_in               (gt1_rxprbssel_in), // input wire [2:0] gt1_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt1_rxprbscntreset_in          (gt1_rxprbscntreset_in), // input wire gt1_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt1_rxdisperr_out              (gt1_rxdisperr_out), // output wire [3:0] gt1_rxdisperr_out
        .gt1_rxnotintable_out           (gt1_rxnotintable_out), // output wire [3:0] gt1_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt1_gthrxn_in                  (gt1_gthrxn_in), // input wire gt1_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt1_rxbufreset_in              (gt1_rxbufreset_in), // input wire gt1_rxbufreset_in
        .gt1_rxbufstatus_out            (gt1_rxbufstatus_out), // output wire [2:0] gt1_rxbufstatus_out
        .gt1_rxstatus_out               (gt1_rxstatus_out), // output wire [2:0] gt1_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt1_rxbyteisaligned_out        (gt1_rxbyteisaligned_out), // output wire gt1_rxbyteisaligned_out
        .gt1_rxbyterealign_out          (gt1_rxbyterealign_out), // output wire gt1_rxbyterealign_out
        .gt1_rxcommadet_out             (gt1_rxcommadet_out), // output wire gt1_rxcommadet_out
        .gt1_rxmcommaalignen_in         (gt1_rxmcommaalignen_in), // input wire gt1_rxmcommaalignen_in
        .gt1_rxpcommaalignen_in         (gt1_rxpcommaalignen_in), // input wire gt1_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt1_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt1_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt1_rxdfelpmreset_in           (gt1_rxdfelpmreset_in), // input wire gt1_rxdfelpmreset_in
        .gt1_rxmonitorout_out           (gt1_rxmonitorout_out), // output wire [6:0] gt1_rxmonitorout_out
        .gt1_rxmonitorsel_in            (gt1_rxmonitorsel_in), // input wire [1:0] gt1_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt1_rxoutclk_out               (gt1_rxoutclk_i), // output wire gt1_rxoutclk_i
        .gt1_rxoutclkfabric_out         (gt1_rxoutclkfabric_out), // output wire gt1_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt1_gtrxreset_in               (gt1_gtrxreset_i), // input wire gt1_gtrxreset_i
        .gt1_rxpcsreset_in              (gt1_rxpcsreset_in), // input wire gt1_rxpcsreset_in
        .gt1_rxpmareset_in              (gt1_rxpmareset_in), // input wire gt1_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt1_rxlpmen_in                 (gt1_rxlpmen_in), // input wire gt1_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt1_rxpolarity_in              (gt1_rxpolarity_in), // input wire gt1_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt1_rxchariscomma_out          (gt1_rxchariscomma_out), // output wire [3:0] gt1_rxchariscomma_out
        .gt1_rxcharisk_out              (gt1_rxcharisk_out), // output wire [3:0] gt1_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt1_gthrxp_in                  (gt1_gthrxp_in), // input wire gt1_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt1_rxresetdone_out            (gt1_rxresetdone_i), // output wire gt1_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt1_txpostcursor_in            (gt1_txpostcursor_in), // input wire [4:0] gt1_txpostcursor_in
        .gt1_txprecursor_in             (gt1_txprecursor_in), // input wire [4:0] gt1_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt1_gttxreset_in               (gt1_gttxreset_i), // input wire gt1_gttxreset_i
        .gt1_txuserrdy_in               (gt1_txuserrdy_i), // input wire gt1_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt1_txusrclk_in                (gt1_txusrclk_in), // input wire gt1_txusrclk_in
        .gt1_txusrclk2_in               (gt1_txusrclk2_in), // input wire gt1_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt1_txprbsforceerr_in          (gt1_txprbsforceerr_in), // input wire gt1_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt1_txbufstatus_out            (gt1_txbufstatus_out), // output wire [1:0] gt1_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt1_txdiffctrl_in              (gt1_txdiffctrl_in), // input wire [3:0] gt1_txdiffctrl_in
        .gt1_txinhibit_in               (gt1_txinhibit_in), // input wire gt1_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt1_txdata_in                  (gt1_txdata_in), // input wire [31:0] gt1_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt1_gthtxn_out                 (gt1_gthtxn_out), // output wire gt1_gthtxn_out
        .gt1_gthtxp_out                 (gt1_gthtxp_out), // output wire gt1_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt1_txoutclk_out               (gt1_txoutclk_i), // output wire gt1_txoutclk_i
        .gt1_txoutclkfabric_out         (gt1_txoutclkfabric_out), // output wire gt1_txoutclkfabric_out
        .gt1_txoutclkpcs_out            (gt1_txoutclkpcs_out), // output wire gt1_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt1_txpcsreset_in              (gt1_txpcsreset_in), // input wire gt1_txpcsreset_in
        .gt1_txpmareset_in              (gt1_txpmareset_in), // input wire gt1_txpmareset_in
        .gt1_txresetdone_out            (gt1_txresetdone_i), // output wire gt1_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt1_txpolarity_in              (gt1_txpolarity_in), // input wire gt1_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt1_txprbssel_in               (gt1_txprbssel_in), // input wire [2:0] gt1_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt1_txcharisk_in               (gt1_txcharisk_in), // input wire [3:0] gt1_txcharisk_in


        .gt2_drp_busy_out               (gt2_drp_busy_out),
        .gt2_rxpmaresetdone_out         (gt2_rxpmaresetdone_i),
        .gt2_txpmaresetdone_out         (gt2_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT2  (X0Y2)

        //------------------------------- CPLL Ports -------------------------------
        .gt2_cpllfbclklost_out          (gt2_cpllfbclklost_out), // output wire gt2_cpllfbclklost_out
        .gt2_cplllock_out               (gt2_cplllock_i), // output wire gt2_cplllock_i
        .gt2_cplllockdetclk_in          (gt2_cplllockdetclk_in), // input wire gt2_cplllockdetclk_in
        .gt2_cpllpd_in                  (gt2_cpllpd_in), // input wire gt2_cpllpd_in
        .gt2_cpllrefclklost_out         (gt2_cpllrefclklost_i), // output wire gt2_cpllrefclklost_i
        .gt2_cpllreset_in               (gt2_cpllreset_i), // input wire gt2_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt2_gtnorthrefclk0_in          (gt2_gtnorthrefclk0_in), // input wire gt2_gtnorthrefclk0_in
        .gt2_gtnorthrefclk1_in          (gt2_gtnorthrefclk1_in), // input wire gt2_gtnorthrefclk1_in
        .gt2_gtrefclk0_in               (gt2_gtrefclk0_in), // input wire gt2_gtrefclk0_in
        .gt2_gtrefclk1_in               (gt2_gtrefclk1_in), // input wire gt2_gtrefclk1_in
        .gt2_gtsouthrefclk0_in          (gt2_gtsouthrefclk0_in), // input wire gt2_gtsouthrefclk0_in
        .gt2_gtsouthrefclk1_in          (gt2_gtsouthrefclk1_in), // input wire gt2_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt2_drpaddr_in                 (gt2_drpaddr_in), // input wire [8:0] gt2_drpaddr_in
        .gt2_drpclk_in                  (gt2_drpclk_in), // input wire gt2_drpclk_in
        .gt2_drpdi_in                   (gt2_drpdi_in), // input wire [15:0] gt2_drpdi_in
        .gt2_drpdo_out                  (gt2_drpdo_out), // output wire [15:0] gt2_drpdo_out
        .gt2_drpen_in                   (gt2_drpen_in), // input wire gt2_drpen_in
        .gt2_drprdy_out                 (gt2_drprdy_out), // output wire gt2_drprdy_out
        .gt2_drpwe_in                   (gt2_drpwe_in), // input wire gt2_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt2_rxsysclksel_in             (gt2_rxsysclksel_in), // input wire [1:0] gt2_rxsysclksel_in
        .gt2_txsysclksel_in             (gt2_txsysclksel_in), // input wire [1:0] gt2_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt2_loopback_in                (gt2_loopback_in), // input wire [2:0] gt2_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt2_rxpd_in                    (gt2_rxpd_in), // input wire [1:0] gt2_rxpd_in
        .gt2_txpd_in                    (gt2_txpd_in), // input wire [1:0] gt2_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt2_eyescanreset_in            (gt2_eyescanreset_in), // input wire gt2_eyescanreset_in
        .gt2_rxuserrdy_in               (gt2_rxuserrdy_i), // input wire gt2_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt2_eyescandataerror_out       (gt2_eyescandataerror_out), // output wire gt2_eyescandataerror_out
        .gt2_eyescantrigger_in          (gt2_eyescantrigger_in), // input wire gt2_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt2_rxcdrhold_in               (gt2_rxcdrhold_in), // input wire gt2_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt2_dmonitorout_out            (gt2_dmonitorout_out), // output wire [14:0] gt2_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt2_rxusrclk_in                (gt2_rxusrclk_in), // input wire gt2_rxusrclk_in
        .gt2_rxusrclk2_in               (gt2_rxusrclk2_in), // input wire gt2_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt2_rxdata_out                 (gt2_rxdata_out), // output wire [31:0] gt2_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt2_rxprbserr_out              (gt2_rxprbserr_out), // output wire gt2_rxprbserr_out
        .gt2_rxprbssel_in               (gt2_rxprbssel_in), // input wire [2:0] gt2_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt2_rxprbscntreset_in          (gt2_rxprbscntreset_in), // input wire gt2_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt2_rxdisperr_out              (gt2_rxdisperr_out), // output wire [3:0] gt2_rxdisperr_out
        .gt2_rxnotintable_out           (gt2_rxnotintable_out), // output wire [3:0] gt2_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt2_gthrxn_in                  (gt2_gthrxn_in), // input wire gt2_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt2_rxbufreset_in              (gt2_rxbufreset_in), // input wire gt2_rxbufreset_in
        .gt2_rxbufstatus_out            (gt2_rxbufstatus_out), // output wire [2:0] gt2_rxbufstatus_out
        .gt2_rxstatus_out               (gt2_rxstatus_out), // output wire [2:0] gt2_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt2_rxbyteisaligned_out        (gt2_rxbyteisaligned_out), // output wire gt2_rxbyteisaligned_out
        .gt2_rxbyterealign_out          (gt2_rxbyterealign_out), // output wire gt2_rxbyterealign_out
        .gt2_rxcommadet_out             (gt2_rxcommadet_out), // output wire gt2_rxcommadet_out
        .gt2_rxmcommaalignen_in         (gt2_rxmcommaalignen_in), // input wire gt2_rxmcommaalignen_in
        .gt2_rxpcommaalignen_in         (gt2_rxpcommaalignen_in), // input wire gt2_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt2_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt2_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt2_rxdfelpmreset_in           (gt2_rxdfelpmreset_in), // input wire gt2_rxdfelpmreset_in
        .gt2_rxmonitorout_out           (gt2_rxmonitorout_out), // output wire [6:0] gt2_rxmonitorout_out
        .gt2_rxmonitorsel_in            (gt2_rxmonitorsel_in), // input wire [1:0] gt2_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt2_rxoutclk_out               (gt2_rxoutclk_i), // output wire gt2_rxoutclk_i
        .gt2_rxoutclkfabric_out         (gt2_rxoutclkfabric_out), // output wire gt2_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt2_gtrxreset_in               (gt2_gtrxreset_i), // input wire gt2_gtrxreset_i
        .gt2_rxpcsreset_in              (gt2_rxpcsreset_in), // input wire gt2_rxpcsreset_in
        .gt2_rxpmareset_in              (gt2_rxpmareset_in), // input wire gt2_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt2_rxlpmen_in                 (gt2_rxlpmen_in), // input wire gt2_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt2_rxpolarity_in              (gt2_rxpolarity_in), // input wire gt2_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt2_rxchariscomma_out          (gt2_rxchariscomma_out), // output wire [3:0] gt2_rxchariscomma_out
        .gt2_rxcharisk_out              (gt2_rxcharisk_out), // output wire [3:0] gt2_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt2_gthrxp_in                  (gt2_gthrxp_in), // input wire gt2_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt2_rxresetdone_out            (gt2_rxresetdone_i), // output wire gt2_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt2_txpostcursor_in            (gt2_txpostcursor_in), // input wire [4:0] gt2_txpostcursor_in
        .gt2_txprecursor_in             (gt2_txprecursor_in), // input wire [4:0] gt2_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt2_gttxreset_in               (gt2_gttxreset_i), // input wire gt2_gttxreset_i
        .gt2_txuserrdy_in               (gt2_txuserrdy_i), // input wire gt2_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt2_txusrclk_in                (gt2_txusrclk_in), // input wire gt2_txusrclk_in
        .gt2_txusrclk2_in               (gt2_txusrclk2_in), // input wire gt2_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt2_txprbsforceerr_in          (gt2_txprbsforceerr_in), // input wire gt2_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt2_txbufstatus_out            (gt2_txbufstatus_out), // output wire [1:0] gt2_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt2_txdiffctrl_in              (gt2_txdiffctrl_in), // input wire [3:0] gt2_txdiffctrl_in
        .gt2_txinhibit_in               (gt2_txinhibit_in), // input wire gt2_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt2_txdata_in                  (gt2_txdata_in), // input wire [31:0] gt2_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt2_gthtxn_out                 (gt2_gthtxn_out), // output wire gt2_gthtxn_out
        .gt2_gthtxp_out                 (gt2_gthtxp_out), // output wire gt2_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt2_txoutclk_out               (gt2_txoutclk_i), // output wire gt2_txoutclk_i
        .gt2_txoutclkfabric_out         (gt2_txoutclkfabric_out), // output wire gt2_txoutclkfabric_out
        .gt2_txoutclkpcs_out            (gt2_txoutclkpcs_out), // output wire gt2_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt2_txpcsreset_in              (gt2_txpcsreset_in), // input wire gt2_txpcsreset_in
        .gt2_txpmareset_in              (gt2_txpmareset_in), // input wire gt2_txpmareset_in
        .gt2_txresetdone_out            (gt2_txresetdone_i), // output wire gt2_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt2_txpolarity_in              (gt2_txpolarity_in), // input wire gt2_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt2_txprbssel_in               (gt2_txprbssel_in), // input wire [2:0] gt2_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt2_txcharisk_in               (gt2_txcharisk_in), // input wire [3:0] gt2_txcharisk_in


        .gt3_drp_busy_out               (gt3_drp_busy_out),
        .gt3_rxpmaresetdone_out         (gt3_rxpmaresetdone_i),
        .gt3_txpmaresetdone_out         (gt3_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT3  (X0Y3)

        //------------------------------- CPLL Ports -------------------------------
        .gt3_cpllfbclklost_out          (gt3_cpllfbclklost_out), // output wire gt3_cpllfbclklost_out
        .gt3_cplllock_out               (gt3_cplllock_i), // output wire gt3_cplllock_i
        .gt3_cplllockdetclk_in          (gt3_cplllockdetclk_in), // input wire gt3_cplllockdetclk_in
        .gt3_cpllpd_in                  (gt3_cpllpd_in), // input wire gt3_cpllpd_in
        .gt3_cpllrefclklost_out         (gt3_cpllrefclklost_i), // output wire gt3_cpllrefclklost_i
        .gt3_cpllreset_in               (gt3_cpllreset_i), // input wire gt3_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt3_gtnorthrefclk0_in          (gt3_gtnorthrefclk0_in), // input wire gt3_gtnorthrefclk0_in
        .gt3_gtnorthrefclk1_in          (gt3_gtnorthrefclk1_in), // input wire gt3_gtnorthrefclk1_in
        .gt3_gtrefclk0_in               (gt3_gtrefclk0_in), // input wire gt3_gtrefclk0_in
        .gt3_gtrefclk1_in               (gt3_gtrefclk1_in), // input wire gt3_gtrefclk1_in
        .gt3_gtsouthrefclk0_in          (gt3_gtsouthrefclk0_in), // input wire gt3_gtsouthrefclk0_in
        .gt3_gtsouthrefclk1_in          (gt3_gtsouthrefclk1_in), // input wire gt3_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt3_drpaddr_in                 (gt3_drpaddr_in), // input wire [8:0] gt3_drpaddr_in
        .gt3_drpclk_in                  (gt3_drpclk_in), // input wire gt3_drpclk_in
        .gt3_drpdi_in                   (gt3_drpdi_in), // input wire [15:0] gt3_drpdi_in
        .gt3_drpdo_out                  (gt3_drpdo_out), // output wire [15:0] gt3_drpdo_out
        .gt3_drpen_in                   (gt3_drpen_in), // input wire gt3_drpen_in
        .gt3_drprdy_out                 (gt3_drprdy_out), // output wire gt3_drprdy_out
        .gt3_drpwe_in                   (gt3_drpwe_in), // input wire gt3_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt3_rxsysclksel_in             (gt3_rxsysclksel_in), // input wire [1:0] gt3_rxsysclksel_in
        .gt3_txsysclksel_in             (gt3_txsysclksel_in), // input wire [1:0] gt3_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt3_loopback_in                (gt3_loopback_in), // input wire [2:0] gt3_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt3_rxpd_in                    (gt3_rxpd_in), // input wire [1:0] gt3_rxpd_in
        .gt3_txpd_in                    (gt3_txpd_in), // input wire [1:0] gt3_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt3_eyescanreset_in            (gt3_eyescanreset_in), // input wire gt3_eyescanreset_in
        .gt3_rxuserrdy_in               (gt3_rxuserrdy_i), // input wire gt3_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt3_eyescandataerror_out       (gt3_eyescandataerror_out), // output wire gt3_eyescandataerror_out
        .gt3_eyescantrigger_in          (gt3_eyescantrigger_in), // input wire gt3_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt3_rxcdrhold_in               (gt3_rxcdrhold_in), // input wire gt3_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt3_dmonitorout_out            (gt3_dmonitorout_out), // output wire [14:0] gt3_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt3_rxusrclk_in                (gt3_rxusrclk_in), // input wire gt3_rxusrclk_in
        .gt3_rxusrclk2_in               (gt3_rxusrclk2_in), // input wire gt3_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt3_rxdata_out                 (gt3_rxdata_out), // output wire [31:0] gt3_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt3_rxprbserr_out              (gt3_rxprbserr_out), // output wire gt3_rxprbserr_out
        .gt3_rxprbssel_in               (gt3_rxprbssel_in), // input wire [2:0] gt3_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt3_rxprbscntreset_in          (gt3_rxprbscntreset_in), // input wire gt3_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt3_rxdisperr_out              (gt3_rxdisperr_out), // output wire [3:0] gt3_rxdisperr_out
        .gt3_rxnotintable_out           (gt3_rxnotintable_out), // output wire [3:0] gt3_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt3_gthrxn_in                  (gt3_gthrxn_in), // input wire gt3_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt3_rxbufreset_in              (gt3_rxbufreset_in), // input wire gt3_rxbufreset_in
        .gt3_rxbufstatus_out            (gt3_rxbufstatus_out), // output wire [2:0] gt3_rxbufstatus_out
        .gt3_rxstatus_out               (gt3_rxstatus_out), // output wire [2:0] gt3_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt3_rxbyteisaligned_out        (gt3_rxbyteisaligned_out), // output wire gt3_rxbyteisaligned_out
        .gt3_rxbyterealign_out          (gt3_rxbyterealign_out), // output wire gt3_rxbyterealign_out
        .gt3_rxcommadet_out             (gt3_rxcommadet_out), // output wire gt3_rxcommadet_out
        .gt3_rxmcommaalignen_in         (gt3_rxmcommaalignen_in), // input wire gt3_rxmcommaalignen_in
        .gt3_rxpcommaalignen_in         (gt3_rxpcommaalignen_in), // input wire gt3_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt3_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt3_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt3_rxdfelpmreset_in           (gt3_rxdfelpmreset_in), // input wire gt3_rxdfelpmreset_in
        .gt3_rxmonitorout_out           (gt3_rxmonitorout_out), // output wire [6:0] gt3_rxmonitorout_out
        .gt3_rxmonitorsel_in            (gt3_rxmonitorsel_in), // input wire [1:0] gt3_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt3_rxoutclk_out               (gt3_rxoutclk_i), // output wire gt3_rxoutclk_i
        .gt3_rxoutclkfabric_out         (gt3_rxoutclkfabric_out), // output wire gt3_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt3_gtrxreset_in               (gt3_gtrxreset_i), // input wire gt3_gtrxreset_i
        .gt3_rxpcsreset_in              (gt3_rxpcsreset_in), // input wire gt3_rxpcsreset_in
        .gt3_rxpmareset_in              (gt3_rxpmareset_in), // input wire gt3_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt3_rxlpmen_in                 (gt3_rxlpmen_in), // input wire gt3_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt3_rxpolarity_in              (gt3_rxpolarity_in), // input wire gt3_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt3_rxchariscomma_out          (gt3_rxchariscomma_out), // output wire [3:0] gt3_rxchariscomma_out
        .gt3_rxcharisk_out              (gt3_rxcharisk_out), // output wire [3:0] gt3_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt3_gthrxp_in                  (gt3_gthrxp_in), // input wire gt3_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt3_rxresetdone_out            (gt3_rxresetdone_i), // output wire gt3_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt3_txpostcursor_in            (gt3_txpostcursor_in), // input wire [4:0] gt3_txpostcursor_in
        .gt3_txprecursor_in             (gt3_txprecursor_in), // input wire [4:0] gt3_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt3_gttxreset_in               (gt3_gttxreset_i), // input wire gt3_gttxreset_i
        .gt3_txuserrdy_in               (gt3_txuserrdy_i), // input wire gt3_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt3_txusrclk_in                (gt3_txusrclk_in), // input wire gt3_txusrclk_in
        .gt3_txusrclk2_in               (gt3_txusrclk2_in), // input wire gt3_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt3_txprbsforceerr_in          (gt3_txprbsforceerr_in), // input wire gt3_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt3_txbufstatus_out            (gt3_txbufstatus_out), // output wire [1:0] gt3_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt3_txdiffctrl_in              (gt3_txdiffctrl_in), // input wire [3:0] gt3_txdiffctrl_in
        .gt3_txinhibit_in               (gt3_txinhibit_in), // input wire gt3_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt3_txdata_in                  (gt3_txdata_in), // input wire [31:0] gt3_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt3_gthtxn_out                 (gt3_gthtxn_out), // output wire gt3_gthtxn_out
        .gt3_gthtxp_out                 (gt3_gthtxp_out), // output wire gt3_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt3_txoutclk_out               (gt3_txoutclk_i), // output wire gt3_txoutclk_i
        .gt3_txoutclkfabric_out         (gt3_txoutclkfabric_out), // output wire gt3_txoutclkfabric_out
        .gt3_txoutclkpcs_out            (gt3_txoutclkpcs_out), // output wire gt3_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt3_txpcsreset_in              (gt3_txpcsreset_in), // input wire gt3_txpcsreset_in
        .gt3_txpmareset_in              (gt3_txpmareset_in), // input wire gt3_txpmareset_in
        .gt3_txresetdone_out            (gt3_txresetdone_i), // output wire gt3_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt3_txpolarity_in              (gt3_txpolarity_in), // input wire gt3_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt3_txprbssel_in               (gt3_txprbssel_in), // input wire [2:0] gt3_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt3_txcharisk_in               (gt3_txcharisk_in), // input wire [3:0] gt3_txcharisk_in


        .gt4_drp_busy_out               (gt4_drp_busy_out),
        .gt4_rxpmaresetdone_out         (gt4_rxpmaresetdone_i),
        .gt4_txpmaresetdone_out         (gt4_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT4  (X0Y4)

        //------------------------------- CPLL Ports -------------------------------
        .gt4_cpllfbclklost_out          (gt4_cpllfbclklost_out), // output wire gt4_cpllfbclklost_out
        .gt4_cplllock_out               (gt4_cplllock_i), // output wire gt4_cplllock_i
        .gt4_cplllockdetclk_in          (gt4_cplllockdetclk_in), // input wire gt4_cplllockdetclk_in
        .gt4_cpllpd_in                  (gt4_cpllpd_in), // input wire gt4_cpllpd_in
        .gt4_cpllrefclklost_out         (gt4_cpllrefclklost_i), // output wire gt4_cpllrefclklost_i
        .gt4_cpllreset_in               (gt4_cpllreset_i), // input wire gt4_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt4_gtnorthrefclk0_in          (gt4_gtnorthrefclk0_in), // input wire gt4_gtnorthrefclk0_in
        .gt4_gtnorthrefclk1_in          (gt4_gtnorthrefclk1_in), // input wire gt4_gtnorthrefclk1_in
        .gt4_gtrefclk0_in               (gt4_gtrefclk0_in), // input wire gt4_gtrefclk0_in
        .gt4_gtrefclk1_in               (gt4_gtrefclk1_in), // input wire gt4_gtrefclk1_in
        .gt4_gtsouthrefclk0_in          (gt4_gtsouthrefclk0_in), // input wire gt4_gtsouthrefclk0_in
        .gt4_gtsouthrefclk1_in          (gt4_gtsouthrefclk1_in), // input wire gt4_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt4_drpaddr_in                 (gt4_drpaddr_in), // input wire [8:0] gt4_drpaddr_in
        .gt4_drpclk_in                  (gt4_drpclk_in), // input wire gt4_drpclk_in
        .gt4_drpdi_in                   (gt4_drpdi_in), // input wire [15:0] gt4_drpdi_in
        .gt4_drpdo_out                  (gt4_drpdo_out), // output wire [15:0] gt4_drpdo_out
        .gt4_drpen_in                   (gt4_drpen_in), // input wire gt4_drpen_in
        .gt4_drprdy_out                 (gt4_drprdy_out), // output wire gt4_drprdy_out
        .gt4_drpwe_in                   (gt4_drpwe_in), // input wire gt4_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt4_rxsysclksel_in             (gt4_rxsysclksel_in), // input wire [1:0] gt4_rxsysclksel_in
        .gt4_txsysclksel_in             (gt4_txsysclksel_in), // input wire [1:0] gt4_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt4_loopback_in                (gt4_loopback_in), // input wire [2:0] gt4_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt4_rxpd_in                    (gt4_rxpd_in), // input wire [1:0] gt4_rxpd_in
        .gt4_txpd_in                    (gt4_txpd_in), // input wire [1:0] gt4_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt4_eyescanreset_in            (gt4_eyescanreset_in), // input wire gt4_eyescanreset_in
        .gt4_rxuserrdy_in               (gt4_rxuserrdy_i), // input wire gt4_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt4_eyescandataerror_out       (gt4_eyescandataerror_out), // output wire gt4_eyescandataerror_out
        .gt4_eyescantrigger_in          (gt4_eyescantrigger_in), // input wire gt4_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt4_rxcdrhold_in               (gt4_rxcdrhold_in), // input wire gt4_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt4_dmonitorout_out            (gt4_dmonitorout_out), // output wire [14:0] gt4_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt4_rxusrclk_in                (gt4_rxusrclk_in), // input wire gt4_rxusrclk_in
        .gt4_rxusrclk2_in               (gt4_rxusrclk2_in), // input wire gt4_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt4_rxdata_out                 (gt4_rxdata_out), // output wire [31:0] gt4_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt4_rxprbserr_out              (gt4_rxprbserr_out), // output wire gt4_rxprbserr_out
        .gt4_rxprbssel_in               (gt4_rxprbssel_in), // input wire [2:0] gt4_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt4_rxprbscntreset_in          (gt4_rxprbscntreset_in), // input wire gt4_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt4_rxdisperr_out              (gt4_rxdisperr_out), // output wire [3:0] gt4_rxdisperr_out
        .gt4_rxnotintable_out           (gt4_rxnotintable_out), // output wire [3:0] gt4_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt4_gthrxn_in                  (gt4_gthrxn_in), // input wire gt4_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt4_rxbufreset_in              (gt4_rxbufreset_in), // input wire gt4_rxbufreset_in
        .gt4_rxbufstatus_out            (gt4_rxbufstatus_out), // output wire [2:0] gt4_rxbufstatus_out
        .gt4_rxstatus_out               (gt4_rxstatus_out), // output wire [2:0] gt4_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt4_rxbyteisaligned_out        (gt4_rxbyteisaligned_out), // output wire gt4_rxbyteisaligned_out
        .gt4_rxbyterealign_out          (gt4_rxbyterealign_out), // output wire gt4_rxbyterealign_out
        .gt4_rxcommadet_out             (gt4_rxcommadet_out), // output wire gt4_rxcommadet_out
        .gt4_rxmcommaalignen_in         (gt4_rxmcommaalignen_in), // input wire gt4_rxmcommaalignen_in
        .gt4_rxpcommaalignen_in         (gt4_rxpcommaalignen_in), // input wire gt4_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt4_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt4_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt4_rxdfelpmreset_in           (gt4_rxdfelpmreset_in), // input wire gt4_rxdfelpmreset_in
        .gt4_rxmonitorout_out           (gt4_rxmonitorout_out), // output wire [6:0] gt4_rxmonitorout_out
        .gt4_rxmonitorsel_in            (gt4_rxmonitorsel_in), // input wire [1:0] gt4_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt4_rxoutclk_out               (gt4_rxoutclk_i), // output wire gt4_rxoutclk_i
        .gt4_rxoutclkfabric_out         (gt4_rxoutclkfabric_out), // output wire gt4_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt4_gtrxreset_in               (gt4_gtrxreset_i), // input wire gt4_gtrxreset_i
        .gt4_rxpcsreset_in              (gt4_rxpcsreset_in), // input wire gt4_rxpcsreset_in
        .gt4_rxpmareset_in              (gt4_rxpmareset_in), // input wire gt4_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt4_rxlpmen_in                 (gt4_rxlpmen_in), // input wire gt4_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt4_rxpolarity_in              (gt4_rxpolarity_in), // input wire gt4_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt4_rxchariscomma_out          (gt4_rxchariscomma_out), // output wire [3:0] gt4_rxchariscomma_out
        .gt4_rxcharisk_out              (gt4_rxcharisk_out), // output wire [3:0] gt4_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt4_gthrxp_in                  (gt4_gthrxp_in), // input wire gt4_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt4_rxresetdone_out            (gt4_rxresetdone_i), // output wire gt4_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt4_txpostcursor_in            (gt4_txpostcursor_in), // input wire [4:0] gt4_txpostcursor_in
        .gt4_txprecursor_in             (gt4_txprecursor_in), // input wire [4:0] gt4_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt4_gttxreset_in               (gt4_gttxreset_i), // input wire gt4_gttxreset_i
        .gt4_txuserrdy_in               (gt4_txuserrdy_i), // input wire gt4_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt4_txusrclk_in                (gt4_txusrclk_in), // input wire gt4_txusrclk_in
        .gt4_txusrclk2_in               (gt4_txusrclk2_in), // input wire gt4_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt4_txprbsforceerr_in          (gt4_txprbsforceerr_in), // input wire gt4_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt4_txbufstatus_out            (gt4_txbufstatus_out), // output wire [1:0] gt4_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt4_txdiffctrl_in              (gt4_txdiffctrl_in), // input wire [3:0] gt4_txdiffctrl_in
        .gt4_txinhibit_in               (gt4_txinhibit_in), // input wire gt4_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt4_txdata_in                  (gt4_txdata_in), // input wire [31:0] gt4_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt4_gthtxn_out                 (gt4_gthtxn_out), // output wire gt4_gthtxn_out
        .gt4_gthtxp_out                 (gt4_gthtxp_out), // output wire gt4_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt4_txoutclk_out               (gt4_txoutclk_i), // output wire gt4_txoutclk_i
        .gt4_txoutclkfabric_out         (gt4_txoutclkfabric_out), // output wire gt4_txoutclkfabric_out
        .gt4_txoutclkpcs_out            (gt4_txoutclkpcs_out), // output wire gt4_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt4_txpcsreset_in              (gt4_txpcsreset_in), // input wire gt4_txpcsreset_in
        .gt4_txpmareset_in              (gt4_txpmareset_in), // input wire gt4_txpmareset_in
        .gt4_txresetdone_out            (gt4_txresetdone_i), // output wire gt4_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt4_txpolarity_in              (gt4_txpolarity_in), // input wire gt4_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt4_txprbssel_in               (gt4_txprbssel_in), // input wire [2:0] gt4_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt4_txcharisk_in               (gt4_txcharisk_in), // input wire [3:0] gt4_txcharisk_in


        .gt5_drp_busy_out               (gt5_drp_busy_out),
        .gt5_rxpmaresetdone_out         (gt5_rxpmaresetdone_i),
        .gt5_txpmaresetdone_out         (gt5_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT5  (X0Y5)

        //------------------------------- CPLL Ports -------------------------------
        .gt5_cpllfbclklost_out          (gt5_cpllfbclklost_out), // output wire gt5_cpllfbclklost_out
        .gt5_cplllock_out               (gt5_cplllock_i), // output wire gt5_cplllock_i
        .gt5_cplllockdetclk_in          (gt5_cplllockdetclk_in), // input wire gt5_cplllockdetclk_in
        .gt5_cpllpd_in                  (gt5_cpllpd_in), // input wire gt5_cpllpd_in
        .gt5_cpllrefclklost_out         (gt5_cpllrefclklost_i), // output wire gt5_cpllrefclklost_i
        .gt5_cpllreset_in               (gt5_cpllreset_i), // input wire gt5_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt5_gtnorthrefclk0_in          (gt5_gtnorthrefclk0_in), // input wire gt5_gtnorthrefclk0_in
        .gt5_gtnorthrefclk1_in          (gt5_gtnorthrefclk1_in), // input wire gt5_gtnorthrefclk1_in
        .gt5_gtrefclk0_in               (gt5_gtrefclk0_in), // input wire gt5_gtrefclk0_in
        .gt5_gtrefclk1_in               (gt5_gtrefclk1_in), // input wire gt5_gtrefclk1_in
        .gt5_gtsouthrefclk0_in          (gt5_gtsouthrefclk0_in), // input wire gt5_gtsouthrefclk0_in
        .gt5_gtsouthrefclk1_in          (gt5_gtsouthrefclk1_in), // input wire gt5_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt5_drpaddr_in                 (gt5_drpaddr_in), // input wire [8:0] gt5_drpaddr_in
        .gt5_drpclk_in                  (gt5_drpclk_in), // input wire gt5_drpclk_in
        .gt5_drpdi_in                   (gt5_drpdi_in), // input wire [15:0] gt5_drpdi_in
        .gt5_drpdo_out                  (gt5_drpdo_out), // output wire [15:0] gt5_drpdo_out
        .gt5_drpen_in                   (gt5_drpen_in), // input wire gt5_drpen_in
        .gt5_drprdy_out                 (gt5_drprdy_out), // output wire gt5_drprdy_out
        .gt5_drpwe_in                   (gt5_drpwe_in), // input wire gt5_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt5_rxsysclksel_in             (gt5_rxsysclksel_in), // input wire [1:0] gt5_rxsysclksel_in
        .gt5_txsysclksel_in             (gt5_txsysclksel_in), // input wire [1:0] gt5_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt5_loopback_in                (gt5_loopback_in), // input wire [2:0] gt5_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt5_rxpd_in                    (gt5_rxpd_in), // input wire [1:0] gt5_rxpd_in
        .gt5_txpd_in                    (gt5_txpd_in), // input wire [1:0] gt5_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt5_eyescanreset_in            (gt5_eyescanreset_in), // input wire gt5_eyescanreset_in
        .gt5_rxuserrdy_in               (gt5_rxuserrdy_i), // input wire gt5_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt5_eyescandataerror_out       (gt5_eyescandataerror_out), // output wire gt5_eyescandataerror_out
        .gt5_eyescantrigger_in          (gt5_eyescantrigger_in), // input wire gt5_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt5_rxcdrhold_in               (gt5_rxcdrhold_in), // input wire gt5_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt5_dmonitorout_out            (gt5_dmonitorout_out), // output wire [14:0] gt5_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt5_rxusrclk_in                (gt5_rxusrclk_in), // input wire gt5_rxusrclk_in
        .gt5_rxusrclk2_in               (gt5_rxusrclk2_in), // input wire gt5_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt5_rxdata_out                 (gt5_rxdata_out), // output wire [31:0] gt5_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt5_rxprbserr_out              (gt5_rxprbserr_out), // output wire gt5_rxprbserr_out
        .gt5_rxprbssel_in               (gt5_rxprbssel_in), // input wire [2:0] gt5_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt5_rxprbscntreset_in          (gt5_rxprbscntreset_in), // input wire gt5_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt5_rxdisperr_out              (gt5_rxdisperr_out), // output wire [3:0] gt5_rxdisperr_out
        .gt5_rxnotintable_out           (gt5_rxnotintable_out), // output wire [3:0] gt5_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt5_gthrxn_in                  (gt5_gthrxn_in), // input wire gt5_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt5_rxbufreset_in              (gt5_rxbufreset_in), // input wire gt5_rxbufreset_in
        .gt5_rxbufstatus_out            (gt5_rxbufstatus_out), // output wire [2:0] gt5_rxbufstatus_out
        .gt5_rxstatus_out               (gt5_rxstatus_out), // output wire [2:0] gt5_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt5_rxbyteisaligned_out        (gt5_rxbyteisaligned_out), // output wire gt5_rxbyteisaligned_out
        .gt5_rxbyterealign_out          (gt5_rxbyterealign_out), // output wire gt5_rxbyterealign_out
        .gt5_rxcommadet_out             (gt5_rxcommadet_out), // output wire gt5_rxcommadet_out
        .gt5_rxmcommaalignen_in         (gt5_rxmcommaalignen_in), // input wire gt5_rxmcommaalignen_in
        .gt5_rxpcommaalignen_in         (gt5_rxpcommaalignen_in), // input wire gt5_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt5_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt5_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt5_rxdfelpmreset_in           (gt5_rxdfelpmreset_in), // input wire gt5_rxdfelpmreset_in
        .gt5_rxmonitorout_out           (gt5_rxmonitorout_out), // output wire [6:0] gt5_rxmonitorout_out
        .gt5_rxmonitorsel_in            (gt5_rxmonitorsel_in), // input wire [1:0] gt5_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt5_rxoutclk_out               (gt5_rxoutclk_i), // output wire gt5_rxoutclk_i
        .gt5_rxoutclkfabric_out         (gt5_rxoutclkfabric_out), // output wire gt5_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt5_gtrxreset_in               (gt5_gtrxreset_i), // input wire gt5_gtrxreset_i
        .gt5_rxpcsreset_in              (gt5_rxpcsreset_in), // input wire gt5_rxpcsreset_in
        .gt5_rxpmareset_in              (gt5_rxpmareset_in), // input wire gt5_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt5_rxlpmen_in                 (gt5_rxlpmen_in), // input wire gt5_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt5_rxpolarity_in              (gt5_rxpolarity_in), // input wire gt5_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt5_rxchariscomma_out          (gt5_rxchariscomma_out), // output wire [3:0] gt5_rxchariscomma_out
        .gt5_rxcharisk_out              (gt5_rxcharisk_out), // output wire [3:0] gt5_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt5_gthrxp_in                  (gt5_gthrxp_in), // input wire gt5_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt5_rxresetdone_out            (gt5_rxresetdone_i), // output wire gt5_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt5_txpostcursor_in            (gt5_txpostcursor_in), // input wire [4:0] gt5_txpostcursor_in
        .gt5_txprecursor_in             (gt5_txprecursor_in), // input wire [4:0] gt5_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt5_gttxreset_in               (gt5_gttxreset_i), // input wire gt5_gttxreset_i
        .gt5_txuserrdy_in               (gt5_txuserrdy_i), // input wire gt5_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt5_txusrclk_in                (gt5_txusrclk_in), // input wire gt5_txusrclk_in
        .gt5_txusrclk2_in               (gt5_txusrclk2_in), // input wire gt5_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt5_txprbsforceerr_in          (gt5_txprbsforceerr_in), // input wire gt5_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt5_txbufstatus_out            (gt5_txbufstatus_out), // output wire [1:0] gt5_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt5_txdiffctrl_in              (gt5_txdiffctrl_in), // input wire [3:0] gt5_txdiffctrl_in
        .gt5_txinhibit_in               (gt5_txinhibit_in), // input wire gt5_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt5_txdata_in                  (gt5_txdata_in), // input wire [31:0] gt5_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt5_gthtxn_out                 (gt5_gthtxn_out), // output wire gt5_gthtxn_out
        .gt5_gthtxp_out                 (gt5_gthtxp_out), // output wire gt5_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt5_txoutclk_out               (gt5_txoutclk_i), // output wire gt5_txoutclk_i
        .gt5_txoutclkfabric_out         (gt5_txoutclkfabric_out), // output wire gt5_txoutclkfabric_out
        .gt5_txoutclkpcs_out            (gt5_txoutclkpcs_out), // output wire gt5_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt5_txpcsreset_in              (gt5_txpcsreset_in), // input wire gt5_txpcsreset_in
        .gt5_txpmareset_in              (gt5_txpmareset_in), // input wire gt5_txpmareset_in
        .gt5_txresetdone_out            (gt5_txresetdone_i), // output wire gt5_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt5_txpolarity_in              (gt5_txpolarity_in), // input wire gt5_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt5_txprbssel_in               (gt5_txprbssel_in), // input wire [2:0] gt5_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt5_txcharisk_in               (gt5_txcharisk_in), // input wire [3:0] gt5_txcharisk_in


        .gt6_drp_busy_out               (gt6_drp_busy_out),
        .gt6_rxpmaresetdone_out         (gt6_rxpmaresetdone_i),
        .gt6_txpmaresetdone_out         (gt6_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT6  (X0Y6)

        //------------------------------- CPLL Ports -------------------------------
        .gt6_cpllfbclklost_out          (gt6_cpllfbclklost_out), // output wire gt6_cpllfbclklost_out
        .gt6_cplllock_out               (gt6_cplllock_i), // output wire gt6_cplllock_i
        .gt6_cplllockdetclk_in          (gt6_cplllockdetclk_in), // input wire gt6_cplllockdetclk_in
        .gt6_cpllpd_in                  (gt6_cpllpd_in), // input wire gt6_cpllpd_in
        .gt6_cpllrefclklost_out         (gt6_cpllrefclklost_i), // output wire gt6_cpllrefclklost_i
        .gt6_cpllreset_in               (gt6_cpllreset_i), // input wire gt6_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt6_gtnorthrefclk0_in          (gt6_gtnorthrefclk0_in), // input wire gt6_gtnorthrefclk0_in
        .gt6_gtnorthrefclk1_in          (gt6_gtnorthrefclk1_in), // input wire gt6_gtnorthrefclk1_in
        .gt6_gtrefclk0_in               (gt6_gtrefclk0_in), // input wire gt6_gtrefclk0_in
        .gt6_gtrefclk1_in               (gt6_gtrefclk1_in), // input wire gt6_gtrefclk1_in
        .gt6_gtsouthrefclk0_in          (gt6_gtsouthrefclk0_in), // input wire gt6_gtsouthrefclk0_in
        .gt6_gtsouthrefclk1_in          (gt6_gtsouthrefclk1_in), // input wire gt6_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt6_drpaddr_in                 (gt6_drpaddr_in), // input wire [8:0] gt6_drpaddr_in
        .gt6_drpclk_in                  (gt6_drpclk_in), // input wire gt6_drpclk_in
        .gt6_drpdi_in                   (gt6_drpdi_in), // input wire [15:0] gt6_drpdi_in
        .gt6_drpdo_out                  (gt6_drpdo_out), // output wire [15:0] gt6_drpdo_out
        .gt6_drpen_in                   (gt6_drpen_in), // input wire gt6_drpen_in
        .gt6_drprdy_out                 (gt6_drprdy_out), // output wire gt6_drprdy_out
        .gt6_drpwe_in                   (gt6_drpwe_in), // input wire gt6_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt6_rxsysclksel_in             (gt6_rxsysclksel_in), // input wire [1:0] gt6_rxsysclksel_in
        .gt6_txsysclksel_in             (gt6_txsysclksel_in), // input wire [1:0] gt6_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt6_loopback_in                (gt6_loopback_in), // input wire [2:0] gt6_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt6_rxpd_in                    (gt6_rxpd_in), // input wire [1:0] gt6_rxpd_in
        .gt6_txpd_in                    (gt6_txpd_in), // input wire [1:0] gt6_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt6_eyescanreset_in            (gt6_eyescanreset_in), // input wire gt6_eyescanreset_in
        .gt6_rxuserrdy_in               (gt6_rxuserrdy_i), // input wire gt6_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt6_eyescandataerror_out       (gt6_eyescandataerror_out), // output wire gt6_eyescandataerror_out
        .gt6_eyescantrigger_in          (gt6_eyescantrigger_in), // input wire gt6_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt6_rxcdrhold_in               (gt6_rxcdrhold_in), // input wire gt6_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt6_dmonitorout_out            (gt6_dmonitorout_out), // output wire [14:0] gt6_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt6_rxusrclk_in                (gt6_rxusrclk_in), // input wire gt6_rxusrclk_in
        .gt6_rxusrclk2_in               (gt6_rxusrclk2_in), // input wire gt6_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt6_rxdata_out                 (gt6_rxdata_out), // output wire [31:0] gt6_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt6_rxprbserr_out              (gt6_rxprbserr_out), // output wire gt6_rxprbserr_out
        .gt6_rxprbssel_in               (gt6_rxprbssel_in), // input wire [2:0] gt6_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt6_rxprbscntreset_in          (gt6_rxprbscntreset_in), // input wire gt6_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt6_rxdisperr_out              (gt6_rxdisperr_out), // output wire [3:0] gt6_rxdisperr_out
        .gt6_rxnotintable_out           (gt6_rxnotintable_out), // output wire [3:0] gt6_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt6_gthrxn_in                  (gt6_gthrxn_in), // input wire gt6_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt6_rxbufreset_in              (gt6_rxbufreset_in), // input wire gt6_rxbufreset_in
        .gt6_rxbufstatus_out            (gt6_rxbufstatus_out), // output wire [2:0] gt6_rxbufstatus_out
        .gt6_rxstatus_out               (gt6_rxstatus_out), // output wire [2:0] gt6_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt6_rxbyteisaligned_out        (gt6_rxbyteisaligned_out), // output wire gt6_rxbyteisaligned_out
        .gt6_rxbyterealign_out          (gt6_rxbyterealign_out), // output wire gt6_rxbyterealign_out
        .gt6_rxcommadet_out             (gt6_rxcommadet_out), // output wire gt6_rxcommadet_out
        .gt6_rxmcommaalignen_in         (gt6_rxmcommaalignen_in), // input wire gt6_rxmcommaalignen_in
        .gt6_rxpcommaalignen_in         (gt6_rxpcommaalignen_in), // input wire gt6_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt6_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt6_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt6_rxdfelpmreset_in           (gt6_rxdfelpmreset_in), // input wire gt6_rxdfelpmreset_in
        .gt6_rxmonitorout_out           (gt6_rxmonitorout_out), // output wire [6:0] gt6_rxmonitorout_out
        .gt6_rxmonitorsel_in            (gt6_rxmonitorsel_in), // input wire [1:0] gt6_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt6_rxoutclk_out               (gt6_rxoutclk_i), // output wire gt6_rxoutclk_i
        .gt6_rxoutclkfabric_out         (gt6_rxoutclkfabric_out), // output wire gt6_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt6_gtrxreset_in               (gt6_gtrxreset_i), // input wire gt6_gtrxreset_i
        .gt6_rxpcsreset_in              (gt6_rxpcsreset_in), // input wire gt6_rxpcsreset_in
        .gt6_rxpmareset_in              (gt6_rxpmareset_in), // input wire gt6_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt6_rxlpmen_in                 (gt6_rxlpmen_in), // input wire gt6_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt6_rxpolarity_in              (gt6_rxpolarity_in), // input wire gt6_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt6_rxchariscomma_out          (gt6_rxchariscomma_out), // output wire [3:0] gt6_rxchariscomma_out
        .gt6_rxcharisk_out              (gt6_rxcharisk_out), // output wire [3:0] gt6_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt6_gthrxp_in                  (gt6_gthrxp_in), // input wire gt6_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt6_rxresetdone_out            (gt6_rxresetdone_i), // output wire gt6_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt6_txpostcursor_in            (gt6_txpostcursor_in), // input wire [4:0] gt6_txpostcursor_in
        .gt6_txprecursor_in             (gt6_txprecursor_in), // input wire [4:0] gt6_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt6_gttxreset_in               (gt6_gttxreset_i), // input wire gt6_gttxreset_i
        .gt6_txuserrdy_in               (gt6_txuserrdy_i), // input wire gt6_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt6_txusrclk_in                (gt6_txusrclk_in), // input wire gt6_txusrclk_in
        .gt6_txusrclk2_in               (gt6_txusrclk2_in), // input wire gt6_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt6_txprbsforceerr_in          (gt6_txprbsforceerr_in), // input wire gt6_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt6_txbufstatus_out            (gt6_txbufstatus_out), // output wire [1:0] gt6_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt6_txdiffctrl_in              (gt6_txdiffctrl_in), // input wire [3:0] gt6_txdiffctrl_in
        .gt6_txinhibit_in               (gt6_txinhibit_in), // input wire gt6_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt6_txdata_in                  (gt6_txdata_in), // input wire [31:0] gt6_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt6_gthtxn_out                 (gt6_gthtxn_out), // output wire gt6_gthtxn_out
        .gt6_gthtxp_out                 (gt6_gthtxp_out), // output wire gt6_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt6_txoutclk_out               (gt6_txoutclk_i), // output wire gt6_txoutclk_i
        .gt6_txoutclkfabric_out         (gt6_txoutclkfabric_out), // output wire gt6_txoutclkfabric_out
        .gt6_txoutclkpcs_out            (gt6_txoutclkpcs_out), // output wire gt6_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt6_txpcsreset_in              (gt6_txpcsreset_in), // input wire gt6_txpcsreset_in
        .gt6_txpmareset_in              (gt6_txpmareset_in), // input wire gt6_txpmareset_in
        .gt6_txresetdone_out            (gt6_txresetdone_i), // output wire gt6_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt6_txpolarity_in              (gt6_txpolarity_in), // input wire gt6_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt6_txprbssel_in               (gt6_txprbssel_in), // input wire [2:0] gt6_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt6_txcharisk_in               (gt6_txcharisk_in), // input wire [3:0] gt6_txcharisk_in


        .gt7_drp_busy_out               (gt7_drp_busy_out),
        .gt7_rxpmaresetdone_out         (gt7_rxpmaresetdone_i),
        .gt7_txpmaresetdone_out         (gt7_txpmaresetdone_i),
 
        //_____________________________________________________________________
        //_____________________________________________________________________
        //GT7  (X0Y7)

        //------------------------------- CPLL Ports -------------------------------
        .gt7_cpllfbclklost_out          (gt7_cpllfbclklost_out), // output wire gt7_cpllfbclklost_out
        .gt7_cplllock_out               (gt7_cplllock_i), // output wire gt7_cplllock_i
        .gt7_cplllockdetclk_in          (gt7_cplllockdetclk_in), // input wire gt7_cplllockdetclk_in
        .gt7_cpllpd_in                  (gt7_cpllpd_in), // input wire gt7_cpllpd_in
        .gt7_cpllrefclklost_out         (gt7_cpllrefclklost_i), // output wire gt7_cpllrefclklost_i
        .gt7_cpllreset_in               (gt7_cpllreset_i), // input wire gt7_cpllreset_i
        //------------------------ Channel - Clocking Ports ------------------------
        .gt7_gtnorthrefclk0_in          (gt7_gtnorthrefclk0_in), // input wire gt7_gtnorthrefclk0_in
        .gt7_gtnorthrefclk1_in          (gt7_gtnorthrefclk1_in), // input wire gt7_gtnorthrefclk1_in
        .gt7_gtrefclk0_in               (gt7_gtrefclk0_in), // input wire gt7_gtrefclk0_in
        .gt7_gtrefclk1_in               (gt7_gtrefclk1_in), // input wire gt7_gtrefclk1_in
        .gt7_gtsouthrefclk0_in          (gt7_gtsouthrefclk0_in), // input wire gt7_gtsouthrefclk0_in
        .gt7_gtsouthrefclk1_in          (gt7_gtsouthrefclk1_in), // input wire gt7_gtsouthrefclk1_in
        //-------------------------- Channel - DRP Ports  --------------------------
        .gt7_drpaddr_in                 (gt7_drpaddr_in), // input wire [8:0] gt7_drpaddr_in
        .gt7_drpclk_in                  (gt7_drpclk_in), // input wire gt7_drpclk_in
        .gt7_drpdi_in                   (gt7_drpdi_in), // input wire [15:0] gt7_drpdi_in
        .gt7_drpdo_out                  (gt7_drpdo_out), // output wire [15:0] gt7_drpdo_out
        .gt7_drpen_in                   (gt7_drpen_in), // input wire gt7_drpen_in
        .gt7_drprdy_out                 (gt7_drprdy_out), // output wire gt7_drprdy_out
        .gt7_drpwe_in                   (gt7_drpwe_in), // input wire gt7_drpwe_in
        //----------------------------- Clocking Ports -----------------------------
        .gt7_rxsysclksel_in             (gt7_rxsysclksel_in), // input wire [1:0] gt7_rxsysclksel_in
        .gt7_txsysclksel_in             (gt7_txsysclksel_in), // input wire [1:0] gt7_txsysclksel_in
        //----------------------------- Loopback Ports -----------------------------
        .gt7_loopback_in                (gt7_loopback_in), // input wire [2:0] gt7_loopback_in
        //---------------------------- Power-Down Ports ----------------------------
        .gt7_rxpd_in                    (gt7_rxpd_in), // input wire [1:0] gt7_rxpd_in
        .gt7_txpd_in                    (gt7_txpd_in), // input wire [1:0] gt7_txpd_in
        //------------------- RX Initialization and Reset Ports --------------------
        .gt7_eyescanreset_in            (gt7_eyescanreset_in), // input wire gt7_eyescanreset_in
        .gt7_rxuserrdy_in               (gt7_rxuserrdy_i), // input wire gt7_rxuserrdy_i
        //------------------------ RX Margin Analysis Ports ------------------------
        .gt7_eyescandataerror_out       (gt7_eyescandataerror_out), // output wire gt7_eyescandataerror_out
        .gt7_eyescantrigger_in          (gt7_eyescantrigger_in), // input wire gt7_eyescantrigger_in
        //----------------------- Receive Ports - CDR Ports ------------------------
        .gt7_rxcdrhold_in               (gt7_rxcdrhold_in), // input wire gt7_rxcdrhold_in
        //----------------- Receive Ports - Digital Monitor Ports ------------------
        .gt7_dmonitorout_out            (gt7_dmonitorout_out), // output wire [14:0] gt7_dmonitorout_out
        //---------------- Receive Ports - FPGA RX Interface Ports -----------------
        .gt7_rxusrclk_in                (gt7_rxusrclk_in), // input wire gt7_rxusrclk_in
        .gt7_rxusrclk2_in               (gt7_rxusrclk2_in), // input wire gt7_rxusrclk2_in
        //---------------- Receive Ports - FPGA RX interface Ports -----------------
        .gt7_rxdata_out                 (gt7_rxdata_out), // output wire [31:0] gt7_rxdata_out
        //----------------- Receive Ports - Pattern Checker Ports ------------------
        .gt7_rxprbserr_out              (gt7_rxprbserr_out), // output wire gt7_rxprbserr_out
        .gt7_rxprbssel_in               (gt7_rxprbssel_in), // input wire [2:0] gt7_rxprbssel_in
        //----------------- Receive Ports - Pattern Checker ports ------------------
        .gt7_rxprbscntreset_in          (gt7_rxprbscntreset_in), // input wire gt7_rxprbscntreset_in
        //---------------- Receive Ports - RX 8B/10B Decoder Ports -----------------
        .gt7_rxdisperr_out              (gt7_rxdisperr_out), // output wire [3:0] gt7_rxdisperr_out
        .gt7_rxnotintable_out           (gt7_rxnotintable_out), // output wire [3:0] gt7_rxnotintable_out
        //---------------------- Receive Ports - RX AFE Ports ----------------------
        .gt7_gthrxn_in                  (gt7_gthrxn_in), // input wire gt7_gthrxn_in
        //----------------- Receive Ports - RX Buffer Bypass Ports -----------------
        .gt7_rxbufreset_in              (gt7_rxbufreset_in), // input wire gt7_rxbufreset_in
        .gt7_rxbufstatus_out            (gt7_rxbufstatus_out), // output wire [2:0] gt7_rxbufstatus_out
        .gt7_rxstatus_out               (gt7_rxstatus_out), // output wire [2:0] gt7_rxstatus_out
        //------------ Receive Ports - RX Byte and Word Alignment Ports ------------
        .gt7_rxbyteisaligned_out        (gt7_rxbyteisaligned_out), // output wire gt7_rxbyteisaligned_out
        .gt7_rxbyterealign_out          (gt7_rxbyterealign_out), // output wire gt7_rxbyterealign_out
        .gt7_rxcommadet_out             (gt7_rxcommadet_out), // output wire gt7_rxcommadet_out
        .gt7_rxmcommaalignen_in         (gt7_rxmcommaalignen_in), // input wire gt7_rxmcommaalignen_in
        .gt7_rxpcommaalignen_in         (gt7_rxpcommaalignen_in), // input wire gt7_rxpcommaalignen_in
        //------------------ Receive Ports - RX Equailizer Ports -------------------
        .gt7_rxlpmhfhold_in             (gt_rxlpmhfhold_i), // input wire gt_rxlpmhfhold_i
        .gt7_rxlpmlfhold_in             (gt_rxlpmlfhold_i), // input wire gt_rxlpmlfhold_i
        //------------------- Receive Ports - RX Equalizer Ports -------------------
        .gt7_rxdfelpmreset_in           (gt7_rxdfelpmreset_in), // input wire gt7_rxdfelpmreset_in
        .gt7_rxmonitorout_out           (gt7_rxmonitorout_out), // output wire [6:0] gt7_rxmonitorout_out
        .gt7_rxmonitorsel_in            (gt7_rxmonitorsel_in), // input wire [1:0] gt7_rxmonitorsel_in
        //------------- Receive Ports - RX Fabric Output Control Ports -------------
        .gt7_rxoutclk_out               (gt7_rxoutclk_i), // output wire gt7_rxoutclk_i
        .gt7_rxoutclkfabric_out         (gt7_rxoutclkfabric_out), // output wire gt7_rxoutclkfabric_out
        //----------- Receive Ports - RX Initialization and Reset Ports ------------
        .gt7_gtrxreset_in               (gt7_gtrxreset_i), // input wire gt7_gtrxreset_i
        .gt7_rxpcsreset_in              (gt7_rxpcsreset_in), // input wire gt7_rxpcsreset_in
        .gt7_rxpmareset_in              (gt7_rxpmareset_in), // input wire gt7_rxpmareset_in
        //---------------- Receive Ports - RX Margin Analysis ports ----------------
        .gt7_rxlpmen_in                 (gt7_rxlpmen_in), // input wire gt7_rxlpmen_in
        //--------------- Receive Ports - RX Polarity Control Ports ----------------
        .gt7_rxpolarity_in              (gt7_rxpolarity_in), // input wire gt7_rxpolarity_in
        //----------------- Receive Ports - RX8B/10B Decoder Ports -----------------
        .gt7_rxchariscomma_out          (gt7_rxchariscomma_out), // output wire [3:0] gt7_rxchariscomma_out
        .gt7_rxcharisk_out              (gt7_rxcharisk_out), // output wire [3:0] gt7_rxcharisk_out
        //---------------------- Receive Ports -RX AFE Ports -----------------------
        .gt7_gthrxp_in                  (gt7_gthrxp_in), // input wire gt7_gthrxp_in
        //------------ Receive Ports -RX Initialization and Reset Ports ------------
        .gt7_rxresetdone_out            (gt7_rxresetdone_i), // output wire gt7_rxresetdone_i
        //---------------------- TX Configurable Driver Ports ----------------------
        .gt7_txpostcursor_in            (gt7_txpostcursor_in), // input wire [4:0] gt7_txpostcursor_in
        .gt7_txprecursor_in             (gt7_txprecursor_in), // input wire [4:0] gt7_txprecursor_in
        //------------------- TX Initialization and Reset Ports --------------------
        .gt7_gttxreset_in               (gt7_gttxreset_i), // input wire gt7_gttxreset_i
        .gt7_txuserrdy_in               (gt7_txuserrdy_i), // input wire gt7_txuserrdy_i
        //---------------- Transmit Ports - FPGA TX Interface Ports ----------------
        .gt7_txusrclk_in                (gt7_txusrclk_in), // input wire gt7_txusrclk_in
        .gt7_txusrclk2_in               (gt7_txusrclk2_in), // input wire gt7_txusrclk2_in
        //---------------- Transmit Ports - Pattern Generator Ports ----------------
        .gt7_txprbsforceerr_in          (gt7_txprbsforceerr_in), // input wire gt7_txprbsforceerr_in
        //-------------------- Transmit Ports - TX Buffer Ports --------------------
        .gt7_txbufstatus_out            (gt7_txbufstatus_out), // output wire [1:0] gt7_txbufstatus_out
        //------------- Transmit Ports - TX Configurable Driver Ports --------------
        .gt7_txdiffctrl_in              (gt7_txdiffctrl_in), // input wire [3:0] gt7_txdiffctrl_in
        .gt7_txinhibit_in               (gt7_txinhibit_in), // input wire gt7_txinhibit_in
        //---------------- Transmit Ports - TX Data Path interface -----------------
        .gt7_txdata_in                  (gt7_txdata_in), // input wire [31:0] gt7_txdata_in
        //-------------- Transmit Ports - TX Driver and OOB signaling --------------
        .gt7_gthtxn_out                 (gt7_gthtxn_out), // output wire gt7_gthtxn_out
        .gt7_gthtxp_out                 (gt7_gthtxp_out), // output wire gt7_gthtxp_out
        //--------- Transmit Ports - TX Fabric Clock Output Control Ports ----------
        .gt7_txoutclk_out               (gt7_txoutclk_i), // output wire gt7_txoutclk_i
        .gt7_txoutclkfabric_out         (gt7_txoutclkfabric_out), // output wire gt7_txoutclkfabric_out
        .gt7_txoutclkpcs_out            (gt7_txoutclkpcs_out), // output wire gt7_txoutclkpcs_out
        //----------- Transmit Ports - TX Initialization and Reset Ports -----------
        .gt7_txpcsreset_in              (gt7_txpcsreset_in), // input wire gt7_txpcsreset_in
        .gt7_txpmareset_in              (gt7_txpmareset_in), // input wire gt7_txpmareset_in
        .gt7_txresetdone_out            (gt7_txresetdone_i), // output wire gt7_txresetdone_i
        //--------------- Transmit Ports - TX Polarity Control Ports ---------------
        .gt7_txpolarity_in              (gt7_txpolarity_in), // input wire gt7_txpolarity_in
        //---------------- Transmit Ports - pattern Generator Ports ----------------
        .gt7_txprbssel_in               (gt7_txprbssel_in), // input wire [2:0] gt7_txprbssel_in
        //--------- Transmit Transmit Ports - 8b10b Encoder Control Ports ----------
        .gt7_txcharisk_in               (gt7_txcharisk_in), // input wire [3:0] gt7_txcharisk_in




    //____________________________COMMON PORTS________________________________
        .gt0_qpllreset_in               (gt_rx_qpllreset_t),
        .gt0_qplloutclk_in              (gt0_qplloutclk_in),
        .gt0_qplloutrefclk_in           (gt0_qplloutrefclk_in),


    //____________________________COMMON PORTS________________________________
        .gt1_qpllreset_in               (gt_rx_qpllreset_t),
        .gt1_qplloutclk_in              (gt1_qplloutclk_in),
        .gt1_qplloutrefclk_in           (gt1_qplloutrefclk_in)

    );

assign  gt0_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt0_txpcsreset_i                     =  tied_to_ground_i;
assign  gt1_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt1_txpcsreset_i                     =  tied_to_ground_i;
assign  gt2_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt2_txpcsreset_i                     =  tied_to_ground_i;
assign  gt3_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt3_txpcsreset_i                     =  tied_to_ground_i;
assign  gt4_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt4_txpcsreset_i                     =  tied_to_ground_i;
assign  gt5_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt5_txpcsreset_i                     =  tied_to_ground_i;
assign  gt6_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt6_txpcsreset_i                     =  tied_to_ground_i;
assign  gt7_rxpcsreset_i                     =  tied_to_ground_i;
assign  gt7_txpcsreset_i                     =  tied_to_ground_i;

    assign  gt0_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt0_txpmareset_i                     =  tied_to_ground_i;
    assign  gt1_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt1_txpmareset_i                     =  tied_to_ground_i;
    assign  gt2_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt2_txpmareset_i                     =  tied_to_ground_i;
    assign  gt3_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt3_txpmareset_i                     =  tied_to_ground_i;
    assign  gt4_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt4_txpmareset_i                     =  tied_to_ground_i;
    assign  gt5_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt5_txpmareset_i                     =  tied_to_ground_i;
    assign  gt6_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt6_txpmareset_i                     =  tied_to_ground_i;
    assign  gt7_rxdfelpmreset_i                  =  tied_to_ground_i;
assign  gt7_txpmareset_i                     =  tied_to_ground_i;

assign  gt0_rxsysclksel_i                    =  2'b11;
assign  gt0_txsysclksel_i                    =  2'b11;
assign  gt1_rxsysclksel_i                    =  2'b11;
assign  gt1_txsysclksel_i                    =  2'b11;
assign  gt2_rxsysclksel_i                    =  2'b11;
assign  gt2_txsysclksel_i                    =  2'b11;
assign  gt3_rxsysclksel_i                    =  2'b11;
assign  gt3_txsysclksel_i                    =  2'b11;
assign  gt4_rxsysclksel_i                    =  2'b11;
assign  gt4_txsysclksel_i                    =  2'b11;
assign  gt5_rxsysclksel_i                    =  2'b11;
assign  gt5_txsysclksel_i                    =  2'b11;
assign  gt6_rxsysclksel_i                    =  2'b11;
assign  gt6_txsysclksel_i                    =  2'b11;
assign  gt7_rxsysclksel_i                    =  2'b11;
assign  gt7_txsysclksel_i                    =  2'b11;

assign  gt0_cplllock_out                     =  gt0_cplllock_i;
assign  gt0_txresetdone_out                  =  gt0_txresetdone_i;
assign  gt0_rxresetdone_out                  =  gt0_rxresetdone_i;
assign  gt0_rxoutclk_out                     =  gt0_rxoutclk_i;
assign  gt0_txoutclk_out                     =  gt0_txoutclk_i;
assign  gt1_cplllock_out                     =  gt1_cplllock_i;
assign  gt1_txresetdone_out                  =  gt1_txresetdone_i;
assign  gt1_rxresetdone_out                  =  gt1_rxresetdone_i;
assign  gt1_rxoutclk_out                     =  gt1_rxoutclk_i;
assign  gt1_txoutclk_out                     =  gt1_txoutclk_i;
assign  gt2_cplllock_out                     =  gt2_cplllock_i;
assign  gt2_txresetdone_out                  =  gt2_txresetdone_i;
assign  gt2_rxresetdone_out                  =  gt2_rxresetdone_i;
assign  gt2_rxoutclk_out                     =  gt2_rxoutclk_i;
assign  gt2_txoutclk_out                     =  gt2_txoutclk_i;
assign  gt3_cplllock_out                     =  gt3_cplllock_i;
assign  gt3_txresetdone_out                  =  gt3_txresetdone_i;
assign  gt3_rxresetdone_out                  =  gt3_rxresetdone_i;
assign  gt3_rxoutclk_out                     =  gt3_rxoutclk_i;
assign  gt3_txoutclk_out                     =  gt3_txoutclk_i;
assign  gt4_cplllock_out                     =  gt4_cplllock_i;
assign  gt4_txresetdone_out                  =  gt4_txresetdone_i;
assign  gt4_rxresetdone_out                  =  gt4_rxresetdone_i;
assign  gt4_rxoutclk_out                     =  gt4_rxoutclk_i;
assign  gt4_txoutclk_out                     =  gt4_txoutclk_i;
assign  gt5_cplllock_out                     =  gt5_cplllock_i;
assign  gt5_txresetdone_out                  =  gt5_txresetdone_i;
assign  gt5_rxresetdone_out                  =  gt5_rxresetdone_i;
assign  gt5_rxoutclk_out                     =  gt5_rxoutclk_i;
assign  gt5_txoutclk_out                     =  gt5_txoutclk_i;
assign  gt6_cplllock_out                     =  gt6_cplllock_i;
assign  gt6_txresetdone_out                  =  gt6_txresetdone_i;
assign  gt6_rxresetdone_out                  =  gt6_rxresetdone_i;
assign  gt6_rxoutclk_out                     =  gt6_rxoutclk_i;
assign  gt6_txoutclk_out                     =  gt6_txoutclk_i;
assign  gt7_cplllock_out                     =  gt7_cplllock_i;
assign  gt7_txresetdone_out                  =  gt7_txresetdone_i;
assign  gt7_rxresetdone_out                  =  gt7_rxresetdone_i;
assign  gt7_rxoutclk_out                     =  gt7_rxoutclk_i;
assign  gt7_txoutclk_out                     =  gt7_txoutclk_i;
assign  gt0_qpllreset_out                    =  gt_tx_qpllreset_t || gt_rx_qpllreset_t;
assign  gt1_qpllreset_out                    =  gt_tx_qpllreset_t || gt_rx_qpllreset_t;

generate
if (EXAMPLE_USE_CHIPSCOPE == 1) 
begin : chipscope
assign  gt0_cpllreset_i                      =  gt0_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt0_gttxreset_i                      =  gt0_gttxreset_in || gt_gttxreset_t;
assign  gt0_gtrxreset_i                      =  gt0_gtrxreset_in || gt_gtrxreset_t;
assign  gt0_txuserrdy_i                      =  gt0_txuserrdy_in && gt_txuserrdy_t;
assign  gt0_rxuserrdy_i                      =  gt0_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt1_cpllreset_i                      =  gt1_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt1_gttxreset_i                      =  gt1_gttxreset_in || gt_gttxreset_t;
assign  gt1_gtrxreset_i                      =  gt1_gtrxreset_in || gt_gtrxreset_t;
assign  gt1_txuserrdy_i                      =  gt1_txuserrdy_in && gt_txuserrdy_t;
assign  gt1_rxuserrdy_i                      =  gt1_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt2_cpllreset_i                      =  gt2_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt2_gttxreset_i                      =  gt2_gttxreset_in || gt_gttxreset_t;
assign  gt2_gtrxreset_i                      =  gt2_gtrxreset_in || gt_gtrxreset_t;
assign  gt2_txuserrdy_i                      =  gt2_txuserrdy_in && gt_txuserrdy_t;
assign  gt2_rxuserrdy_i                      =  gt2_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt3_cpllreset_i                      =  gt3_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt3_gttxreset_i                      =  gt3_gttxreset_in || gt_gttxreset_t;
assign  gt3_gtrxreset_i                      =  gt3_gtrxreset_in || gt_gtrxreset_t;
assign  gt3_txuserrdy_i                      =  gt3_txuserrdy_in && gt_txuserrdy_t;
assign  gt3_rxuserrdy_i                      =  gt3_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt4_cpllreset_i                      =  gt4_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt4_gttxreset_i                      =  gt4_gttxreset_in || gt_gttxreset_t;
assign  gt4_gtrxreset_i                      =  gt4_gtrxreset_in || gt_gtrxreset_t;
assign  gt4_txuserrdy_i                      =  gt4_txuserrdy_in && gt_txuserrdy_t;
assign  gt4_rxuserrdy_i                      =  gt4_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt5_cpllreset_i                      =  gt5_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt5_gttxreset_i                      =  gt5_gttxreset_in || gt_gttxreset_t;
assign  gt5_gtrxreset_i                      =  gt5_gtrxreset_in || gt_gtrxreset_t;
assign  gt5_txuserrdy_i                      =  gt5_txuserrdy_in && gt_txuserrdy_t;
assign  gt5_rxuserrdy_i                      =  gt5_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt6_cpllreset_i                      =  gt6_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt6_gttxreset_i                      =  gt6_gttxreset_in || gt_gttxreset_t;
assign  gt6_gtrxreset_i                      =  gt6_gtrxreset_in || gt_gtrxreset_t;
assign  gt6_txuserrdy_i                      =  gt6_txuserrdy_in && gt_txuserrdy_t;
assign  gt6_rxuserrdy_i                      =  gt6_rxuserrdy_in && gt_rxuserrdy_t;
assign  gt7_cpllreset_i                      =  gt7_cpllreset_in || gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt7_gttxreset_i                      =  gt7_gttxreset_in || gt_gttxreset_t;
assign  gt7_gtrxreset_i                      =  gt7_gtrxreset_in || gt_gtrxreset_t;
assign  gt7_txuserrdy_i                      =  gt7_txuserrdy_in && gt_txuserrdy_t;
assign  gt7_rxuserrdy_i                      =  gt7_rxuserrdy_in && gt_rxuserrdy_t;
end
endgenerate 

generate
if (EXAMPLE_USE_CHIPSCOPE == 0) 
begin : no_chipscope
assign  gt0_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt0_gttxreset_i                      =  gt_gttxreset_t;
assign  gt0_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt0_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt0_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt1_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt1_gttxreset_i                      =  gt_gttxreset_t;
assign  gt1_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt1_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt1_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt2_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt2_gttxreset_i                      =  gt_gttxreset_t;
assign  gt2_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt2_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt2_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt3_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt3_gttxreset_i                      =  gt_gttxreset_t;
assign  gt3_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt3_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt3_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt4_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt4_gttxreset_i                      =  gt_gttxreset_t;
assign  gt4_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt4_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt4_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt5_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt5_gttxreset_i                      =  gt_gttxreset_t;
assign  gt5_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt5_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt5_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt6_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt6_gttxreset_i                      =  gt_gttxreset_t;
assign  gt6_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt6_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt6_rxuserrdy_i                      =  gt_rxuserrdy_t;
assign  gt7_cpllreset_i                      =  gt_tx_cpllreset_t || gt_rx_cpllreset_t;
assign  gt7_gttxreset_i                      =  gt_gttxreset_t;
assign  gt7_gtrxreset_i                      =  gt_gtrxreset_t;
assign  gt7_txuserrdy_i                      =  gt_txuserrdy_t;
assign  gt7_rxuserrdy_i                      =  gt_rxuserrdy_t;
end
endgenerate 

jesd204_tx_phy_gt_TX_STARTUP_FSM #
          (
           .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
           .STABLE_CLOCK_PERIOD      (STABLE_CLOCK_PERIOD),           // Period of the stable clock driving this state-machine, unit is [ns]
           .RETRY_COUNTER_BITWIDTH   (8), 
           .TX_QPLL_USED             ("TRUE"),                        // the TX and RX Reset FSMs must 
           .RX_QPLL_USED             ("TRUE"),                        // share these two generic values
           .PHASE_ALIGNMENT_MANUAL   ("FALSE")               // Decision if a manual phase-alignment is necessary or the automatic 
                                                                     // is enough. For single-lane applications the automatic alignment is 
                                                                     // sufficient              
             ) 
gt_txresetfsm_i      
            ( 
        .STABLE_CLOCK                   (sysclk_in),
        .TXSYSCLKSEL                    (gt0_txsysclksel_in),
        .TXUSERCLK                      (gt0_txusrclk_in),
        .SOFT_RESET                     (soft_reset_tx_in),
        .QPLLREFCLKLOST                 (tied_to_ground_i),
        .CPLLREFCLKLOST                 (tied_to_ground_i),
        .QPLLLOCK                       (gt_qplllock_i),
        .CPLLLOCK                       (gt_cplllock_i),
        .TXRESETDONE                    (gt_txresetdone_i),
        .MMCM_LOCK                      (tied_to_vcc_i),
        .GTTXRESET                      (gt_gttxreset_t),
        .MMCM_RESET                     (),
        .QPLL_RESET                     (gt_tx_qpllreset_t),
        .CPLL_RESET                     (gt_tx_cpllreset_t),
        .TX_FSM_RESET_DONE              (gt_tx_fsm_reset_done_out),
        .TXUSERRDY                      (gt_txuserrdy_t),
        .RUN_PHALIGNMENT                (),
        .RESET_PHALIGNMENT              (),
        .PHALIGNMENT_DONE               (tied_to_vcc_i),
        .RETRY_COUNTER                  ()
           );

    assign gt_cplllock_i = tied_to_vcc_i; 
    assign gt_qplllock_i =
 
                                gt0_qplllock_in &
 
                                gt1_qplllock_in ;

    assign gt_txresetdone_i = 
                                gt0_txresetdone_ii &
                                gt1_txresetdone_ii &
                                gt2_txresetdone_ii &
                                gt3_txresetdone_ii &
                                gt4_txresetdone_ii &
                                gt5_txresetdone_ii &
                                gt6_txresetdone_ii &
                                gt7_txresetdone_ii ;

  assign gt0_txresetdone_ii = gt0_txpd_in? 1'b1: gt0_txresetdone_i ;
  assign gt1_txresetdone_ii = gt1_txpd_in? 1'b1: gt1_txresetdone_i ;
  assign gt2_txresetdone_ii = gt2_txpd_in? 1'b1: gt2_txresetdone_i ;
  assign gt3_txresetdone_ii = gt3_txpd_in? 1'b1: gt3_txresetdone_i ;
  assign gt4_txresetdone_ii = gt4_txpd_in? 1'b1: gt4_txresetdone_i ;
  assign gt5_txresetdone_ii = gt5_txpd_in? 1'b1: gt5_txresetdone_i ;
  assign gt6_txresetdone_ii = gt6_txpd_in? 1'b1: gt6_txresetdone_i ;
  assign gt7_txresetdone_ii = gt7_txpd_in? 1'b1: gt7_txresetdone_i ;


 




jesd204_tx_phy_gt_RX_STARTUP_FSM  #
          (
           .EXAMPLE_SIMULATION       (EXAMPLE_SIMULATION),
           .EQ_MODE                  ("LPM"),                   //Rx Equalization Mode - Set to DFE or LPM
           .STABLE_CLOCK_PERIOD      (STABLE_CLOCK_PERIOD),              //Period of the stable clock driving this state-machine, unit is [ns]
           .RETRY_COUNTER_BITWIDTH   (8), 
           .TX_QPLL_USED             ("TRUE"),                           // the TX and RX Reset FSMs must 
           .RX_QPLL_USED             ("TRUE"),                           // share these two generic values
           .PHASE_ALIGNMENT_MANUAL   ("FALSE")                 // Decision if a manual phase-alignment is necessary or the automatic 
                                                                         // is enough. For single-lane applications the automatic alignment is 
                                                                         // sufficient              
             )     
gt_rxresetfsm_i
             ( 
        .STABLE_CLOCK                   (sysclk_in),
        .RXSYSCLKSEL                    (gt0_rxsysclksel_in),
        .TXSYSCLKSEL                    (gt0_txsysclksel_in),
        .RXUSERCLK                      (gt0_rxusrclk_in),
        .SOFT_RESET                     (soft_reset_rx_in),
        .RXPMARESETDONE                 (gt_rxpmaresetdone_i),
        .RXOUTCLK                       (gt0_rxusrclk_in),
        .DONT_RESET_ON_DATA_ERROR       (dont_reset_on_data_error_in),
        .QPLLREFCLKLOST                 (tied_to_ground_i),
        .CPLLREFCLKLOST                 (tied_to_ground_i),
        .QPLLLOCK                       (gt_qplllock_i),
        .CPLLLOCK                       (gt_cplllock_i),
        .RXRESETDONE                    (gt_rxresetdone_i),
        .MMCM_LOCK                      (tied_to_vcc_i),
        .RECCLK_STABLE                  (gt_recclk_stable_i),
        .RECCLK_MONITOR_RESTART         (tied_to_ground_i),
        .DATA_VALID                     (gt_data_valid_i),
        .TXUSERRDY                      (tied_to_vcc_i),
        .GTRXRESET                      (gt_gtrxreset_t),
        .MMCM_RESET                     (),
        .QPLL_RESET                     (gt_rx_qpllreset_t),
        .CPLL_RESET                     (gt_rx_cpllreset_t),
        .RX_FSM_RESET_DONE              (gt_rx_fsm_reset_done_out),
        .RXUSERRDY                      (gt_rxuserrdy_t),
        .RUN_PHALIGNMENT                (),
        .RESET_PHALIGNMENT              (),
        .PHALIGNMENT_DONE               (tied_to_vcc_i),
        .RXDFEAGCHOLD                   (gt_rxdfeagchold_i),
        .RXDFELFHOLD                    (gt_rxdfelfhold_i),
        .RXLPMLFHOLD                    (gt_rxlpmlfhold_i),
        .RXLPMHFHOLD                    (gt_rxlpmhfhold_i),
        .RETRY_COUNTER                  ()
           );

    assign gt_rxpmaresetdone_i = 
                                gt0_rxpmaresetdone_i &
                                gt1_rxpmaresetdone_i &
                                gt2_rxpmaresetdone_i &
                                gt3_rxpmaresetdone_i &
                                gt4_rxpmaresetdone_i &
                                gt5_rxpmaresetdone_i &
                                gt6_rxpmaresetdone_i &
                                gt7_rxpmaresetdone_i ;


    assign gt_rxresetdone_i = 
                                gt0_rxresetdone_ii &
                                gt1_rxresetdone_ii &
                                gt2_rxresetdone_ii &
                                gt3_rxresetdone_ii &
                                gt4_rxresetdone_ii &
                                gt5_rxresetdone_ii &
                                gt6_rxresetdone_ii &
                                gt7_rxresetdone_ii ;

  assign gt0_rxresetdone_ii = gt0_rxpd_in? 1'b1: gt0_rxresetdone_i ;
  assign gt1_rxresetdone_ii = gt1_rxpd_in? 1'b1: gt1_rxresetdone_i ;
  assign gt2_rxresetdone_ii = gt2_rxpd_in? 1'b1: gt2_rxresetdone_i ;
  assign gt3_rxresetdone_ii = gt3_rxpd_in? 1'b1: gt3_rxresetdone_i ;
  assign gt4_rxresetdone_ii = gt4_rxpd_in? 1'b1: gt4_rxresetdone_i ;
  assign gt5_rxresetdone_ii = gt5_rxpd_in? 1'b1: gt5_rxresetdone_i ;
  assign gt6_rxresetdone_ii = gt6_rxpd_in? 1'b1: gt6_rxresetdone_i ;
  assign gt7_rxresetdone_ii = gt7_rxpd_in? 1'b1: gt7_rxresetdone_i ;

    assign gt_recclk_stable_i = 
                                gt0_recclk_stable_i &
                                gt1_recclk_stable_i &
                                gt2_recclk_stable_i &
                                gt3_recclk_stable_i &
                                gt4_recclk_stable_i &
                                gt5_recclk_stable_i &
                                gt6_recclk_stable_i &
                                gt7_recclk_stable_i ;
    assign gt_data_valid_i = 
                                gt0_data_valid_in &
                                gt1_data_valid_in &
                                gt2_data_valid_in &
                                gt3_data_valid_in &
                                gt4_data_valid_in &
                                gt5_data_valid_in &
                                gt6_data_valid_in &
                                gt7_data_valid_in ;


  always @(posedge sysclk_in)
  begin
        if(gt0_gtrxreset_i)
        begin
          gt0_rx_cdrlocked       <= `DLY    1'b0;
          gt0_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt0_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt0_rx_cdrlocked       <= `DLY    1'b1;
          gt0_rx_cdrlock_counter <= `DLY    gt0_rx_cdrlock_counter;
        end
        else
          gt0_rx_cdrlock_counter <= `DLY    gt0_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt1_gtrxreset_i)
        begin
          gt1_rx_cdrlocked       <= `DLY    1'b0;
          gt1_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt1_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt1_rx_cdrlocked       <= `DLY    1'b1;
          gt1_rx_cdrlock_counter <= `DLY    gt1_rx_cdrlock_counter;
        end
        else
          gt1_rx_cdrlock_counter <= `DLY    gt1_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt2_gtrxreset_i)
        begin
          gt2_rx_cdrlocked       <= `DLY    1'b0;
          gt2_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt2_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt2_rx_cdrlocked       <= `DLY    1'b1;
          gt2_rx_cdrlock_counter <= `DLY    gt2_rx_cdrlock_counter;
        end
        else
          gt2_rx_cdrlock_counter <= `DLY    gt2_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt3_gtrxreset_i)
        begin
          gt3_rx_cdrlocked       <= `DLY    1'b0;
          gt3_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt3_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt3_rx_cdrlocked       <= `DLY    1'b1;
          gt3_rx_cdrlock_counter <= `DLY    gt3_rx_cdrlock_counter;
        end
        else
          gt3_rx_cdrlock_counter <= `DLY    gt3_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt4_gtrxreset_i)
        begin
          gt4_rx_cdrlocked       <= `DLY    1'b0;
          gt4_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt4_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt4_rx_cdrlocked       <= `DLY    1'b1;
          gt4_rx_cdrlock_counter <= `DLY    gt4_rx_cdrlock_counter;
        end
        else
          gt4_rx_cdrlock_counter <= `DLY    gt4_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt5_gtrxreset_i)
        begin
          gt5_rx_cdrlocked       <= `DLY    1'b0;
          gt5_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt5_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt5_rx_cdrlocked       <= `DLY    1'b1;
          gt5_rx_cdrlock_counter <= `DLY    gt5_rx_cdrlock_counter;
        end
        else
          gt5_rx_cdrlock_counter <= `DLY    gt5_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt6_gtrxreset_i)
        begin
          gt6_rx_cdrlocked       <= `DLY    1'b0;
          gt6_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt6_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt6_rx_cdrlocked       <= `DLY    1'b1;
          gt6_rx_cdrlock_counter <= `DLY    gt6_rx_cdrlock_counter;
        end
        else
          gt6_rx_cdrlock_counter <= `DLY    gt6_rx_cdrlock_counter + 1;
  end 

  always @(posedge sysclk_in)
  begin
        if(gt7_gtrxreset_i)
        begin
          gt7_rx_cdrlocked       <= `DLY    1'b0;
          gt7_rx_cdrlock_counter <= `DLY    0;      
        end                
        else if (gt7_rx_cdrlock_counter == WAIT_TIME_CDRLOCK) 
        begin
          gt7_rx_cdrlocked       <= `DLY    1'b1;
          gt7_rx_cdrlock_counter <= `DLY    gt7_rx_cdrlock_counter;
        end
        else
          gt7_rx_cdrlock_counter <= `DLY    gt7_rx_cdrlock_counter + 1;
  end 

assign  gt0_recclk_stable_i                  =  gt0_rx_cdrlocked;
assign  gt1_recclk_stable_i                  =  gt1_rx_cdrlocked;
assign  gt2_recclk_stable_i                  =  gt2_rx_cdrlocked;
assign  gt3_recclk_stable_i                  =  gt3_rx_cdrlocked;
assign  gt4_recclk_stable_i                  =  gt4_rx_cdrlocked;
assign  gt5_recclk_stable_i                  =  gt5_rx_cdrlocked;
assign  gt6_recclk_stable_i                  =  gt6_rx_cdrlocked;
assign  gt7_recclk_stable_i                  =  gt7_rx_cdrlocked;







endmodule


