// Seed: 585818526
module module_0 (
    input  wand id_0,
    output tri1 id_1,
    output wand id_2
);
  assign module_2.id_23 = 0;
  assign module_1.id_3 = 0;
  assign id_2 = id_0;
endmodule
module module_1 (
    inout logic id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    output wire id_6,
    input tri void id_7
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  initial id_0 <= 1 - -1;
  logic id_9;
  ;
  parameter id_10 = -1;
endmodule
module module_2 #(
    parameter id_19 = 32'd25,
    parameter id_4  = 32'd41
) (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 _id_4,
    input wand id_5,
    output wand id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri id_13,
    input wire id_14,
    output wand id_15,
    inout wor id_16,
    output tri0 id_17,
    input tri1 id_18,
    output supply0 _id_19,
    input tri1 id_20,
    input wor id_21,
    output wire id_22,
    input wor id_23
);
  assign id_7#(
      .id_1 (1),
      .id_8 (1),
      .id_23(1),
      .id_21(1 | -1),
      .id_1 (-1)
  ) = id_20;
  logic id_25[id_19  .  id_4 : -1];
  assign id_17 = id_11;
  assign id_2  = id_18;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_2
  );
endmodule
