<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1310" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1310{left:485px;bottom:68px;letter-spacing:0.1px;}
#t2_1310{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1310{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1310{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_1310{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_1310{left:359px;bottom:842px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1310{left:69px;bottom:753px;letter-spacing:0.13px;}
#t8_1310{left:69px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_1310{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_1310{left:69px;bottom:695px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tb_1310{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1310{left:69px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_1310{left:69px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_1310{left:69px;bottom:614px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tf_1310{left:69px;bottom:591px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_1310{left:69px;bottom:574px;letter-spacing:-0.35px;}
#th_1310{left:69px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_1310{left:69px;bottom:512px;letter-spacing:0.13px;}
#tj_1310{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tk_1310{left:69px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tl_1310{left:69px;bottom:451px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tm_1310{left:69px;bottom:432px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_1310{left:90px;bottom:414px;letter-spacing:-0.12px;}
#to_1310{left:90px;bottom:396px;letter-spacing:-0.11px;}
#tp_1310{left:69px;bottom:377px;letter-spacing:-0.16px;}
#tq_1310{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tr_1310{left:69px;bottom:322px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ts_1310{left:69px;bottom:304px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tt_1310{left:69px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tu_1310{left:69px;bottom:267px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tv_1310{left:69px;bottom:249px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_1310{left:90px;bottom:231px;letter-spacing:-0.12px;}
#tx_1310{left:90px;bottom:212px;letter-spacing:-0.11px;}
#ty_1310{left:69px;bottom:194px;letter-spacing:-0.16px;}
#tz_1310{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t10_1310{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t11_1310{left:344px;bottom:1065px;letter-spacing:-0.11px;}
#t12_1310{left:344px;bottom:1050px;letter-spacing:-0.09px;}
#t13_1310{left:382px;bottom:1065px;letter-spacing:-0.11px;}
#t14_1310{left:382px;bottom:1050px;letter-spacing:-0.15px;}
#t15_1310{left:455px;bottom:1065px;letter-spacing:-0.12px;}
#t16_1310{left:455px;bottom:1050px;letter-spacing:-0.12px;}
#t17_1310{left:455px;bottom:1034px;letter-spacing:-0.12px;}
#t18_1310{left:527px;bottom:1065px;letter-spacing:-0.12px;}
#t19_1310{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1310{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1b_1310{left:344px;bottom:1011px;letter-spacing:-0.12px;}
#t1c_1310{left:382px;bottom:1011px;letter-spacing:-0.13px;}
#t1d_1310{left:455px;bottom:1011px;letter-spacing:-0.16px;}
#t1e_1310{left:527px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t1f_1310{left:527px;bottom:995px;letter-spacing:-0.1px;}
#t1g_1310{left:74px;bottom:967px;letter-spacing:-0.13px;}
#t1h_1310{left:74px;bottom:946px;letter-spacing:-0.15px;}
#t1i_1310{left:344px;bottom:967px;letter-spacing:-0.12px;}
#t1j_1310{left:382px;bottom:967px;letter-spacing:-0.15px;}
#t1k_1310{left:455px;bottom:967px;letter-spacing:-0.18px;}
#t1l_1310{left:527px;bottom:967px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_1310{left:527px;bottom:950px;letter-spacing:-0.11px;}
#t1n_1310{left:74px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1310{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_1310{left:344px;bottom:923px;letter-spacing:-0.12px;}
#t1q_1310{left:382px;bottom:923px;letter-spacing:-0.15px;}
#t1r_1310{left:455px;bottom:923px;letter-spacing:-0.18px;}
#t1s_1310{left:527px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1t_1310{left:527px;bottom:906px;letter-spacing:-0.11px;}
#t1u_1310{left:90px;bottom:820px;letter-spacing:-0.15px;}
#t1v_1310{left:204px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1w_1310{left:380px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1x_1310{left:554px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1y_1310{left:729px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1z_1310{left:99px;bottom:796px;letter-spacing:-0.12px;}
#t20_1310{left:193px;bottom:796px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_1310{left:371px;bottom:796px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_1310{left:575px;bottom:796px;letter-spacing:-0.12px;}
#t23_1310{left:750px;bottom:796px;letter-spacing:-0.15px;}

.s1_1310{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1310{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1310{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1310{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1310{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1310{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1310{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1310" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1310Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1310" style="-webkit-user-select: none;"><object width="935" height="1210" data="1310/1310.svg" type="image/svg+xml" id="pdf1310" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1310" class="t s1_1310">MOVMSKPD—Extract Packed Double Precision Floating-Point Sign Mask </span>
<span id="t2_1310" class="t s2_1310">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1310" class="t s1_1310">4-90 </span><span id="t4_1310" class="t s1_1310">Vol. 2B </span>
<span id="t5_1310" class="t s3_1310">MOVMSKPD—Extract Packed Double Precision Floating-Point Sign Mask </span>
<span id="t6_1310" class="t s4_1310">Instruction Operand Encoding </span>
<span id="t7_1310" class="t s4_1310">Description </span>
<span id="t8_1310" class="t s5_1310">Extracts the sign bits from the packed double precision floating-point values in the source operand (second </span>
<span id="t9_1310" class="t s5_1310">operand), formats them into a 2-bit mask, and stores the mask in the destination operand (first operand). The </span>
<span id="ta_1310" class="t s5_1310">source operand is an XMM register, and the destination operand is a general-purpose register. The mask is stored </span>
<span id="tb_1310" class="t s5_1310">in the 2 low-order bits of the destination operand. Zero-extend the upper bits of the destination. </span>
<span id="tc_1310" class="t s5_1310">In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R </span>
<span id="td_1310" class="t s5_1310">prefix. The default operand size is 64-bit in 64-bit mode. </span>
<span id="te_1310" class="t s5_1310">128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register. </span>
<span id="tf_1310" class="t s5_1310">VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose </span>
<span id="tg_1310" class="t s5_1310">register. </span>
<span id="th_1310" class="t s5_1310">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="ti_1310" class="t s4_1310">Operation </span>
<span id="tj_1310" class="t s6_1310">(V)MOVMSKPD (128-bit Versions) </span>
<span id="tk_1310" class="t s7_1310">DEST[0] := SRC[63] </span>
<span id="tl_1310" class="t s7_1310">DEST[1] := SRC[127] </span>
<span id="tm_1310" class="t s7_1310">IF DEST = r32 </span>
<span id="tn_1310" class="t s7_1310">THEN DEST[31:2] := 0; </span>
<span id="to_1310" class="t s7_1310">ELSE DEST[63:2] := 0; </span>
<span id="tp_1310" class="t s7_1310">FI </span>
<span id="tq_1310" class="t s6_1310">VMOVMSKPD (VEX.256 Encoded Version) </span>
<span id="tr_1310" class="t s7_1310">DEST[0] := SRC[63] </span>
<span id="ts_1310" class="t s7_1310">DEST[1] := SRC[127] </span>
<span id="tt_1310" class="t s7_1310">DEST[2] := SRC[191] </span>
<span id="tu_1310" class="t s7_1310">DEST[3] := SRC[255] </span>
<span id="tv_1310" class="t s7_1310">IF DEST = r32 </span>
<span id="tw_1310" class="t s7_1310">THEN DEST[31:4] := 0; </span>
<span id="tx_1310" class="t s7_1310">ELSE DEST[63:4] := 0; </span>
<span id="ty_1310" class="t s7_1310">FI </span>
<span id="tz_1310" class="t s6_1310">Opcode/ </span>
<span id="t10_1310" class="t s6_1310">Instruction </span>
<span id="t11_1310" class="t s6_1310">Op/ </span>
<span id="t12_1310" class="t s6_1310">En </span>
<span id="t13_1310" class="t s6_1310">64/32-bit </span>
<span id="t14_1310" class="t s6_1310">Mode </span>
<span id="t15_1310" class="t s6_1310">CPUID </span>
<span id="t16_1310" class="t s6_1310">Feature </span>
<span id="t17_1310" class="t s6_1310">Flag </span>
<span id="t18_1310" class="t s6_1310">Description </span>
<span id="t19_1310" class="t s7_1310">66 0F 50 /r </span>
<span id="t1a_1310" class="t s7_1310">MOVMSKPD reg, xmm </span>
<span id="t1b_1310" class="t s7_1310">RM </span><span id="t1c_1310" class="t s7_1310">V/V </span><span id="t1d_1310" class="t s7_1310">SSE2 </span><span id="t1e_1310" class="t s7_1310">Extract 2-bit sign mask from xmm and store in reg. The </span>
<span id="t1f_1310" class="t s7_1310">upper bits of r32 or r64 are filled with zeros. </span>
<span id="t1g_1310" class="t s7_1310">VEX.128.66.0F.WIG 50 /r </span>
<span id="t1h_1310" class="t s7_1310">VMOVMSKPD reg, xmm2 </span>
<span id="t1i_1310" class="t s7_1310">RM </span><span id="t1j_1310" class="t s7_1310">V/V </span><span id="t1k_1310" class="t s7_1310">AVX </span><span id="t1l_1310" class="t s7_1310">Extract 2-bit sign mask from xmm2 and store in reg. </span>
<span id="t1m_1310" class="t s7_1310">The upper bits of r32 or r64 are zeroed. </span>
<span id="t1n_1310" class="t s7_1310">VEX.256.66.0F.WIG 50 /r </span>
<span id="t1o_1310" class="t s7_1310">VMOVMSKPD reg, ymm2 </span>
<span id="t1p_1310" class="t s7_1310">RM </span><span id="t1q_1310" class="t s7_1310">V/V </span><span id="t1r_1310" class="t s7_1310">AVX </span><span id="t1s_1310" class="t s7_1310">Extract 4-bit sign mask from ymm2 and store in reg. </span>
<span id="t1t_1310" class="t s7_1310">The upper bits of r32 or r64 are zeroed. </span>
<span id="t1u_1310" class="t s6_1310">Op/En </span><span id="t1v_1310" class="t s6_1310">Operand 1 </span><span id="t1w_1310" class="t s6_1310">Operand 2 </span><span id="t1x_1310" class="t s6_1310">Operand 3 </span><span id="t1y_1310" class="t s6_1310">Operand 4 </span>
<span id="t1z_1310" class="t s7_1310">RM </span><span id="t20_1310" class="t s7_1310">ModRM:reg (w) </span><span id="t21_1310" class="t s7_1310">ModRM:r/m (r) </span><span id="t22_1310" class="t s7_1310">N/A </span><span id="t23_1310" class="t s7_1310">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
