

================================================================
== Vitis HLS Report for 'compute_matmul'
================================================================
* Date:           Tue Sep 30 23:58:53 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.274 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   590601|   590601|  2.362 ms|  2.362 ms|  590601|  590601|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                       |                                             |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                        Instance                       |                    Module                   |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30      |compute_matmul_Pipeline_VITIS_LOOP_43_1      |      770|      770|  3.080 us|  3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_matmul_Pipeline_execute_dot_product_fu_44  |compute_matmul_Pipeline_execute_dot_product  |   589828|   589828|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|      166|      343|     -|
|Memory               |        0|      -|      128|      524|     0|
|Multiplexer          |        -|      -|        0|       45|     -|
|Register             |        -|      -|        8|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      302|      914|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30      |compute_matmul_Pipeline_VITIS_LOOP_43_1      |        0|   0|   23|   53|    0|
    |grp_compute_matmul_Pipeline_execute_dot_product_fu_44  |compute_matmul_Pipeline_execute_dot_product  |        0|   1|  143|  290|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                             |        0|   1|  166|  343|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U    |compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb  |        0|  32|  131|    0|   192|   32|     1|         6144|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U  |compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb  |        0|  32|  131|    0|   192|   32|     1|         6144|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U  |compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb  |        0|  32|  131|    0|   192|   32|     1|         6144|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U  |compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb  |        0|  32|  131|    0|   192|   32|     1|         6144|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |        0| 128|  524|    0|   768|  128|     4|        24576|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                       | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                         |   3|          5|    1|          5|
    |ap_done                                                                           |   1|          2|    1|          2|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0  |   8|          3|    8|         24|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0       |   1|          3|    1|          3|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0       |   1|          2|    1|          2|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0  |   8|          3|    8|         24|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0       |   1|          3|    1|          3|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0       |   1|          2|    1|          2|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0  |   8|          3|    8|         24|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0       |   1|          3|    1|          3|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0       |   1|          2|    1|          2|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0    |   8|          3|    8|         24|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0         |   1|          3|    1|          3|
    |compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0         |   1|          2|    1|          2|
    |real_start                                                                        |   1|          2|    1|          2|
    +----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                             |  45|         41|   43|        125|
    +----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                           |  4|   0|    4|          0|
    |ap_done_reg                                                         |  1|   0|    1|          0|
    |grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg      |  1|   0|    1|          0|
    |grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                      |  1|   0|    1|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               |  8|   0|    8|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  compute_matmul|  return value|
|vector_stream_dout            |   in|   32|     ap_fifo|   vector_stream|       pointer|
|vector_stream_empty_n         |   in|    1|     ap_fifo|   vector_stream|       pointer|
|vector_stream_read            |  out|    1|     ap_fifo|   vector_stream|       pointer|
|vector_stream_num_data_valid  |   in|    7|     ap_fifo|   vector_stream|       pointer|
|vector_stream_fifo_cap        |   in|    7|     ap_fifo|   vector_stream|       pointer|
|matrix_stream_dout            |   in|   32|     ap_fifo|   matrix_stream|       pointer|
|matrix_stream_empty_n         |   in|    1|     ap_fifo|   matrix_stream|       pointer|
|matrix_stream_read            |  out|    1|     ap_fifo|   matrix_stream|       pointer|
|matrix_stream_num_data_valid  |   in|    7|     ap_fifo|   matrix_stream|       pointer|
|matrix_stream_fifo_cap        |   in|    7|     ap_fifo|   matrix_stream|       pointer|
|result_stream_din             |  out|   32|     ap_fifo|   result_stream|       pointer|
|result_stream_full_n          |   in|    1|     ap_fifo|   result_stream|       pointer|
|result_stream_write           |  out|    1|     ap_fifo|   result_stream|       pointer|
|result_stream_num_data_valid  |   in|   32|     ap_fifo|   result_stream|       pointer|
|result_stream_fifo_cap        |   in|   32|     ap_fifo|   result_stream|       pointer|
+------------------------------+-----+-----+------------+----------------+--------------+

