$date
	Thu May  2 14:40:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module crc12_tb $end
$var wire 12 ! out [11:0] $end
$var reg 32 " in [31:0] $end
$scope module uut $end
$var wire 32 # in [31:0] $end
$var wire 12 $ out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1100111101 !
b1100111101 $
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
#20000
b0 !
b0 $
b0 "
b0 #
#30000
b100111010001 !
b100111010001 $
b10101010101010100101010101010101 "
b10101010101010100101010101010101 #
#40000
b1000011001 !
b1000011001 $
b10010001101000101011001111000 "
b10010001101000101011001111000 #
#50000
b110011101001 !
b110011101001 $
b10001001101010111100110111101111 "
b10001001101010111100110111101111 #
#60000
b10000000 !
b10000000 $
b11111110110111001011101010011000 "
b11111110110111001011101010011000 #
#110000
