// Copyright (c) Microsoft Corporation. All rights reserved.
// Licensed under the MIT License.
//
// Module Name:
//
//   imx7DualDefs.inc
//
// Abstract:
//
//  This module contains iMX7Dual definitions
//
// Environment:
//
//  Kernel mode only
//

IMX_NONPAGED_SEGMENT_BEGIN; //====================================================

namespace {

    // i.MX7 SOC specific pin data
    // Default values are updated to values found in HW at IMX_GPIO::PrepareController
    //
    // IMX7 Dual
    const IMX_PIN_DATA Imx7DGpioPinDataSparseMap[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Ctl Reg Offset | Default Value | Mux Reg Offset | Mux Default
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 0), 0x30, 0x00000074, 0x0, 0x00 }, // GPIO1_IO00 GPIO1_IO00
        { IMX_MAKE_PIN_1(1, 1), 0x34, 0x00000014, 0x4, 0x00 }, // GPIO1_IO01 GPIO1_IO01
        { IMX_MAKE_PIN_1(1, 2), 0x38, 0x00000014, 0x8, 0x00 }, // GPIO1_IO02 GPIO1_IO02
        { IMX_MAKE_PIN_1(1, 3), 0x3C, 0x00000014, 0xC, 0x00 }, // GPIO1_IO03 GPIO1_IO03
        { IMX_MAKE_PIN_1(1, 4), 0x40, 0x00000014, 0x10, 0x00 }, // GPIO1_IO04 GPIO1_IO04
        { IMX_MAKE_PIN_1(1, 5), 0x44, 0x00000014, 0x14, 0x00 }, // GPIO1_IO05 GPIO1_IO05
        { IMX_MAKE_PIN_1(1, 6), 0x48, 0x00000014, 0x18, 0x00 }, // GPIO1_IO06 GPIO1_IO06
        { IMX_MAKE_PIN_1(1, 7), 0x4C, 0x00000014, 0x1C, 0x00 }, // GPIO1_IO07 GPIO1_IO07
        { IMX_MAKE_PIN_1(1, 8), 0x26C, 0x00000014, 0x14, 0x00 }, // GPIO1_IO08 GPIO1_IO08
        { IMX_MAKE_PIN_1(1, 9), 0x270, 0x00000014, 0x18, 0x00 }, // GPIO1_IO09 GPIO1_IO09
        { IMX_MAKE_PIN_1(1, 10), 0x274, 0x00000014, 0x1C, 0x00 }, // GPIO1_IO10 GPIO1_IO10
        { IMX_MAKE_PIN_1(1, 11), 0x278, 0x00000014, 0x20, 0x00 }, // GPIO1_IO11 GPIO1_IO11
        { IMX_MAKE_PIN_1(1, 12), 0x27C, 0x00000014, 0x24, 0x00 }, // GPIO1_IO12 GPIO1_IO12
        { IMX_MAKE_PIN_1(1, 13), 0x280, 0x00000014, 0x28, 0x00 }, // GPIO1_IO13 GPIO1_IO13
        { IMX_MAKE_PIN_1(1, 14), 0x284, 0x00000014, 0x2C, 0x00 }, // GPIO1_IO14 GPIO1_IO14
        { IMX_MAKE_PIN_1(1, 15), 0x288, 0x00000014, 0x30, 0x00 }, // GPIO1_IO15 GPIO1_IO15
        { IMX_MAKE_PIN_1(2, 0), 0x2A4, 0x00000014, 0x34, 0x05 }, // GPIO2_IO00 EPDC_DATA00
        { IMX_MAKE_PIN_1(2, 1), 0x2A8, 0x00000014, 0x38, 0x05 }, // GPIO2_IO01 EPDC_DATA01
        { IMX_MAKE_PIN_1(2, 2), 0x2AC, 0x00000014, 0x3C, 0x05 }, // GPIO2_IO02 EPDC_DATA02
        { IMX_MAKE_PIN_1(2, 3), 0x2B0, 0x00000014, 0x40, 0x05 }, // GPIO2_IO03 EPDC_DATA03
        { IMX_MAKE_PIN_1(2, 4), 0x2B4, 0x00000014, 0x44, 0x05 }, // GPIO2_IO04 EPDC_DATA04
        { IMX_MAKE_PIN_1(2, 5), 0x2B8, 0x00000014, 0x48, 0x05 }, // GPIO2_IO05 EPDC_DATA05
        { IMX_MAKE_PIN_1(2, 6), 0x2BC, 0x00000014, 0x4C, 0x05 }, // GPIO2_IO06 EPDC_DATA06
        { IMX_MAKE_PIN_1(2, 7), 0x2C0, 0x00000014, 0x50, 0x05 }, // GPIO2_IO07 EPDC_DATA07
        { IMX_MAKE_PIN_1(2, 8), 0x2C4, 0x00000014, 0x54, 0x05 }, // GPIO2_IO08 EPDC_DATA08
        { IMX_MAKE_PIN_1(2, 9), 0x2C8, 0x00000014, 0x58, 0x05 }, // GPIO2_IO09 EPDC_DATA09
        { IMX_MAKE_PIN_1(2, 10), 0x2CC, 0x00000014, 0x5C, 0x05 }, // GPIO2_IO10 EPDC_DATA10
        { IMX_MAKE_PIN_1(2, 11), 0x2D0, 0x00000014, 0x60, 0x05 }, // GPIO2_IO11 EPDC_DATA11
        { IMX_MAKE_PIN_1(2, 12), 0x2D4, 0x00000014, 0x64, 0x05 }, // GPIO2_IO12 EPDC_DATA12
        { IMX_MAKE_PIN_1(2, 13), 0x2D8, 0x00000014, 0x68, 0x05 }, // GPIO2_IO13 EPDC_DATA13
        { IMX_MAKE_PIN_1(2, 14), 0x2DC, 0x00000014, 0x6C, 0x05 }, // GPIO2_IO14 EPDC_DATA14
        { IMX_MAKE_PIN_1(2, 15), 0x2E0, 0x00000014, 0x70, 0x05 }, // GPIO2_IO15 EPDC_DATA15
        { IMX_MAKE_PIN_1(2, 16), 0x2E4, 0x00000014, 0x74, 0x05 }, // GPIO2_IO16 EPDC_SDCLK
        { IMX_MAKE_PIN_1(2, 17), 0x2E8, 0x00000014, 0x78, 0x05 }, // GPIO2_IO17 EPDC_SDLE
        { IMX_MAKE_PIN_1(2, 18), 0x2EC, 0x00000014, 0x7C, 0x05 }, // GPIO2_IO18 EPDC_SDOE
        { IMX_MAKE_PIN_1(2, 19), 0x2F0, 0x00000014, 0x80, 0x05 }, // GPIO2_IO19 EPDC_SDSHR
        { IMX_MAKE_PIN_1(2, 20), 0x2F4, 0x00000014, 0x84, 0x05 }, // GPIO2_IO20 EPDC_SDCE0
        { IMX_MAKE_PIN_1(2, 21), 0x2F8, 0x00000014, 0x88, 0x05 }, // GPIO2_IO21 EPDC_SDCE1
        { IMX_MAKE_PIN_1(2, 22), 0x2FC, 0x00000014, 0x8C, 0x05 }, // GPIO2_IO22 EPDC_SDCE2
        { IMX_MAKE_PIN_1(2, 23), 0x300, 0x00000014, 0x90, 0x05 }, // GPIO2_IO23 EPDC_SDCE3
        { IMX_MAKE_PIN_1(2, 24), 0x304, 0x00000014, 0x94, 0x05 }, // GPIO2_IO24 EPDC_GDCLK
        { IMX_MAKE_PIN_1(2, 25), 0x308, 0x00000014, 0x98, 0x05 }, // GPIO2_IO25 EPDC_GDOE
        { IMX_MAKE_PIN_1(2, 26), 0x30C, 0x00000014, 0x9C, 0x05 }, // GPIO2_IO26 EPDC_GDRL
        { IMX_MAKE_PIN_1(2, 27), 0x310, 0x00000014, 0xA0, 0x05 }, // GPIO2_IO27 EPDC_GDSP
        { IMX_MAKE_PIN_1(2, 28), 0x314, 0x00000014, 0xA4, 0x05 }, // GPIO2_IO28 EPDC_BDR0
        { IMX_MAKE_PIN_1(2, 29), 0x318, 0x00000014, 0xA8, 0x05 }, // GPIO2_IO29 EPDC_BDR1
        { IMX_MAKE_PIN_1(2, 30), 0x31C, 0x00000014, 0xAC, 0x05 }, // GPIO2_IO30 EPDC_PWR_COM
        { IMX_MAKE_PIN_1(2, 31), 0x320, 0x00000014, 0xB0, 0x05 }, // GPIO2_IO31 EPDC_PWR_STAT
        { IMX_MAKE_PIN_1(3, 0), 0x324, 0x00000014, 0xB4, 0x05 }, // GPIO3_IO00 LCD_CLK
        { IMX_MAKE_PIN_1(3, 1), 0x328, 0x00000014, 0xB8, 0x05 }, // GPIO3_IO01 LCD_ENABLE
        { IMX_MAKE_PIN_1(3, 2), 0x32C, 0x00000014, 0xBC, 0x05 }, // GPIO3_IO02 LCD_HSYNC
        { IMX_MAKE_PIN_1(3, 3), 0x330, 0x00000014, 0xC0, 0x05 }, // GPIO3_IO03 LCD_VSYNC
        { IMX_MAKE_PIN_1(3, 4), 0x334, 0x00000014, 0xC4, 0x05 }, // GPIO3_IO04 LCD_RESET
        { IMX_MAKE_PIN_1(3, 5), 0x338, 0x00000014, 0xC8, 0x05 }, // GPIO3_IO05 LCD_DATA00
        { IMX_MAKE_PIN_1(3, 6), 0x33C, 0x00000014, 0xCC, 0x05 }, // GPIO3_IO06 LCD_DATA01
        { IMX_MAKE_PIN_1(3, 7), 0x340, 0x00000014, 0xD0, 0x05 }, // GPIO3_IO07 LCD_DATA02
        { IMX_MAKE_PIN_1(3, 8), 0x344, 0x00000014, 0xD4, 0x05 }, // GPIO3_IO08 LCD_DATA03
        { IMX_MAKE_PIN_1(3, 9), 0x348, 0x00000014, 0xD8, 0x05 }, // GPIO3_IO09 LCD_DATA04
        { IMX_MAKE_PIN_1(3, 10), 0x34C, 0x00000014, 0xDC, 0x05 }, // GPIO3_IO10 LCD_DATA05
        { IMX_MAKE_PIN_1(3, 11), 0x350, 0x00000014, 0xE0, 0x05 }, // GPIO3_IO11 LCD_DATA06
        { IMX_MAKE_PIN_1(3, 12), 0x354, 0x00000014, 0xE4, 0x05 }, // GPIO3_IO12 LCD_DATA07
        { IMX_MAKE_PIN_1(3, 13), 0x358, 0x00000014, 0xE8, 0x05 }, // GPIO3_IO13 LCD_DATA08
        { IMX_MAKE_PIN_1(3, 14), 0x35C, 0x00000014, 0xEC, 0x05 }, // GPIO3_IO14 LCD_DATA09
        { IMX_MAKE_PIN_1(3, 15), 0x360, 0x00000014, 0xF0, 0x05 }, // GPIO3_IO15 LCD_DATA10
        { IMX_MAKE_PIN_1(3, 16), 0x364, 0x00000014, 0xF4, 0x05 }, // GPIO3_IO16 LCD_DATA11
        { IMX_MAKE_PIN_1(3, 17), 0x368, 0x00000014, 0xF8, 0x05 }, // GPIO3_IO17 LCD_DATA12
        { IMX_MAKE_PIN_1(3, 18), 0x36C, 0x00000014, 0xFC, 0x05 }, // GPIO3_IO18 LCD_DATA13
        { IMX_MAKE_PIN_1(3, 19), 0x370, 0x00000014, 0x100, 0x05 }, // GPIO3_IO19 LCD_DATA14
        { IMX_MAKE_PIN_1(3, 20), 0x374, 0x00000014, 0x104, 0x05 }, // GPIO3_IO20 LCD_DATA15
        { IMX_MAKE_PIN_1(3, 21), 0x378, 0x00000014, 0x108, 0x05 }, // GPIO3_IO21 LCD_DATA16
        { IMX_MAKE_PIN_1(3, 22), 0x37C, 0x00000014, 0x10C, 0x05 }, // GPIO3_IO22 LCD_DATA17
        { IMX_MAKE_PIN_1(3, 23), 0x380, 0x00000014, 0x110, 0x05 }, // GPIO3_IO23 LCD_DATA18
        { IMX_MAKE_PIN_1(3, 24), 0x384, 0x00000014, 0x114, 0x05 }, // GPIO3_IO24 LCD_DATA19
        { IMX_MAKE_PIN_1(3, 25), 0x388, 0x00000014, 0x118, 0x05 }, // GPIO3_IO25 LCD_DATA20
        { IMX_MAKE_PIN_1(3, 26), 0x38C, 0x00000014, 0x11C, 0x05 }, // GPIO3_IO26 LCD_DATA21
        { IMX_MAKE_PIN_1(3, 27), 0x390, 0x00000014, 0x120, 0x05 }, // GPIO3_IO27 LCD_DATA22
        { IMX_MAKE_PIN_1(3, 28), 0x394, 0x00000014, 0x124, 0x05 }, // GPIO3_IO28 LCD_DATA23
        { IMX_MAKE_PIN_1(4, 0), 0x398, 0x00000014, 0x128, 0x05 }, // GPIO4_IO00 UART1_RX_DATA
        { IMX_MAKE_PIN_1(4, 1), 0x39C, 0x00000014, 0x12C, 0x05 }, // GPIO4_IO01 UART1_TX_DATA
        { IMX_MAKE_PIN_1(4, 2), 0x3A0, 0x00000014, 0x130, 0x05 }, // GPIO4_IO02 UART2_RX_DATA
        { IMX_MAKE_PIN_1(4, 3), 0x3A4, 0x00000014, 0x134, 0x05 }, // GPIO4_IO03 UART2_TX_DATA
        { IMX_MAKE_PIN_1(4, 4), 0x3A8, 0x00000014, 0x138, 0x05 }, // GPIO4_IO04 UART3_RX_DATA
        { IMX_MAKE_PIN_1(4, 5), 0x3AC, 0x00000014, 0x13C, 0x05 }, // GPIO4_IO05 UART3_TX_DATA
        { IMX_MAKE_PIN_1(4, 6), 0x3B0, 0x00000014, 0x140, 0x05 }, // GPIO4_IO06 UART3_RTS_B
        { IMX_MAKE_PIN_1(4, 7), 0x3B4, 0x00000014, 0x144, 0x05 }, // GPIO4_IO07 UART3_CTS_B
        { IMX_MAKE_PIN_1(4, 8), 0x3B8, 0x00000014, 0x148, 0x05 }, // GPIO4_IO08 I2C1_SCL
        { IMX_MAKE_PIN_1(4, 9), 0x3BC, 0x00000014, 0x14C, 0x05 }, // GPIO4_IO09 I2C1_SDA
        { IMX_MAKE_PIN_1(4, 10), 0x3C0, 0x00000014, 0x150, 0x05 }, // GPIO4_IO10 I2C2_SCL
        { IMX_MAKE_PIN_1(4, 11), 0x3C4, 0x00000014, 0x154, 0x05 }, // GPIO4_IO11 I2C2_SDA
        { IMX_MAKE_PIN_1(4, 12), 0x3C8, 0x00000014, 0x158, 0x05 }, // GPIO4_IO12 I2C3_SCL
        { IMX_MAKE_PIN_1(4, 13), 0x3CC, 0x00000014, 0x15C, 0x05 }, // GPIO4_IO13 I2C3_SDA
        { IMX_MAKE_PIN_1(4, 14), 0x3D0, 0x00000014, 0x160, 0x05 }, // GPIO4_IO14 I2C4_SCL
        { IMX_MAKE_PIN_1(4, 15), 0x3D4, 0x00000014, 0x164, 0x05 }, // GPIO4_IO15 I2C4_SDA
        { IMX_MAKE_PIN_1(4, 16), 0x3D8, 0x00000014, 0x168, 0x05 }, // GPIO4_IO16 ECSPI1_SCLK
        { IMX_MAKE_PIN_1(4, 17), 0x3DC, 0x00000014, 0x16C, 0x05 }, // GPIO4_IO17 ECSPI1_MOSI
        { IMX_MAKE_PIN_1(4, 18), 0x3E0, 0x00000014, 0x170, 0x05 }, // GPIO4_IO18 ECSPI1_MISO
        { IMX_MAKE_PIN_1(4, 19), 0x3E4, 0x00000014, 0x174, 0x05 }, // GPIO4_IO19 ECSPI1_SS0
        { IMX_MAKE_PIN_1(4, 20), 0x3E8, 0x00000014, 0x178, 0x05 }, // GPIO4_IO20 ECSPI2_SCLK
        { IMX_MAKE_PIN_1(4, 21), 0x3EC, 0x00000014, 0x17C, 0x05 }, // GPIO4_IO21 ECSPI2_MOSI
        { IMX_MAKE_PIN_1(4, 22), 0x3F0, 0x00000014, 0x180, 0x05 }, // GPIO4_IO22 ECSPI2_MISO
        { IMX_MAKE_PIN_1(4, 23), 0x3F4, 0x00000014, 0x184, 0x05 }, // GPIO4_IO23 ECSPI2_SS0
        { IMX_MAKE_PIN_1(5, 0), 0x3F8, 0x00000014, 0x188, 0x05 }, // GPIO5_IO00 SD1_CD_B
        { IMX_MAKE_PIN_1(5, 1), 0x3FC, 0x00000014, 0x18C, 0x05 }, // GPIO5_IO01 SD1_WP
        { IMX_MAKE_PIN_1(5, 2), 0x400, 0x00000014, 0x190, 0x05 }, // GPIO5_IO02 SD1_RESET_B
        { IMX_MAKE_PIN_1(5, 3), 0x404, 0x00000014, 0x194, 0x05 }, // GPIO5_IO03 SD1_CLK
        { IMX_MAKE_PIN_1(5, 4), 0x408, 0x00000014, 0x198, 0x05 }, // GPIO5_IO04 SD1_CMD
        { IMX_MAKE_PIN_1(5, 5), 0x40C, 0x00000014, 0x19C, 0x05 }, // GPIO5_IO05 SD1_DATA0
        { IMX_MAKE_PIN_1(5, 6), 0x410, 0x00000014, 0x1A0, 0x05 }, // GPIO5_IO06 SD1_DATA1
        { IMX_MAKE_PIN_1(5, 7), 0x414, 0x00000014, 0x1A4, 0x05 }, // GPIO5_IO07 SD1_DATA2
        { IMX_MAKE_PIN_1(5, 8), 0x418, 0x00000014, 0x1A8, 0x05 }, // GPIO5_IO08 SD1_DATA3
        { IMX_MAKE_PIN_1(5, 9), 0x41C, 0x00000014, 0x1AC, 0x05 }, // GPIO5_IO09 SD2_CD_B
        { IMX_MAKE_PIN_1(5, 10), 0x420, 0x00000014, 0x1B0, 0x05 }, // GPIO5_IO10 SD2_WP
        { IMX_MAKE_PIN_1(5, 11), 0x424, 0x00000014, 0x1B4, 0x05 }, // GPIO5_IO11 SD2_RESET_B
        { IMX_MAKE_PIN_1(5, 12), 0x428, 0x00000014, 0x1B8, 0x05 }, // GPIO5_IO12 SD2_CLK
        { IMX_MAKE_PIN_1(5, 13), 0x42C, 0x00000014, 0x1BC, 0x05 }, // GPIO5_IO13 SD2_CMD
        { IMX_MAKE_PIN_1(5, 14), 0x430, 0x00000014, 0x1C0, 0x05 }, // GPIO5_IO14 SD2_DATA0
        { IMX_MAKE_PIN_1(5, 15), 0x434, 0x00000014, 0x1C4, 0x05 }, // GPIO5_IO15 SD2_DATA1
        { IMX_MAKE_PIN_1(5, 16), 0x438, 0x00000014, 0x1C8, 0x05 }, // GPIO5_IO16 SD2_DATA2
        { IMX_MAKE_PIN_1(5, 17), 0x43C, 0x00000014, 0x1CC, 0x05 }, // GPIO5_IO17 SD2_DATA3
        { IMX_MAKE_PIN_1(6, 0), 0x440, 0x00000014, 0x1D0, 0x05 }, // GPIO6_IO00 SD3_CLK
        { IMX_MAKE_PIN_1(6, 1), 0x444, 0x00000014, 0x1D4, 0x05 }, // GPIO6_IO01 SD3_CMD
        { IMX_MAKE_PIN_1(6, 2), 0x448, 0x00000014, 0x1D8, 0x05 }, // GPIO6_IO02 SD3_DATA0
        { IMX_MAKE_PIN_1(6, 3), 0x44C, 0x00000014, 0x1DC, 0x05 }, // GPIO6_IO03 SD3_DATA1
        { IMX_MAKE_PIN_1(6, 4), 0x450, 0x00000014, 0x1E0, 0x05 }, // GPIO6_IO04 SD3_DATA2
        { IMX_MAKE_PIN_1(6, 5), 0x454, 0x00000014, 0x1E4, 0x05 }, // GPIO6_IO05 SD3_DATA3
        { IMX_MAKE_PIN_1(6, 6), 0x458, 0x00000014, 0x1E8, 0x05 }, // GPIO6_IO06 SD3_DATA4
        { IMX_MAKE_PIN_1(6, 7), 0x45C, 0x00000014, 0x1EC, 0x05 }, // GPIO6_IO07 SD3_DATA5
        { IMX_MAKE_PIN_1(6, 8), 0x460, 0x00000014, 0x1F0, 0x05 }, // GPIO6_IO08 SD3_DATA6
        { IMX_MAKE_PIN_1(6, 9), 0x464, 0x00000014, 0x1F4, 0x05 }, // GPIO6_IO09 SD3_DATA7
        { IMX_MAKE_PIN_1(6, 10), 0x468, 0x00000014, 0x1F8, 0x05 }, // GPIO6_IO10 SD3_STROBE
        { IMX_MAKE_PIN_1(6, 11), 0x46C, 0x00000014, 0x1FC, 0x05 }, // GPIO6_IO11 SD3_RESET_B
        { IMX_MAKE_PIN_1(6, 12), 0x470, 0x00000014, 0x200, 0x05 }, // GPIO6_IO12 SAI1_RX_DATA
        { IMX_MAKE_PIN_1(6, 13), 0x474, 0x00000014, 0x204, 0x05 }, // GPIO6_IO13 SAI1_TX_BCLK
        { IMX_MAKE_PIN_1(6, 14), 0x478, 0x00000014, 0x208, 0x05 }, // GPIO6_IO14 SAI1_TX_SYNC
        { IMX_MAKE_PIN_1(6, 15), 0x47C, 0x00000014, 0x20C, 0x05 }, // GPIO6_IO15 SAI1_TX_DATA
        { IMX_MAKE_PIN_1(6, 16), 0x480, 0x00000014, 0x210, 0x05 }, // GPIO6_IO16 SAI1_RX_SYNC
        { IMX_MAKE_PIN_1(6, 17), 0x484, 0x00000014, 0x214, 0x05 }, // GPIO6_IO17 SAI1_RX_BCLK
        { IMX_MAKE_PIN_1(6, 18), 0x488, 0x00000014, 0x218, 0x05 }, // GPIO6_IO18 SAI1_MCLK
        { IMX_MAKE_PIN_1(6, 19), 0x48C, 0x00000014, 0x21C, 0x05 }, // GPIO6_IO19 SAI2_TX_SYNC
        { IMX_MAKE_PIN_1(6, 20), 0x490, 0x00000014, 0x220, 0x05 }, // GPIO6_IO20 SAI2_TX_BCLK
        { IMX_MAKE_PIN_1(6, 21), 0x494, 0x00000014, 0x224, 0x05 }, // GPIO6_IO21 SAI2_RX_DATA
        { IMX_MAKE_PIN_1(6, 22), 0x498, 0x00000014, 0x228, 0x05 }, // GPIO6_IO22 SAI2_TX_DATA
        { IMX_MAKE_PIN_1(7, 0), 0x49C, 0x00000014, 0x22C, 0x05 }, // GPIO7_IO00 ENET1_RGMII_RD0
        { IMX_MAKE_PIN_1(7, 1), 0x4A0, 0x00000014, 0x230, 0x05 }, // GPIO7_IO01 ENET1_RGMII_RD1
        { IMX_MAKE_PIN_1(7, 2), 0x4A4, 0x00000014, 0x234, 0x05 }, // GPIO7_IO02 ENET1_RGMII_RD2
        { IMX_MAKE_PIN_1(7, 3), 0x4A8, 0x00000014, 0x238, 0x05 }, // GPIO7_IO03 ENET1_RGMII_RD3
        { IMX_MAKE_PIN_1(7, 4), 0x4AC, 0x00000014, 0x23C, 0x05 }, // GPIO7_IO04 ENET1_RGMII_RX_CTL
        { IMX_MAKE_PIN_1(7, 5), 0x4B0, 0x00000014, 0x240, 0x05 }, // GPIO7_IO05 ENET1_RGMII_RXC
        { IMX_MAKE_PIN_1(7, 6), 0x4B4, 0x00000014, 0x244, 0x05 }, // GPIO7_IO06 ENET1_RGMII_TD0
        { IMX_MAKE_PIN_1(7, 7), 0x4B8, 0x00000014, 0x248, 0x05 }, // GPIO7_IO07 ENET1_RGMII_TD1
        { IMX_MAKE_PIN_1(7, 8), 0x4BC, 0x00000014, 0x24C, 0x05 }, // GPIO7_IO08 ENET1_RGMII_TD2
        { IMX_MAKE_PIN_1(7, 9), 0x4C0, 0x00000014, 0x250, 0x05 }, // GPIO7_IO09 ENET1_RGMII_TD3
        { IMX_MAKE_PIN_1(7, 10), 0x4C4, 0x00000014, 0x254, 0x05 }, // GPIO7_IO10 ENET1_RGMII_TX_CTL
        { IMX_MAKE_PIN_1(7, 11), 0x4C8, 0x00000014, 0x258, 0x05 }, // GPIO7_IO11 ENET1_RGMII_TXC
        { IMX_MAKE_PIN_1(7, 12), 0x4CC, 0x00000014, 0x25C, 0x05 }, // GPIO7_IO12 ENET1_TX_CLK
        { IMX_MAKE_PIN_1(7, 13), 0x4D0, 0x00000014, 0x260, 0x05 }, // GPIO7_IO13 ENET1_RX_CLK
        { IMX_MAKE_PIN_1(7, 14), 0x4D4, 0x00000014, 0x264, 0x05 }, // GPIO7_IO14 ENET1_CRS
        { IMX_MAKE_PIN_1(7, 15), 0x4D8, 0x00000014, 0x268, 0x05 }, // GPIO7_IO15 ENET1_COL

    };

    // i.MX7 SOC specific Select Input/Alt Function/Pin map
    //
    // iMX7 Dual/Quad
    const IMX_PIN_INPUT_DATA Imx7DGpioPinInputSelectTable[] = {
        //--------------------------------------------------
        // Pin Absolute Number | Pin Alt Mode value | Select Input Reg Offset | Input Select value
        //--------------------------------------------------
        { IMX_MAKE_PIN_1(1, 2), 2, 0x564, 3 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT2 - CCM_ENET_REF_CLK1 - IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 3), 2, 0x570, 3 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT2 - CCM_ENET_REF_CLK2 - IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 4), 1, 0x72C, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT1 - USB_OTG1_OC - IOMUXC_USB_OTG1_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 4), 2, 0x594, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT2 - FLEXTIMER1_CH4 - IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 4), 3, 0x710, 4 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT3 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 5), 2, 0x598, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT2 - FLEXTIMER1_CH5 - IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 5), 3, 0x710, 5 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT3 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 6), 1, 0x728, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT1 - USB_OTG2_OC - IOMUXC_USB_OTG2_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 2, 0x59C, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT2 - FLEXTIMER1_CH6 - IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 3, 0x714, 4 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT3 - UART5_RX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 6), 4, 0x5DC, 2 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT4 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 7), 2, 0x5A0, 1 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT2 - FLEXTIMER1_CH7 - IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT
//        { IMX_MAKE_PIN_1(1, 7), 3, 0x714, 5 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT3 - UART5_TX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 7), 4, 0x5E0, 2 }, // IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT4 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 8), 3, 0x704, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT3 - UART3_RX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 4, 0x5E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT4 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 8), 6, 0x608, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT6 - KPP_COL5 - IOMUXC_KPP_COL5_SELECT_INPUT

//        { IMX_MAKE_PIN_1(1, 9), 3, 0x704, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT3 - UART3_TX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 9), 4, 0x5E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT4 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 9), 5, 0x4F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT5 - CCM_CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 9), 6, 0x628, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT6 - KPP_ROW5 - IOMUXC_KPP_ROW5_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 10), 2, 0x568, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT2 - ENET1_MDIO - IOMUXC_ENET1_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 3, 0x700, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT3 - UART3_RTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 4, 0x5EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT4 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 5, 0x5A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT5 - FLEXTIMER1_PHA - IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 10), 6, 0x60C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 - ALT6 - KPP_COL6 - IOMUXC_KPP_COL6_SELECT_INPUT

//        { IMX_MAKE_PIN_1(1, 11), 3, 0x700, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT3 - UART3_CTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 4, 0x5F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT4 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 5, 0x5A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT5 - FLEXTIMER1_PHB - IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 11), 6, 0x62C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 - ALT6 - KPP_ROW6 - IOMUXC_KPP_ROW6_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 12), 2, 0x564, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 - ALT2 - ENET1_ENET1_REF_CLK - IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 12), 3, 0x4DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 - ALT3 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 12), 5, 0x4E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 - ALT5 - CCM_EXT_CLK1 - IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 13), 2, 0x570, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 - ALT2 - ENET2_ENET2_REF_CLK - IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 13), 4, 0x4F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 - ALT4 - CCM_CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 13), 5, 0x4E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 - ALT5 - CCM_EXT_CLK2 - IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 14), 1, 0x738, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 - ALT1 - SD3_CD_B - IOMUXC_SD3_CD_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 2, 0x574, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 - ALT2 - ENET2_MDIO - IOMUXC_ENET2_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 3, 0x4E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 - ALT3 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 14), 5, 0x4EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14 - ALT5 - CCM_EXT_CLK3 - IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT

        { IMX_MAKE_PIN_1(1, 15), 1, 0x73C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15 - ALT1 - SD3_WP - IOMUXC_SD3_WP_SELECT_INPUT
        { IMX_MAKE_PIN_1(1, 15), 5, 0x4F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15 - ALT5 - CCM_EXT_CLK4 - IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 0), 3, 0x620, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00 - ALT3 - KPP_ROW3 - IOMUXC_KPP_ROW3_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 0), 6, 0x638, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA00 - ALT6 - LCD_DATA0 - IOMUXC_LCD_DATA00_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 1), 3, 0x600, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01 - ALT3 - KPP_COL3 - IOMUXC_KPP_COL3_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 1), 6, 0x63C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA01 - ALT6 - LCD_DATA1 - IOMUXC_LCD_DATA01_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 2), 3, 0x61C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02 - ALT3 - KPP_ROW2 - IOMUXC_KPP_ROW2_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 2), 6, 0x640, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA02 - ALT6 - LCD_DATA2 - IOMUXC_LCD_DATA02_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 3), 3, 0x5FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03 - ALT3 - KPP_COL2 - IOMUXC_KPP_COL2_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 3), 6, 0x644, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA03 - ALT6 - LCD_DATA3 - IOMUXC_LCD_DATA03_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 4), 3, 0x618, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04 - ALT3 - KPP_ROW1 - IOMUXC_KPP_ROW1_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 4), 6, 0x648, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA04 - ALT6 - LCD_DATA4 - IOMUXC_LCD_DATA04_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 5), 3, 0x5F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05 - ALT3 - KPP_COL1 - IOMUXC_KPP_COL1_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 5), 6, 0x64C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA05 - ALT6 - LCD_DATA5 - IOMUXC_LCD_DATA05_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 6), 3, 0x614, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06 - ALT3 - KPP_ROW0 - IOMUXC_KPP_ROW0_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 6), 6, 0x650, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA06 - ALT6 - LCD_DATA6 - IOMUXC_LCD_DATA06_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 7), 3, 0x5F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07 - ALT3 - KPP_COL0 - IOMUXC_KPP_COL0_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 7), 6, 0x654, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA07 - ALT6 - LCD_DATA7 - IOMUXC_LCD_DATA07_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 8), 1, 0x6E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08 - ALT1 - SIM1_PORT1_TRXD - IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 3, 0x71C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08 - ALT3 - UART6_RX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 6, 0x658, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08 - ALT6 - LCD_DATA8 - IOMUXC_LCD_DATA08_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 8), 7, 0x634, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA08 - ALT7 - LCD_BUSY - IOMUXC_LCD_BUSY_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 9), 3, 0x71C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09 - ALT3 - UART6_TX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 9), 6, 0x65C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09 - ALT6 - LCD_DATA9 - IOMUXC_LCD_DATA09_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 9), 7, 0x638, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA09 - ALT7 - LCD_DATA0 - IOMUXC_LCD_DATA00_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 10), 3, 0x718, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10 - ALT3 - UART6_RTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 10), 6, 0x660, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10 - ALT6 - LCD_DATA10 - IOMUXC_LCD_DATA10_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 10), 7, 0x65C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA10 - ALT7 - LCD_DATA9 - IOMUXC_LCD_DATA09_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 11), 3, 0x718, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11 - ALT3 - UART6_CTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 11), 6, 0x664, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11 - ALT6 - LCD_DATA11 - IOMUXC_LCD_DATA11_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 11), 7, 0x63C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA11 - ALT7 - LCD_DATA1 - IOMUXC_LCD_DATA01_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 12), 1, 0x6E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12 - ALT1 - SIM1_PORT1_PD - IOMUXC_SIM1_PORT1_PD_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 12), 3, 0x724, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12 - ALT3 - UART7_RX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 12), 6, 0x668, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12 - ALT6 - LCD_DATA12 - IOMUXC_LCD_DATA12_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 12), 7, 0x68C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA12 - ALT7 - LCD_DATA21 - IOMUXC_LCD_DATA21_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 13), 1, 0x6EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13 - ALT1 - SIM2_PORT1_TRXD - IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT
//        { IMX_MAKE_PIN_1(2, 13), 3, 0x724, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13 - ALT3 - UART7_TX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 13), 6, 0x66C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA13 - ALT6 - LCD_DATA13 - IOMUXC_LCD_DATA13_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 14), 3, 0x720, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14 - ALT3 - UART7_RTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 14), 6, 0x670, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14 - ALT6 - LCD_DATA14 - IOMUXC_LCD_DATA14_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 14), 7, 0x690, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA14 - ALT7 - LCD_DATA22 - IOMUXC_LCD_DATA22_SELECT_INPUT

//        { IMX_MAKE_PIN_1(2, 15), 3, 0x720, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15 - ALT3 - UART7_CTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 15), 6, 0x674, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_DATA15 - ALT6 - LCD_DATA15 - IOMUXC_LCD_DATA15_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 16), 3, 0x624, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCLK - ALT3 - KPP_ROW4 - IOMUXC_KPP_ROW4_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 17), 3, 0x604, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE - ALT3 - KPP_COL4 - IOMUXC_KPP_COL4_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 17), 6, 0x678, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDLE - ALT6 - LCD_DATA16 - IOMUXC_LCD_DATA16_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 18), 1, 0x584, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE - ALT1 - FLEXTIMER1_CH0 - IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 18), 3, 0x608, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE - ALT3 - KPP_COL5 - IOMUXC_KPP_COL5_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 18), 6, 0x67C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDOE - ALT6 - LCD_DATA17 - IOMUXC_LCD_DATA17_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 19), 1, 0x588, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR - ALT1 - FLEXTIMER1_CH1 - IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 19), 3, 0x628, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR - ALT3 - KPP_ROW5 - IOMUXC_KPP_ROW5_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 19), 6, 0x680, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDSHR - ALT6 - LCD_DATA18 - IOMUXC_LCD_DATA18_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 20), 1, 0x58C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0 - ALT1 - FLEXTIMER1_CH2 - IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 20), 6, 0x684, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE0 - ALT6 - LCD_DATA19 - IOMUXC_LCD_DATA19_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 21), 1, 0x590, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1 - ALT1 - FLEXTIMER1_CH3 - IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 21), 2, 0x578, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1 - ALT2 - ENET2_RGMII_RXC - IOMUXC_ENET2_RX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 21), 6, 0x688, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE1 - ALT6 - LCD_DATA20 - IOMUXC_LCD_DATA20_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 22), 3, 0x60C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2 - ALT3 - KPP_COL6 - IOMUXC_KPP_COL6_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 22), 6, 0x68C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE2 - ALT6 - LCD_DATA21 - IOMUXC_LCD_DATA21_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 23), 1, 0x6E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3 - ALT1 - SIM2_PORT1_PD - IOMUXC_SIM2_PORT1_PD_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 23), 3, 0x62C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3 - ALT3 - KPP_ROW6 - IOMUXC_KPP_ROW6_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 23), 6, 0x690, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_SDCE3 - ALT6 - LCD_DATA22 - IOMUXC_LCD_DATA22_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 24), 1, 0x5AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK - ALT1 - FLEXTIMER2_CH0 - IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 24), 3, 0x610, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK - ALT3 - KPP_COL7 - IOMUXC_KPP_COL7_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 24), 6, 0x694, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDCLK - ALT6 - LCD_DATA23 - IOMUXC_LCD_DATA23_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 25), 1, 0x5B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE - ALT1 - FLEXTIMER2_CH1 - IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 25), 3, 0x630, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDOE - ALT3 - KPP_ROW7 - IOMUXC_KPP_ROW7_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 26), 1, 0x5B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDRL - ALT1 - FLEXTIMER2_CH2 - IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 27), 1, 0x5B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP - ALT1 - FLEXTIMER2_CH3 - IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 27), 6, 0x634, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_GDSP - ALT6 - LCD_BUSY - IOMUXC_LCD_BUSY_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 28), 3, 0x570, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR0 - ALT3 - ENET2_ENET2_REF_CLK - IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 29), 2, 0x578, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_BDR1 - ALT2 - ENET2_RX_CLK - IOMUXC_ENET2_RX_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 30), 1, 0x5CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_COM - ALT1 - FLEXTIMER2_PHA - IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT

        { IMX_MAKE_PIN_1(2, 31), 0, 0x580, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT - ALT0 - EPDC_PWR_STAT - IOMUXC_EPDC_PWR_STAT_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 31), 1, 0x5D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT - ALT1 - FLEXTIMER2_PHB - IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT
        { IMX_MAKE_PIN_1(2, 31), 6, 0x698, 1 }, // IOMUXC_SW_MUX_CTL_PAD_EPDC_PWR_STAT - ALT6 - LCD_VSYNC - IOMUXC_LCD_VSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 0), 1, 0x558, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_CLK - ALT1 - ECSPI4_MISO - IOMUXC_ECSPI4_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 0), 4, 0x6FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_CLK - ALT4 - UART2_RX_DATA - IOMUXC_UART2_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 1), 1, 0x55C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE - ALT1 - ECSPI4_MOSI - IOMUXC_ECSPI4_MOSI_SELECT_INPUT
//        { IMX_MAKE_PIN_1(3, 1), 4, 0x6FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE - ALT4 - UART2_TX_DATA - IOMUXC_UART2_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 2), 1, 0x554, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC - ALT1 - ECSPI4_SCLK - IOMUXC_ECSPI4_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 2), 4, 0x6F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC - ALT4 - UART2_RTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 3), 0, 0x698, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT0 - LCD_VSYNC - IOMUXC_LCD_VSYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 3), 1, 0x560, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT1 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_B_SELECT_INPUT
//        { IMX_MAKE_PIN_1(3, 3), 4, 0x6F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT4 - UART2_CTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 5), 0, 0x638, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00 - ALT0 - LCD_DATA0 - IOMUXC_LCD_DATA00_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 6), 0, 0x63C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01 - ALT0 - LCD_DATA1 - IOMUXC_LCD_DATA01_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 7), 0, 0x640, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02 - ALT0 - LCD_DATA2 - IOMUXC_LCD_DATA02_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 8), 0, 0x644, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03 - ALT0 - LCD_DATA3 - IOMUXC_LCD_DATA03_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 9), 0, 0x648, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04 - ALT0 - LCD_DATA4 - IOMUXC_LCD_DATA04_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 9), 3, 0x520, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04 - ALT3 - CSI_VSYNC - IOMUXC_CSI_VSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 10), 0, 0x64C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05 - ALT0 - LCD_DATA5 - IOMUXC_LCD_DATA05_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 10), 3, 0x518, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05 - ALT3 - CSI_HSYNC - IOMUXC_CSI_HSYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 11), 0, 0x650, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06 - ALT0 - LCD_DATA6 - IOMUXC_LCD_DATA06_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 11), 3, 0x51C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06 - ALT3 - CSI_PIXCLK - IOMUXC_CSI_PIXCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 12), 0, 0x654, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07 - ALT0 - LCD_DATA7 - IOMUXC_LCD_DATA07_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 13), 0, 0x658, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08 - ALT0 - LCD_DATA8 - IOMUXC_LCD_DATA08_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 13), 3, 0x514, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08 - ALT3 - CSI_DATA9 - IOMUXC_CSI_DATA9_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 14), 0, 0x65C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 - ALT0 - LCD_DATA9 - IOMUXC_LCD_DATA09_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 14), 3, 0x510, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 - ALT3 - CSI_DATA8 - IOMUXC_CSI_DATA8_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 15), 0, 0x660, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10 - ALT0 - LCD_DATA10 - IOMUXC_LCD_DATA10_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 15), 3, 0x50C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10 - ALT3 - CSI_DATA7 - IOMUXC_CSI_DATA7_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 16), 0, 0x664, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11 - ALT0 - LCD_DATA11 - IOMUXC_LCD_DATA11_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 16), 3, 0x508, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11 - ALT3 - CSI_DATA6 - IOMUXC_CSI_DATA6_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 17), 0, 0x668, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12 - ALT0 - LCD_DATA12 - IOMUXC_LCD_DATA12_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 17), 3, 0x504, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12 - ALT3 - CSI_DATA5 - IOMUXC_CSI_DATA5_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 18), 0, 0x66C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13 - ALT0 - LCD_DATA13 - IOMUXC_LCD_DATA13_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 18), 3, 0x500, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13 - ALT3 - CSI_DATA4 - IOMUXC_CSI_DATA4_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 19), 0, 0x670, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 - ALT0 - LCD_DATA14 - IOMUXC_LCD_DATA14_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 19), 3, 0x4FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 - ALT3 - CSI_DATA3 - IOMUXC_CSI_DATA3_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 20), 0, 0x674, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15 - ALT0 - LCD_DATA15 - IOMUXC_LCD_DATA15_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 20), 3, 0x4F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15 - ALT3 - CSI_DATA2 - IOMUXC_CSI_DATA2_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 21), 0, 0x678, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 - ALT0 - LCD_DATA16 - IOMUXC_LCD_DATA16_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 21), 1, 0x594, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 - ALT1 - FLEXTIMER1_CH4 - IOMUXC_FLEXTIMER1_CH4_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 22), 0, 0x67C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 - ALT0 - LCD_DATA17 - IOMUXC_LCD_DATA17_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 22), 1, 0x598, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 - ALT1 - FLEXTIMER1_CH5 - IOMUXC_FLEXTIMER1_CH5_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 23), 0, 0x680, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18 - ALT0 - LCD_DATA18 - IOMUXC_LCD_DATA18_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 23), 1, 0x59C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18 - ALT1 - FLEXTIMER1_CH6 - IOMUXC_FLEXTIMER1_CH6_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 24), 0, 0x684, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19 - ALT0 - LCD_DATA19 - IOMUXC_LCD_DATA19_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 24), 1, 0x5A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19 - ALT1 - FLEXTIMER1_CH7 - IOMUXC_FLEXTIMER1_CH7_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 25), 0, 0x688, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT0 - LCD_DATA20 - IOMUXC_LCD_DATA20_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 25), 1, 0x5BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT1 - FLEXTIMER2_CH4 - IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 26), 0, 0x68C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT0 - LCD_DATA21 - IOMUXC_LCD_DATA21_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 26), 1, 0x5C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT1 - FLEXTIMER2_CH5 - IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 27), 0, 0x690, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 - ALT0 - LCD_DATA22 - IOMUXC_LCD_DATA22_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 27), 1, 0x5C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 - ALT1 - FLEXTIMER2_CH6 - IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT

        { IMX_MAKE_PIN_1(3, 28), 0, 0x694, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 - ALT0 - LCD_DATA23 - IOMUXC_LCD_DATA23_SELECT_INPUT
        { IMX_MAKE_PIN_1(3, 28), 1, 0x5C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 - ALT1 - FLEXTIMER2_CH7 - IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 0), 0, 0x6F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT0 - UART1_RX_DATA - IOMUXC_UART1_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 0), 1, 0x5D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT1 - I2C1_SCL - IOMUXC_I2C1_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 0), 2, 0x4F4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT2 - CCM_CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 1), 0, 0x6F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT0 - UART1_TX_DATA - IOMUXC_UART1_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 1), 1, 0x5D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT1 - I2C1_SDA - IOMUXC_I2C1_SDA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 2), 0, 0x6FC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT0 - UART2_RX_DATA - IOMUXC_UART2_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 2), 1, 0x5DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT1 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 2), 2, 0x6C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT2 - SAI3_RX_BCLK - IOMUXC_SAI3_RX_BCLK_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 3), 0, 0x6FC, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT0 - UART2_TX_DATA - IOMUXC_UART2_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 3), 1, 0x5E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT1 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 3), 2, 0x6C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT2 - SAI3_RX_DATA0 - IOMUXC_SAI3_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 4), 0, 0x704, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT0 - UART3_RX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 4), 1, 0x72C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT1 - USB_OTG1_OC - IOMUXC_USB_OTG1_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 4), 2, 0x6CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT2 - SAI3_RX_SYNC - IOMUXC_SAI3_RX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 4), 3, 0x528, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT3 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 5), 0, 0x704, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT0 - UART3_TX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 5), 2, 0x6D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT2 - SAI3_TX_BCLK - IOMUXC_SAI3_TX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 5), 3, 0x52C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT3 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 6), 0, 0x700, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT0 - UART3_RTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 6), 1, 0x728, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT1 - USB_OTG2_OC - IOMUXC_USB_OTG2_OC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 6), 3, 0x524, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT3 - ECSPI1_SCLK - IOMUXC_ECSPI1_SCLK_SELECT_INPUT

//        { IMX_MAKE_PIN_1(4, 7), 0, 0x700, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B - ALT0 - UART3_CTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 7), 2, 0x6D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B - ALT2 - SAI3_TX_SYNC - IOMUXC_SAI3_TX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 7), 3, 0x530, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B - ALT3 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 8), 0, 0x5D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL - ALT0 - I2C1_SCL - IOMUXC_I2C1_SCL_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 8), 1, 0x708, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL - ALT1 - UART4_CTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 8), 2, 0x4DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL - ALT2 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 8), 3, 0x548, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL - ALT3 - ECSPI3_MISO - IOMUXC_ECSPI3_MISO_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 9), 0, 0x5D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA - ALT0 - I2C1_SDA - IOMUXC_I2C1_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 1, 0x708, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA - ALT1 - UART4_RTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 3, 0x54C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA - ALT3 - ECSPI3_MOSI - IOMUXC_ECSPI3_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 9), 4, 0x564, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA - ALT4 - ENET1_ENET1_REF_CLK - IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 10), 0, 0x5DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL - ALT0 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 10), 1, 0x70C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL - ALT1 - UART4_RX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 10), 3, 0x544, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL - ALT3 - ECSPI3_SCLK - IOMUXC_ECSPI3_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 10), 4, 0x570, 2 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL - ALT4 - ENET2_ENET2_REF_CLK - IOMUXC_CCM_ENET2_REF_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 11), 0, 0x5E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA - ALT0 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 11), 1, 0x70C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA - ALT1 - UART4_TX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 11), 3, 0x550, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA - ALT3 - ECSPI3_SS0 - IOMUXC_ECSPI3_SS0_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 12), 0, 0x5E4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL - ALT0 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 12), 1, 0x710, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL - ALT1 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 2, 0x4E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL - ALT2 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 3, 0x520, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL - ALT3 - CSI_VSYNC - IOMUXC_CSI_VSYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 12), 4, 0x6D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL - ALT4 - SDMA_EXT_EVENT0 - IOMUXC_SDMA_EVENTS0_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 13), 0, 0x5E8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA - ALT0 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 1, 0x710, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA - ALT1 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 3, 0x518, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA - ALT3 - CSI_HSYNC - IOMUXC_CSI_HSYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 13), 4, 0x6DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA - ALT4 - SDMA_EXT_EVENT1 - IOMUXC_SDMA_EVENTS1_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 14), 0, 0x5EC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL - ALT0 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 14), 1, 0x714, 0 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL - ALT1 - UART5_RX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 14), 3, 0x51C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL - ALT3 - CSI_PIXCLK - IOMUXC_CSI_PIXCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 14), 4, 0x734, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL - ALT4 - USB_OTG1_ID - IOMUXC_USB_OTG1_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 15), 0, 0x5F0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA - ALT0 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 15), 1, 0x714, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA - ALT1 - UART5_TX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 15), 4, 0x730, 1 }, // IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA - ALT4 - USB_OTG2_ID - IOMUXC_USB_OTG2_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 16), 0, 0x524, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK - ALT0 - ECSPI1_SCLK - IOMUXC_ECSPI1_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 16), 1, 0x71C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK - ALT1 - UART6_RX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 16), 3, 0x4F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK - ALT3 - CSI_DATA2 - IOMUXC_CSI_DATA2_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 17), 0, 0x52C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI - ALT0 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 17), 1, 0x71C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI - ALT1 - UART6_TX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 17), 3, 0x4FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI - ALT3 - CSI_DATA3 - IOMUXC_CSI_DATA3_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 18), 0, 0x528, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO - ALT0 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 18), 1, 0x718, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO - ALT1 - UART6_RTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 18), 3, 0x500, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO - ALT3 - CSI_DATA4 - IOMUXC_CSI_DATA4_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 19), 0, 0x530, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 - ALT0 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_B_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 19), 1, 0x718, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 - ALT1 - UART6_CTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 19), 3, 0x504, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 - ALT3 - CSI_DATA5 - IOMUXC_CSI_DATA5_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 20), 0, 0x534, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK - ALT0 - ECSPI2_SCLK - IOMUXC_ECSPI2_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 20), 1, 0x724, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK - ALT1 - UART7_RX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 20), 3, 0x508, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK - ALT3 - CSI_DATA6 - IOMUXC_CSI_DATA6_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 20), 4, 0x66C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK - ALT4 - LCD_DATA13 - IOMUXC_LCD_DATA13_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 21), 0, 0x53C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI - ALT0 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 21), 1, 0x724, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI - ALT1 - UART7_TX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 21), 3, 0x50C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI - ALT3 - CSI_DATA7 - IOMUXC_CSI_DATA7_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 21), 4, 0x670, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI - ALT4 - LCD_DATA14 - IOMUXC_LCD_DATA14_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 22), 0, 0x538, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO - ALT0 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 22), 1, 0x720, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO - ALT1 - UART7_RTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 22), 3, 0x510, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO - ALT3 - CSI_DATA8 - IOMUXC_CSI_DATA8_SELECT_INPUT

        { IMX_MAKE_PIN_1(4, 23), 0, 0x540, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0 - ALT0 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_B_SELECT_INPUT
//        { IMX_MAKE_PIN_1(4, 23), 1, 0x720, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0 - ALT1 - UART7_CTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(4, 23), 3, 0x514, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0 - ALT3 - CSI_DATA9 - IOMUXC_CSI_DATA9_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 0), 2, 0x71C, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B - ALT2 - UART6_RX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 0), 3, 0x558, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B - ALT3 - ECSPI4_MISO - IOMUXC_ECSPI4_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 0), 4, 0x584, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CD_B - ALT4 - FLEXTIMER1_CH0 - IOMUXC_FLEXTIMER1_CH0_SELECT_INPUT

//        { IMX_MAKE_PIN_1(5, 1), 2, 0x71C, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_WP - ALT2 - UART6_TX_DATA - IOMUXC_UART6_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 1), 3, 0x55C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_WP - ALT3 - ECSPI4_MOSI - IOMUXC_ECSPI4_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 1), 4, 0x588, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_WP - ALT4 - FLEXTIMER1_CH1 - IOMUXC_FLEXTIMER1_CH1_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 2), 2, 0x718, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B - ALT2 - UART6_RTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 2), 3, 0x554, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B - ALT3 - ECSPI4_SCLK - IOMUXC_ECSPI4_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 2), 4, 0x58C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B - ALT4 - FLEXTIMER1_CH2 - IOMUXC_FLEXTIMER1_CH2_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 3), 1, 0x6CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT1 - SAI3_RX_SYNC - IOMUXC_SAI3_RX_SYNC_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 3), 2, 0x718, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT2 - UART6_CTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 3), 3, 0x560, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT3 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 3), 4, 0x590, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT4 - FLEXTIMER1_CH3 - IOMUXC_FLEXTIMER1_CH3_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 4), 1, 0x6C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CMD - ALT1 - SAI3_RX_BCLK - IOMUXC_SAI3_RX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 4), 4, 0x5AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CMD - ALT4 - FLEXTIMER2_CH0 - IOMUXC_FLEXTIMER2_CH0_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 5), 1, 0x6C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT1 - SAI3_RX_DATA0 - IOMUXC_SAI3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 5), 2, 0x724, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT2 - UART7_RX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 5), 4, 0x5B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT4 - FLEXTIMER2_CH1 - IOMUXC_FLEXTIMER2_CH1_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 6), 1, 0x6D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT1 - SAI3_TX_BCLK - IOMUXC_SAI3_TX_BCLK_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 6), 2, 0x724, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT2 - UART7_TX_DATA - IOMUXC_UART7_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 6), 4, 0x5B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT4 - FLEXTIMER2_CH2 - IOMUXC_FLEXTIMER2_CH2_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 7), 1, 0x6D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT1 - SAI3_TX_SYNC - IOMUXC_SAI3_TX_SYNC_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 7), 2, 0x720, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT2 - UART7_CTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 7), 4, 0x5B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT4 - FLEXTIMER2_CH3 - IOMUXC_FLEXTIMER2_CH3_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 8), 2, 0x720, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT2 - UART7_RTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 8), 4, 0x5A4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT4 - FLEXTIMER1_PHA - IOMUXC_FLEXTIMER1_PHA_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 9), 1, 0x568, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B - ALT1 - ENET1_MDIO - IOMUXC_ENET1_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 9), 2, 0x574, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B - ALT2 - ENET2_MDIO - IOMUXC_ENET2_MDIO_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 9), 4, 0x5A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B - ALT4 - FLEXTIMER1_PHB - IOMUXC_FLEXTIMER1_PHB_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 10), 4, 0x734, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_WP - ALT4 - USB_OTG1_ID - IOMUXC_USB_OTG1_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 11), 4, 0x730, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B - ALT4 - USB_OTG2_ID - IOMUXC_USB_OTG2_ID_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 12), 1, 0x6B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CLK - ALT1 - SAI2_RX_SYNC - IOMUXC_SAI2_RX_SYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 13), 1, 0x6B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT1 - SAI2_RX_BCLK - IOMUXC_SAI2_RX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 13), 4, 0x6EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_CMD - ALT4 - SIM2_PORT1_TRXD - IOMUXC_SIM2_PORT1_TRXD_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 14), 1, 0x6B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT1 - SAI2_RX_DATA0 - IOMUXC_SAI2_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 14), 2, 0x70C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 - ALT2 - UART4_RX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 15), 1, 0x6BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT1 - SAI2_TX_BCLK - IOMUXC_SAI2_TX_BCLK_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 15), 2, 0x70C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 - ALT2 - UART4_TX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 16), 1, 0x6C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT1 - SAI2_TX_SYNC - IOMUXC_SAI2_TX_SYNC_SELECT_INPUT
//        { IMX_MAKE_PIN_1(5, 16), 2, 0x708, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 - ALT2 - UART4_CTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(5, 17), 2, 0x708, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT2 - UART4_RTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 17), 4, 0x6E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 - ALT4 - SIM2_PORT1_PD - IOMUXC_SIM2_PORT1_PD_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 0), 2, 0x558, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT2 - ECSPI4_MISO - IOMUXC_ECSPI4_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 0), 3, 0x6CC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CLK - ALT3 - SAI3_RX_SYNC - IOMUXC_SAI3_RX_SYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 1), 2, 0x55C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT2 - ECSPI4_MOSI - IOMUXC_ECSPI4_MOSI_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 1), 3, 0x6C4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_CMD - ALT3 - SAI3_RX_BCLK - IOMUXC_SAI3_RX_BCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 2), 2, 0x560, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 - ALT2 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 3), 3, 0x6D0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 - ALT3 - SAI3_TX_BCLK - IOMUXC_SAI3_TX_BCLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 4), 2, 0x5E8, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 - ALT2 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 4), 3, 0x6D4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 - ALT3 - SAI3_TX_SYNC - IOMUXC_SAI3_TX_SYNC_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 5), 2, 0x5E4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 - ALT2 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 6), 3, 0x704, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 - ALT3 - UART3_RX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 6), 4, 0x4E0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 - ALT4 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT

//        { IMX_MAKE_PIN_1(6, 7), 3, 0x704, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5 - ALT3 - UART3_TX_DATA - IOMUXC_UART3_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 8), 2, 0x73C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 - ALT2 - SD3_WP - IOMUXC_SD3_WP_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 8), 3, 0x700, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 - ALT3 - UART3_RTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 9), 2, 0x738, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT2 - SD3_CD_B - IOMUXC_SD3_CD_B_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 9), 3, 0x700, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT3 - UART3_CTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 9), 4, 0x4DC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 - ALT4 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 12), 0, 0x6A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA - ALT0 - SAI1_RX_DATA0 - IOMUXC_SAI1_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 12), 2, 0x714, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA - ALT2 - UART5_RX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 12), 3, 0x4DC, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA - ALT3 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 12), 4, 0x6E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_DATA - ALT4 - SIM1_PORT1_TRXD - IOMUXC_SIM1_PORT1_TRXD_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 13), 0, 0x6A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK - ALT0 - SAI1_TX_BCLK - IOMUXC_SAI1_TX_BCLK_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 13), 2, 0x714, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_BCLK - ALT2 - UART5_TX_DATA - IOMUXC_UART5_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 14), 0, 0x6AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC - ALT0 - SAI1_TX_SYNC - IOMUXC_SAI1_TX_SYNC_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 14), 2, 0x710, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC - ALT2 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 14), 3, 0x4E0, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_SYNC - ALT3 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 15), 2, 0x710, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_TX_DATA - ALT2 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 16), 0, 0x6A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC - ALT0 - SAI1_RX_SYNC - IOMUXC_SAI1_RX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 16), 2, 0x6B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC - ALT2 - SAI2_RX_SYNC - IOMUXC_SAI2_RX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 16), 3, 0x5EC, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC - ALT3 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 16), 4, 0x6E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_SYNC - ALT4 - SIM1_PORT1_PD - IOMUXC_SIM1_PORT1_PD_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 17), 0, 0x69C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK - ALT0 - SAI1_RX_BCLK - IOMUXC_SAI1_RX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 17), 2, 0x6B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK - ALT2 - SAI2_RX_BCLK - IOMUXC_SAI2_RX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 17), 3, 0x5F0, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK - ALT3 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 17), 4, 0x5CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_RX_BCLK - ALT4 - FLEXTIMER2_PHA - IOMUXC_FLEXTIMER2_PHA_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 18), 3, 0x4F4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK - ALT3 - CCM_CCM_PMIC_READY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 18), 4, 0x5D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK - ALT4 - FLEXTIMER2_PHB - IOMUXC_FLEXTIMER2_PHB_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 19), 0, 0x6C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC - ALT0 - SAI2_TX_SYNC - IOMUXC_SAI2_TX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 19), 1, 0x548, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC - ALT1 - ECSPI3_MISO - IOMUXC_ECSPI3_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 19), 2, 0x70C, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC - ALT2 - UART4_RX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 19), 3, 0x6F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC - ALT3 - UART1_CTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 19), 4, 0x5BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_SYNC - ALT4 - FLEXTIMER2_CH4 - IOMUXC_FLEXTIMER2_CH4_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 20), 0, 0x6BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK - ALT0 - SAI2_TX_BCLK - IOMUXC_SAI2_TX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 20), 1, 0x54C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK - ALT1 - ECSPI3_MOSI - IOMUXC_ECSPI3_MOSI_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 20), 2, 0x70C, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK - ALT2 - UART4_TX_DATA - IOMUXC_UART4_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 20), 3, 0x6F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK - ALT3 - UART1_RTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 20), 4, 0x5C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_BCLK - ALT4 - FLEXTIMER2_CH5 - IOMUXC_FLEXTIMER2_CH5_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 21), 0, 0x6B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA - ALT0 - SAI2_RX_DATA0 - IOMUXC_SAI2_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 21), 1, 0x544, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA - ALT1 - ECSPI3_SCLK - IOMUXC_ECSPI3_SCLK_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 21), 2, 0x708, 4 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA - ALT2 - UART4_CTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
//        { IMX_MAKE_PIN_1(6, 21), 3, 0x6F8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA - ALT3 - UART2_CTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 21), 4, 0x5C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_RX_DATA - ALT4 - FLEXTIMER2_CH6 - IOMUXC_FLEXTIMER2_CH6_SELECT_INPUT

        { IMX_MAKE_PIN_1(6, 22), 1, 0x550, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA - ALT1 - ECSPI3_SS0 - IOMUXC_ECSPI3_SS0_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 22), 2, 0x708, 5 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA - ALT2 - UART4_RTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 22), 3, 0x6F8, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA - ALT3 - UART2_RTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(6, 22), 4, 0x5C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SAI2_TX_DATA - ALT4 - FLEXTIMER2_CH7 - IOMUXC_FLEXTIMER2_CH7_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 0), 2, 0x5E4, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0 - ALT2 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
//        { IMX_MAKE_PIN_1(7, 0), 3, 0x6F0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD0 - ALT3 - UART1_CTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 1), 2, 0x5E8, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1 - ALT2 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 1), 3, 0x6F0, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD1 - ALT3 - UART1_RTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 2), 1, 0x4DC, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2 - ALT1 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 2), 2, 0x534, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2 - ALT2 - ECSPI2_SCLK - IOMUXC_ECSPI2_SCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 2), 3, 0x6F4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD2 - ALT3 - UART1_RX_DATA - IOMUXC_UART1_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 3), 2, 0x53C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3 - ALT2 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
//        { IMX_MAKE_PIN_1(7, 3), 3, 0x6F4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RD3 - ALT3 - UART1_TX_DATA - IOMUXC_UART1_RX_DATA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 5), 0, 0x56C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_RXC - ALT0 - ENET1_RGMII_RXC - IOMUXC_ENET1_RX_CLK_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 8), 1, 0x4E0, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2 - ALT1 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 8), 2, 0x538, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2 - ALT2 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 8), 3, 0x5EC, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD2 - ALT3 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 9), 2, 0x540, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3 - ALT2 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 9), 3, 0x5F0, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RGMII_TD3 - ALT3 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 12), 1, 0x564, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT1 - ENET1_ENET1_REF_CLK - IOMUXC_CCM_ENET1_REF_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 12), 2, 0x6A0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT2 - SAI1_RX_DATA0 - IOMUXC_SAI1_RX_DATA_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 12), 4, 0x57C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT4 - EPDC_PWR_IRQ - IOMUXC_EPDC_PWR_IRQ_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 12), 6, 0x4E4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT6 - CCM_EXT_CLK1 - IOMUXC_CCM_EXT_CLK_1_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 13), 0, 0x56C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK - ALT0 - ENET1_RX_CLK - IOMUXC_ENET1_RX_CLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 13), 2, 0x6A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK - ALT2 - SAI1_TX_BCLK - IOMUXC_SAI1_TX_BCLK_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 13), 6, 0x4E8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK - ALT6 - CCM_EXT_CLK2 - IOMUXC_CCM_EXT_CLK_2_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 14), 2, 0x6AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS - ALT2 - SAI1_TX_SYNC - IOMUXC_SAI1_TX_SYNC_SELECT_INPUT
        { IMX_MAKE_PIN_1(7, 14), 6, 0x4EC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS - ALT6 - CCM_EXT_CLK3 - IOMUXC_CCM_EXT_CLK_3_SELECT_INPUT

        { IMX_MAKE_PIN_1(7, 15), 6, 0x4F0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_COL - ALT6 - CCM_EXT_CLK4 - IOMUXC_CCM_EXT_CLK_4_SELECT_INPUT
    };
} // namespace

IMX_NONPAGED_SEGMENT_END; //====================================================