{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452151270635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151270636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:21:10 2016 " "Processing started: Thu Jan 07 15:21:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151270636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452151270636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452151270636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452151271044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(289) " "Verilog HDL information at VGA.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1452151271097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 5 5 " "Found 5 design units, including 5 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/HDL/Board/VGA/Keyboard.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD " "Found entity 2: LCD" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA " "Found entity 3: VGA" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL " "Found entity 4: PLL" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""} { "Info" "ISGN_ENTITY_NAME" "5 SegOUT " "Found entity 5: SegOUT" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452151271099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_B VGA.v(97) " "Verilog HDL Implicit Net warning at VGA.v(97): created implicit net for \"right_B\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151271099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_B VGA.v(98) " "Verilog HDL Implicit Net warning at VGA.v(98): created implicit net for \"left_B\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151271099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_A VGA.v(99) " "Verilog HDL Implicit Net warning at VGA.v(99): created implicit net for \"right_A\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151271100 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_A VGA.v(100) " "Verilog HDL Implicit Net warning at VGA.v(100): created implicit net for \"left_A\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151271100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452151271194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(160) " "Verilog HDL assignment warning at VGA.v(160): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271198 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(185) " "Verilog HDL assignment warning at VGA.v(185): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271199 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA.v(259) " "Verilog HDL assignment warning at VGA.v(259): truncated value with size 32 to match size of target (7)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271202 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA.v(274) " "Verilog HDL assignment warning at VGA.v(274): truncated value with size 32 to match size of target (7)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271202 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG VGA.v(33) " "Output port \"oLEDG\" at VGA.v(33) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151271214 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR VGA.v(34) " "Output port \"oLEDR\" at VGA.v(34) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151271214 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "change VGA.v(55) " "Output port \"change\" at VGA.v(55) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151271215 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll0\"" {  } { { "VGA.v" "pll0" { Text "C:/HDL/Board/VGA/VGA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151271312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VGA.v(382) " "Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271313 "|VGA|PLL:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "VGA.v" "pll" { Text "C:/HDL/Board/VGA/VGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151271323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VGA.v(382) " "Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271324 "|VGA|PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:lcdout " "Elaborating entity \"LCD\" for hierarchy \"LCD:lcdout\"" {  } { { "VGA.v" "lcdout" { Text "C:/HDL/Board/VGA/VGA.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151271335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(25) " "Verilog HDL assignment warning at LCD.v(25): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271360 "|VGA|LCD:lcdout"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 LCD.v(29) " "Verilog HDL assignment warning at LCD.v(29): truncated value with size 32 to match size of target (31)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151271360 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[0\] LCD.v(111) " "Inferred latch for \"data\[0\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[1\] LCD.v(111) " "Inferred latch for \"data\[0\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[2\] LCD.v(111) " "Inferred latch for \"data\[0\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[3\] LCD.v(111) " "Inferred latch for \"data\[0\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[4\] LCD.v(111) " "Inferred latch for \"data\[0\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[5\] LCD.v(111) " "Inferred latch for \"data\[0\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271374 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[6\] LCD.v(111) " "Inferred latch for \"data\[0\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[7\] LCD.v(111) " "Inferred latch for \"data\[0\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[0\] LCD.v(111) " "Inferred latch for \"data\[1\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[1\] LCD.v(111) " "Inferred latch for \"data\[1\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[2\] LCD.v(111) " "Inferred latch for \"data\[1\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[3\] LCD.v(111) " "Inferred latch for \"data\[1\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[4\] LCD.v(111) " "Inferred latch for \"data\[1\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271375 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[5\] LCD.v(111) " "Inferred latch for \"data\[1\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[6\] LCD.v(111) " "Inferred latch for \"data\[1\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[7\] LCD.v(111) " "Inferred latch for \"data\[1\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[0\] LCD.v(111) " "Inferred latch for \"data\[2\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[1\] LCD.v(111) " "Inferred latch for \"data\[2\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[2\] LCD.v(111) " "Inferred latch for \"data\[2\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[3\] LCD.v(111) " "Inferred latch for \"data\[2\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271376 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[4\] LCD.v(111) " "Inferred latch for \"data\[2\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[5\] LCD.v(111) " "Inferred latch for \"data\[2\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[6\] LCD.v(111) " "Inferred latch for \"data\[2\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[7\] LCD.v(111) " "Inferred latch for \"data\[2\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[0\] LCD.v(111) " "Inferred latch for \"data\[3\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[1\] LCD.v(111) " "Inferred latch for \"data\[3\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[2\] LCD.v(111) " "Inferred latch for \"data\[3\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271377 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[3\] LCD.v(111) " "Inferred latch for \"data\[3\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[4\] LCD.v(111) " "Inferred latch for \"data\[3\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[5\] LCD.v(111) " "Inferred latch for \"data\[3\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[6\] LCD.v(111) " "Inferred latch for \"data\[3\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[7\] LCD.v(111) " "Inferred latch for \"data\[3\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[0\] LCD.v(111) " "Inferred latch for \"data\[4\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[1\] LCD.v(111) " "Inferred latch for \"data\[4\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[2\] LCD.v(111) " "Inferred latch for \"data\[4\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271378 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[3\] LCD.v(111) " "Inferred latch for \"data\[4\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[4\] LCD.v(111) " "Inferred latch for \"data\[4\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[5\] LCD.v(111) " "Inferred latch for \"data\[4\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[6\] LCD.v(111) " "Inferred latch for \"data\[4\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[7\] LCD.v(111) " "Inferred latch for \"data\[4\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[0\] LCD.v(111) " "Inferred latch for \"data\[5\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[1\] LCD.v(111) " "Inferred latch for \"data\[5\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[2\] LCD.v(111) " "Inferred latch for \"data\[5\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271379 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[3\] LCD.v(111) " "Inferred latch for \"data\[5\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[4\] LCD.v(111) " "Inferred latch for \"data\[5\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[5\] LCD.v(111) " "Inferred latch for \"data\[5\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[6\] LCD.v(111) " "Inferred latch for \"data\[5\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[7\] LCD.v(111) " "Inferred latch for \"data\[5\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[0\] LCD.v(111) " "Inferred latch for \"data\[6\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[1\] LCD.v(111) " "Inferred latch for \"data\[6\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271380 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[2\] LCD.v(111) " "Inferred latch for \"data\[6\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[3\] LCD.v(111) " "Inferred latch for \"data\[6\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[4\] LCD.v(111) " "Inferred latch for \"data\[6\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[5\] LCD.v(111) " "Inferred latch for \"data\[6\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[6\] LCD.v(111) " "Inferred latch for \"data\[6\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[7\] LCD.v(111) " "Inferred latch for \"data\[6\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[0\] LCD.v(111) " "Inferred latch for \"data\[7\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[1\] LCD.v(111) " "Inferred latch for \"data\[7\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[2\] LCD.v(111) " "Inferred latch for \"data\[7\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271381 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[3\] LCD.v(111) " "Inferred latch for \"data\[7\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[4\] LCD.v(111) " "Inferred latch for \"data\[7\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[5\] LCD.v(111) " "Inferred latch for \"data\[7\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[6\] LCD.v(111) " "Inferred latch for \"data\[7\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[7\] LCD.v(111) " "Inferred latch for \"data\[7\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[0\] LCD.v(111) " "Inferred latch for \"data\[8\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[1\] LCD.v(111) " "Inferred latch for \"data\[8\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[2\] LCD.v(111) " "Inferred latch for \"data\[8\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271382 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[3\] LCD.v(111) " "Inferred latch for \"data\[8\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[4\] LCD.v(111) " "Inferred latch for \"data\[8\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[5\] LCD.v(111) " "Inferred latch for \"data\[8\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[6\] LCD.v(111) " "Inferred latch for \"data\[8\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[7\] LCD.v(111) " "Inferred latch for \"data\[8\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[0\] LCD.v(111) " "Inferred latch for \"data\[9\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[1\] LCD.v(111) " "Inferred latch for \"data\[9\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271383 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[2\] LCD.v(111) " "Inferred latch for \"data\[9\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[3\] LCD.v(111) " "Inferred latch for \"data\[9\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[4\] LCD.v(111) " "Inferred latch for \"data\[9\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[5\] LCD.v(111) " "Inferred latch for \"data\[9\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[6\] LCD.v(111) " "Inferred latch for \"data\[9\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[7\] LCD.v(111) " "Inferred latch for \"data\[9\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271384 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[0\] LCD.v(111) " "Inferred latch for \"data\[10\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[1\] LCD.v(111) " "Inferred latch for \"data\[10\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[2\] LCD.v(111) " "Inferred latch for \"data\[10\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[3\] LCD.v(111) " "Inferred latch for \"data\[10\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[4\] LCD.v(111) " "Inferred latch for \"data\[10\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[5\] LCD.v(111) " "Inferred latch for \"data\[10\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[6\] LCD.v(111) " "Inferred latch for \"data\[10\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[7\] LCD.v(111) " "Inferred latch for \"data\[10\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271385 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[0\] LCD.v(111) " "Inferred latch for \"data\[11\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[1\] LCD.v(111) " "Inferred latch for \"data\[11\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[2\] LCD.v(111) " "Inferred latch for \"data\[11\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[3\] LCD.v(111) " "Inferred latch for \"data\[11\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[4\] LCD.v(111) " "Inferred latch for \"data\[11\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[5\] LCD.v(111) " "Inferred latch for \"data\[11\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271386 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[6\] LCD.v(111) " "Inferred latch for \"data\[11\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271387 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[7\] LCD.v(111) " "Inferred latch for \"data\[11\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271387 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[0\] LCD.v(111) " "Inferred latch for \"data\[12\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271387 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[1\] LCD.v(111) " "Inferred latch for \"data\[12\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[2\] LCD.v(111) " "Inferred latch for \"data\[12\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[3\] LCD.v(111) " "Inferred latch for \"data\[12\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[4\] LCD.v(111) " "Inferred latch for \"data\[12\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[5\] LCD.v(111) " "Inferred latch for \"data\[12\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[6\] LCD.v(111) " "Inferred latch for \"data\[12\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271388 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[7\] LCD.v(111) " "Inferred latch for \"data\[12\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271389 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[0\] LCD.v(111) " "Inferred latch for \"data\[13\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271389 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[1\] LCD.v(111) " "Inferred latch for \"data\[13\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271389 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[2\] LCD.v(111) " "Inferred latch for \"data\[13\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271389 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[3\] LCD.v(111) " "Inferred latch for \"data\[13\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271389 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[4\] LCD.v(111) " "Inferred latch for \"data\[13\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271390 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[5\] LCD.v(111) " "Inferred latch for \"data\[13\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271390 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[6\] LCD.v(111) " "Inferred latch for \"data\[13\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271390 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[7\] LCD.v(111) " "Inferred latch for \"data\[13\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271390 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[0\] LCD.v(111) " "Inferred latch for \"data\[14\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271390 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[1\] LCD.v(111) " "Inferred latch for \"data\[14\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[2\] LCD.v(111) " "Inferred latch for \"data\[14\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[3\] LCD.v(111) " "Inferred latch for \"data\[14\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[4\] LCD.v(111) " "Inferred latch for \"data\[14\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[5\] LCD.v(111) " "Inferred latch for \"data\[14\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[6\] LCD.v(111) " "Inferred latch for \"data\[14\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[7\] LCD.v(111) " "Inferred latch for \"data\[14\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271391 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[0\] LCD.v(111) " "Inferred latch for \"data\[15\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[1\] LCD.v(111) " "Inferred latch for \"data\[15\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[2\] LCD.v(111) " "Inferred latch for \"data\[15\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[3\] LCD.v(111) " "Inferred latch for \"data\[15\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[4\] LCD.v(111) " "Inferred latch for \"data\[15\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[5\] LCD.v(111) " "Inferred latch for \"data\[15\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[6\] LCD.v(111) " "Inferred latch for \"data\[15\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271392 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[7\] LCD.v(111) " "Inferred latch for \"data\[15\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[0\] LCD.v(111) " "Inferred latch for \"data\[16\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[1\] LCD.v(111) " "Inferred latch for \"data\[16\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[2\] LCD.v(111) " "Inferred latch for \"data\[16\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[3\] LCD.v(111) " "Inferred latch for \"data\[16\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[4\] LCD.v(111) " "Inferred latch for \"data\[16\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[5\] LCD.v(111) " "Inferred latch for \"data\[16\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271393 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[6\] LCD.v(111) " "Inferred latch for \"data\[16\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[7\] LCD.v(111) " "Inferred latch for \"data\[16\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[0\] LCD.v(111) " "Inferred latch for \"data\[17\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[1\] LCD.v(111) " "Inferred latch for \"data\[17\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[2\] LCD.v(111) " "Inferred latch for \"data\[17\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[3\] LCD.v(111) " "Inferred latch for \"data\[17\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[4\] LCD.v(111) " "Inferred latch for \"data\[17\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271394 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[5\] LCD.v(111) " "Inferred latch for \"data\[17\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271395 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[6\] LCD.v(111) " "Inferred latch for \"data\[17\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271395 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[7\] LCD.v(111) " "Inferred latch for \"data\[17\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271395 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[0\] LCD.v(111) " "Inferred latch for \"data\[18\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271395 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[1\] LCD.v(111) " "Inferred latch for \"data\[18\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271395 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[2\] LCD.v(111) " "Inferred latch for \"data\[18\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[3\] LCD.v(111) " "Inferred latch for \"data\[18\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[4\] LCD.v(111) " "Inferred latch for \"data\[18\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[5\] LCD.v(111) " "Inferred latch for \"data\[18\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[6\] LCD.v(111) " "Inferred latch for \"data\[18\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[7\] LCD.v(111) " "Inferred latch for \"data\[18\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[0\] LCD.v(111) " "Inferred latch for \"data\[19\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[1\] LCD.v(111) " "Inferred latch for \"data\[19\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[2\] LCD.v(111) " "Inferred latch for \"data\[19\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271396 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[3\] LCD.v(111) " "Inferred latch for \"data\[19\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[4\] LCD.v(111) " "Inferred latch for \"data\[19\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[5\] LCD.v(111) " "Inferred latch for \"data\[19\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[6\] LCD.v(111) " "Inferred latch for \"data\[19\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[7\] LCD.v(111) " "Inferred latch for \"data\[19\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[0\] LCD.v(111) " "Inferred latch for \"data\[20\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[1\] LCD.v(111) " "Inferred latch for \"data\[20\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[2\] LCD.v(111) " "Inferred latch for \"data\[20\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[3\] LCD.v(111) " "Inferred latch for \"data\[20\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[4\] LCD.v(111) " "Inferred latch for \"data\[20\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271397 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[5\] LCD.v(111) " "Inferred latch for \"data\[20\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[6\] LCD.v(111) " "Inferred latch for \"data\[20\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[7\] LCD.v(111) " "Inferred latch for \"data\[20\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[0\] LCD.v(111) " "Inferred latch for \"data\[21\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[1\] LCD.v(111) " "Inferred latch for \"data\[21\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[2\] LCD.v(111) " "Inferred latch for \"data\[21\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[3\] LCD.v(111) " "Inferred latch for \"data\[21\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[4\] LCD.v(111) " "Inferred latch for \"data\[21\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[5\] LCD.v(111) " "Inferred latch for \"data\[21\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[6\] LCD.v(111) " "Inferred latch for \"data\[21\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[7\] LCD.v(111) " "Inferred latch for \"data\[21\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271398 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[0\] LCD.v(111) " "Inferred latch for \"data\[22\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[1\] LCD.v(111) " "Inferred latch for \"data\[22\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[2\] LCD.v(111) " "Inferred latch for \"data\[22\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[3\] LCD.v(111) " "Inferred latch for \"data\[22\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[4\] LCD.v(111) " "Inferred latch for \"data\[22\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[5\] LCD.v(111) " "Inferred latch for \"data\[22\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[6\] LCD.v(111) " "Inferred latch for \"data\[22\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271399 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[7\] LCD.v(111) " "Inferred latch for \"data\[22\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[0\] LCD.v(111) " "Inferred latch for \"data\[23\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[1\] LCD.v(111) " "Inferred latch for \"data\[23\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[2\] LCD.v(111) " "Inferred latch for \"data\[23\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[3\] LCD.v(111) " "Inferred latch for \"data\[23\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[4\] LCD.v(111) " "Inferred latch for \"data\[23\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[5\] LCD.v(111) " "Inferred latch for \"data\[23\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271400 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[6\] LCD.v(111) " "Inferred latch for \"data\[23\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[7\] LCD.v(111) " "Inferred latch for \"data\[23\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[0\] LCD.v(111) " "Inferred latch for \"data\[24\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[1\] LCD.v(111) " "Inferred latch for \"data\[24\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[2\] LCD.v(111) " "Inferred latch for \"data\[24\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[3\] LCD.v(111) " "Inferred latch for \"data\[24\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[4\] LCD.v(111) " "Inferred latch for \"data\[24\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271401 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[5\] LCD.v(111) " "Inferred latch for \"data\[24\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[6\] LCD.v(111) " "Inferred latch for \"data\[24\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[7\] LCD.v(111) " "Inferred latch for \"data\[24\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[0\] LCD.v(111) " "Inferred latch for \"data\[25\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[1\] LCD.v(111) " "Inferred latch for \"data\[25\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[2\] LCD.v(111) " "Inferred latch for \"data\[25\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[3\] LCD.v(111) " "Inferred latch for \"data\[25\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271402 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[4\] LCD.v(111) " "Inferred latch for \"data\[25\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[5\] LCD.v(111) " "Inferred latch for \"data\[25\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[6\] LCD.v(111) " "Inferred latch for \"data\[25\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[7\] LCD.v(111) " "Inferred latch for \"data\[25\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[0\] LCD.v(111) " "Inferred latch for \"data\[26\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[1\] LCD.v(111) " "Inferred latch for \"data\[26\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271403 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[2\] LCD.v(111) " "Inferred latch for \"data\[26\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[3\] LCD.v(111) " "Inferred latch for \"data\[26\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[4\] LCD.v(111) " "Inferred latch for \"data\[26\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[5\] LCD.v(111) " "Inferred latch for \"data\[26\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[6\] LCD.v(111) " "Inferred latch for \"data\[26\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[7\] LCD.v(111) " "Inferred latch for \"data\[26\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271404 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[0\] LCD.v(111) " "Inferred latch for \"data\[27\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271405 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[1\] LCD.v(111) " "Inferred latch for \"data\[27\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271405 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[2\] LCD.v(111) " "Inferred latch for \"data\[27\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271405 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[3\] LCD.v(111) " "Inferred latch for \"data\[27\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271405 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[4\] LCD.v(111) " "Inferred latch for \"data\[27\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271405 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[5\] LCD.v(111) " "Inferred latch for \"data\[27\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[6\] LCD.v(111) " "Inferred latch for \"data\[27\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[7\] LCD.v(111) " "Inferred latch for \"data\[27\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[0\] LCD.v(111) " "Inferred latch for \"data\[28\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[1\] LCD.v(111) " "Inferred latch for \"data\[28\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[2\] LCD.v(111) " "Inferred latch for \"data\[28\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[3\] LCD.v(111) " "Inferred latch for \"data\[28\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[4\] LCD.v(111) " "Inferred latch for \"data\[28\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[5\] LCD.v(111) " "Inferred latch for \"data\[28\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[6\] LCD.v(111) " "Inferred latch for \"data\[28\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271406 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[7\] LCD.v(111) " "Inferred latch for \"data\[28\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[0\] LCD.v(111) " "Inferred latch for \"data\[29\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[1\] LCD.v(111) " "Inferred latch for \"data\[29\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[2\] LCD.v(111) " "Inferred latch for \"data\[29\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[3\] LCD.v(111) " "Inferred latch for \"data\[29\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[4\] LCD.v(111) " "Inferred latch for \"data\[29\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[5\] LCD.v(111) " "Inferred latch for \"data\[29\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[6\] LCD.v(111) " "Inferred latch for \"data\[29\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[7\] LCD.v(111) " "Inferred latch for \"data\[29\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[0\] LCD.v(111) " "Inferred latch for \"data\[30\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271407 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[1\] LCD.v(111) " "Inferred latch for \"data\[30\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[2\] LCD.v(111) " "Inferred latch for \"data\[30\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[3\] LCD.v(111) " "Inferred latch for \"data\[30\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[4\] LCD.v(111) " "Inferred latch for \"data\[30\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[5\] LCD.v(111) " "Inferred latch for \"data\[30\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[6\] LCD.v(111) " "Inferred latch for \"data\[30\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[7\] LCD.v(111) " "Inferred latch for \"data\[30\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[0\] LCD.v(111) " "Inferred latch for \"data\[31\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[1\] LCD.v(111) " "Inferred latch for \"data\[31\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[2\] LCD.v(111) " "Inferred latch for \"data\[31\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271408 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[3\] LCD.v(111) " "Inferred latch for \"data\[31\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271409 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[4\] LCD.v(111) " "Inferred latch for \"data\[31\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271409 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[5\] LCD.v(111) " "Inferred latch for \"data\[31\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271409 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[6\] LCD.v(111) " "Inferred latch for \"data\[31\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271409 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[7\] LCD.v(111) " "Inferred latch for \"data\[31\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151271409 "|VGA|LCD:lcdout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegOUT SegOUT:SEG0 " "Elaborating entity \"SegOUT\" for hierarchy \"SegOUT:SEG0\"" {  } { { "VGA.v" "SEG0" { Text "C:/HDL/Board/VGA/VGA.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151271439 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1452151271543 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "PLL:pll0 " "Partition \"PLL:pll0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1452151271543 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1452151271543 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1452151271543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1452151271872 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "2 2 " "Using 2 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1452151271888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1452151273099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1452151273099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:21:12 2016 " "Processing started: Thu Jan 07 15:21:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1452151273099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1452151273099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top VGA -c VGA " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1452151273100 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "VGA.v" "Mod0" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "VGA.v" "Mod1" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "VGA.v" "Div0" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "VGA.v" "Mod2" { Text "C:/HDL/Board/VGA/VGA.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "VGA.v" "Mod3" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "VGA.v" "Div1" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA.v" "Mult0" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1452151275774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151275822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276609 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1452151276962 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[0\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[1\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[2\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[3\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[4\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[5\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[6\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[7\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1452151276977 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1452151276977 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 108 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 174 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 220 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1452151276992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1452151276993 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[0\]~synth " "Node \"LCD_D\[0\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[1\]~synth " "Node \"LCD_D\[1\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[2\]~synth " "Node \"LCD_D\[2\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[3\]~synth " "Node \"LCD_D\[3\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[4\]~synth " "Node \"LCD_D\[4\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[5\]~synth " "Node \"LCD_D\[5\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[6\]~synth " "Node \"LCD_D\[6\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[7\]~synth " "Node \"LCD_D\[7\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1452151277504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[0\] VCC " "Pin \"oHEX0_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[1\] VCC " "Pin \"oHEX0_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[2\] VCC " "Pin \"oHEX0_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[3\] VCC " "Pin \"oHEX0_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[4\] VCC " "Pin \"oHEX0_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[5\] VCC " "Pin \"oHEX0_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[6\] VCC " "Pin \"oHEX0_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[0\] VCC " "Pin \"oHEX1_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[1\] VCC " "Pin \"oHEX1_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[2\] VCC " "Pin \"oHEX1_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[3\] VCC " "Pin \"oHEX1_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[4\] VCC " "Pin \"oHEX1_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[5\] VCC " "Pin \"oHEX1_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[6\] VCC " "Pin \"oHEX1_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[0\] VCC " "Pin \"oHEX2_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[1\] VCC " "Pin \"oHEX2_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[2\] VCC " "Pin \"oHEX2_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[3\] VCC " "Pin \"oHEX2_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[4\] VCC " "Pin \"oHEX2_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[5\] VCC " "Pin \"oHEX2_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[6\] VCC " "Pin \"oHEX2_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[0\] VCC " "Pin \"oHEX3_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[1\] VCC " "Pin \"oHEX3_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[2\] VCC " "Pin \"oHEX3_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[3\] VCC " "Pin \"oHEX3_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[4\] VCC " "Pin \"oHEX3_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[5\] VCC " "Pin \"oHEX3_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[6\] VCC " "Pin \"oHEX3_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Pin \"oLEDR\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Pin \"oLEDR\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON VCC " "Pin \"oLCD_ON\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[0\] GND " "Pin \"change\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[1\] GND " "Pin \"change\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[2\] GND " "Pin \"change\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[3\] GND " "Pin \"change\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[4\] GND " "Pin \"change\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[5\] GND " "Pin \"change\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[6\] GND " "Pin \"change\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[7\] GND " "Pin \"change\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[8\] GND " "Pin \"change\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[9\] GND " "Pin \"change\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[10\] GND " "Pin \"change\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[11\] GND " "Pin \"change\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[12\] GND " "Pin \"change\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[13\] GND " "Pin \"change\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[14\] GND " "Pin \"change\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[15\] GND " "Pin \"change\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[16\] GND " "Pin \"change\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[17\] GND " "Pin \"change\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[18\] GND " "Pin \"change\[18\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[19\] GND " "Pin \"change\[19\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[20\] GND " "Pin \"change\[20\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1452151277505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1452151279215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2005 " "Implemented 2005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1824 " "Implemented 1824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1452151279234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1452151279234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:21:19 2016 " "Processing ended: Thu Jan 07 15:21:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1452151279308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1452151273103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1452151273103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:21:12 2016 " "Processing started: Thu Jan 07 15:21:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1452151273103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1452151273103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=PLL:pll0 VGA -c VGA " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=PLL:pll0 VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1452151273103 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "PLL:pll0 " "Starting Logic Optimization and Technology Mapping for Partition PLL:pll0" {  } { { "VGA.v" "pll0" { Text "C:/HDL/Board/VGA/VGA.v" 85 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1452151274049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "PLL:pll0 " "Timing-Driven Synthesis is running on partition \"PLL:pll0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1452151274230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1452151274423 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1452151274423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1452151274423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1452151274423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1452151274454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:21:14 2016 " "Processing ended: Thu Jan 07 15:21:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1452151274454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1452151274454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1452151274454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1452151274454 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1452151279889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HDL/Board/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/HDL/Board/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1452151279968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151281493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:21:21 2016 " "Processing ended: Thu Jan 07 15:21:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151281493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151281493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151281493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151281493 ""}
