
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

               Version L-2016.03-SP1 for linux64 - Apr 11, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_icc_prefs.tcl
############################################################
# 1、逻辑库、技术库等基本参数设定
############################################################
lappend search_path ../ref/db ../ref/tlup
. /opt/Synopsys/ICC2016/libraries/syn /opt/Synopsys/ICC2016/minpower/syn /opt/Synopsys/ICC2016/dw/syn_ver /opt/Synopsys/ICC2016/dw/sim_ver /opt/Foundary_Library/TSMC90/aci/sc-x/synopsys ../ref/db ../ref/tlup
set_app_var target_library "/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db"
/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db
set_app_var link_library "* /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db"
* /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db
#set_min_library sc_max.db -min_version sc_min.db
#set_min_library io_max.db -min_version io_min.db
#set_min_library ram16x128_max.db -min_version ram16x128_min.db
# - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
# TOP_RISCV setup variables
# - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
set my_mw_lib TOP_RISCV
TOP_RISCV
set mw_path "../ref/mw_lib"
../ref/mw_lib
set tech_file " ../ref/tech/cb13_6m.tf"
 ../ref/tech/cb13_6m.tf
set tlup_map "../ref/tlup/cb13_6m.map"
../ref/tlup/cb13_6m.map
set tlup_max "../ref/tlup/cb13_6m_max.tluplus"
../ref/tlup/cb13_6m_max.tluplus
set tlup_min "../ref/tlup/cb13_6m_min.tluplus"
../ref/tlup/cb13_6m_min.tluplus
set top_design   "TOP_RISCV"
TOP_RISCV
set verilog_file "../work/TOP_RISCV.v"
../work/TOP_RISCV.v
set sdc_file     "../work/TOP_RISCV.sdc"
../work/TOP_RISCV.sdc
#set def_file     "../work/TOP_RISCV.def"
set ctrl_file    "opt_ctrl.tcl"
opt_ctrl.tcl
set derive_pg_file    "derive_pg.tcl"
derive_pg.tcl
set MODULE_NAME TOP_RISCV
TOP_RISCV
############################################################
# 2、创建自己的Milkyway文件夹
############################################################
file delete -force $my_mw_lib
create_mw_lib $my_mw_lib -open -technology $tech_file 	-mw_reference_library "$mw_path/sc"
Start to load technology file ../ref/tech/cb13_6m.tf.
Warning: Layer 'PRODUM' is missing the attribute 'minSpacing'. (line 312) (TFCHK-014)
Warning: Layer 'PRODUM' is missing the attribute 'minWidth'. (line 312) (TFCHK-014)
Warning: Layer 'METAL' has a pitch 0.41 that does not match the recommended wire-to-via pitch 0.66. (TFCHK-049)
Warning: Layer 'METAL3' has a pitch 0.41 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL4' has a pitch 0.515 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL5' has a pitch 0.81 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL6' has a pitch 0.97 that does not match the doubled pitch 1.03 or tripled pitch 1.545. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file ../ref/tech/cb13_6m.tf has been loaded successfully.
{TOP_RISCV}
#加载门级网表文件
import_designs $verilog_file 	-format verilog 	-top $top_design
Loading db file '/home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db'
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/ICC2016/libraries/syn/standard.sldb'

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /home/IC/Desktop/risc_cpu/syn/work/TOP_RISCV.v

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/IC/Desktop/risc_cpu/syn/work/TOP_RISCV.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'TOP_RISCV.CEL' now...
Total number of cell instances: 44123
Total number of nets: 44671
Total number of ports: 195 (include 0 PG ports)
Total number of hierarchical cell instances: 68

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
#加载线负载模型
set_tlu_plus_files 	-max_tluplus $tlup_max 	-min_tluplus $tlup_min 	-tech2itf_map  $tlup_map
1
#加载VDD、VSS信息
source $derive_pg_file
Information: connected 44123 power ports and 44123 ground ports
Error: Pin name VDDO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
Error: Pin name VDDQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
reconnected total 241 tie highs and 1098 tie lows
1
#derive_pg_connection -power_net {VDD} -ground_net {VSS} -power_pin {VDD} -ground_pin {VSS}
#加载约束文件
read_sdc $sdc_file
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/sc. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'TOP_RISCV'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (68 designs)              TOP_RISCV.CEL, etc
  cb13fs120_tsmc_max (library) /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db

# GUI Debug: Building dc from empty. -- Time: 2sec 6ms
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
Current design is 'TOP_RISCV'.
Current design is 'TOP_RISCV'.
 Info: hierarchy_separator was changed to /
1
source $ctrl_file
Information: Changed wire load model for 'EX_DW01_cmp6_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'EX_DW01_add_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'EX_DW01_add_2' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'EX_DW01_sub_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'EX_DW_cmp_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'EX' from '(none)' to '16000'. (OPT-170)
Information: Changed wire load model for 'CTRL' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW32_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_2' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW32_0' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'EX_MEM' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'MEM' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW5_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_0' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MEM_WB' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'WB' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'CSR_REGS' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'CLINT' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW_cmp_0' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_sub_2' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_sub_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_inc_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_sub_0' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_sub_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider_DW01_sub_4' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Divider' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'CHECK' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_12' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'PC_DW01_add_0' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'PC' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'IF' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_11' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW32_4' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'IF_ID' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'ID_DW01_add_6' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'ID_DW01_add_7' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'ID' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'REGS' from '(none)' to '70000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_7' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_6' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_6' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_5' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_4' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW32_2' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW32_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_10' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_9' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW64_8' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW5_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DFF_SET_DW1_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'ID_EX' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_inc_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_inc_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_add_1' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_sub_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_sub_2' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Multiplier_DW01_inc_3' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'Multiplier' from '(none)' to '8000'. (OPT-170)
Information: Changed wire load model for 'TOP_RISCV' from 'ForQA' to '140000'. (OPT-170)
Information: Updating graph... (UID-83)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
source zic_timing.tcl
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Information: Updating design information... (UID-85)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:22:55 2024
****************************************

 z Timer is in zero interconnect delay mode.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

  Startpoint: mem_dcache_data_read[32]
              (input port clocked by clk)
  Endpoint: mem_dcache_data_write[32]
            (output port clocked by clk)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_data_read[32] (in)                           0.00 z     1.50 f
  MEM_inst/dcache_data_read[32] (MEM)                     0.00 z     1.50 f
  MEM_inst/U394/CN (clk2d2)                               0.36 z     1.86 r
  MEM_inst/U396/ZN (nr02d0)                               0.09 z     1.95 f
  MEM_inst/U133/Z (or02d1)                                0.13 z     2.08 f
  MEM_inst/U397/ZN (nr02d4)                               0.22 z     2.30 r
  MEM_inst/U392/ZN (invbdk)                               0.23 z     2.53 f
  MEM_inst/dcache_data_write[32] (MEM)                    0.00 z     2.53 f
  mem_dcache_data_write[32] (out)                         0.00 z     2.53 f
  data arrival time                                                  2.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: mem_dcache_ready
              (input port clocked by clk)
  Endpoint: ID_EX_inst/dff12/data_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_ready (in)                                   0.00 z     1.50 f
  MEM_inst/dcache_ready (MEM)                             0.00 z     1.50 f
  MEM_inst/U575/ZN (invbdk)                               0.01 z     1.51 r
  MEM_inst/U160/Z (bufbd7)                                0.10 z     1.61 r
  MEM_inst/U226/Z (buffd7)                                0.11 z     1.73 r
  MEM_inst/U222/ZN (invbd7)                               0.04 z     1.76 f
  MEM_inst/U269/ZN (nd02d2)                               0.05 z     1.82 r
  MEM_inst/U231/ZN (invbd2)                               0.05 z     1.86 f
  MEM_inst/U258/ZN (aoi2222d2)                            0.20 z     2.07 r
  MEM_inst/U229/ZN (nd02d2)                               0.04 z     2.11 f
  MEM_inst/U228/Z (an02d2)                                0.10 z     2.21 f
  MEM_inst/U262/ZN (aon211d4)                             0.26 z     2.47 r
  MEM_inst/U4/ZN (oai211d2)                               0.29 z     2.76 f
  MEM_inst/rd_data_o[22] (MEM)                            0.00 z     2.76 f
  CHECK_inst/mem_rd_data_i[22] (CHECK)                    0.00 z     2.76 f
  CHECK_inst/U119/ZN (nd02d1)                             0.05 z     2.80 r
  CHECK_inst/U121/ZN (nd02d1)                             0.06 z     2.86 f
  CHECK_inst/rs1_data_o[22] (CHECK)                       0.00 z     2.86 f
  ID_inst/chack_rs1_data_i[22] (ID)                       0.00 z     2.86 f
  ID_inst/U335/Z (aor22d4)                                0.27 z     3.13 f
  ID_inst/add_138/A[22] (ID_DW01_add_7)                   0.00 z     3.13 f
  ID_inst/add_138/U521/ZN (nd02d2)                        0.06 z     3.19 r
  ID_inst/add_138/U95/ZN (oai21d1)                        0.23 z     3.42 f
  ID_inst/add_138/U451/Z (an12d2)                         0.18 z     3.60 r
  ID_inst/add_138/U754/ZN (nd02d2)                        0.05 z     3.65 f
  ID_inst/add_138/U782/ZN (aoi21d1)                       0.21 z     3.86 r
  ID_inst/add_138/U343/ZN (oai21d1)                       0.23 z     4.09 f
  ID_inst/add_138/U569/ZN (nd02d2)                        0.05 z     4.14 r
  ID_inst/add_138/U568/ZN (nd02d2)                        0.04 z     4.18 f
  ID_inst/add_138/SUM[25] (ID_DW01_add_7)                 0.00 z     4.18 f
  ID_inst/U1030/Z (aor22d1)                               0.18 z     4.37 f
  ID_inst/id_axi_araddr[25] (ID)                          0.00 z     4.37 f
  ID_EX_inst/id_axi_araddr_i[25] (ID_EX)                  0.00 z     4.37 f
  ID_EX_inst/dff12/data_i[25] (DFF_SET_DW32_2)            0.00 z     4.37 f
  ID_EX_inst/dff12/U71/ZN (nd02d1)                        0.04 z     4.41 r
  ID_EX_inst/dff12/U72/ZN (nd03d0)                        0.08 z     4.49 f
  ID_EX_inst/dff12/data_o_reg[25]/D (dfnrn1)              0.00 z     4.49 f
  data arrival time                                                  4.49

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  ID_EX_inst/dff12/data_o_reg[25]/CP (dfnrn1)             0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ID_EX_inst/dff4/data_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu_jump (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff4/data_o_reg[2]/CP (dfnrb1)               0.00 #     0.00 r
  ID_EX_inst/dff4/data_o_reg[2]/QN (dfnrb1)               0.27 z     0.27 f
  ID_EX_inst/dff4/U35/ZN (invbd2)                         0.05 z     0.32 r
  ID_EX_inst/dff4/data_o[2] (DFF_SET_DW64_8)              0.00 z     0.32 r
  ID_EX_inst/op2_o[2] (ID_EX)                             0.00 z     0.32 r
  EX_inst/op2_i[2] (EX)                                   0.00 z     0.32 r
  EX_inst/U507/ZN (invbd2)                                0.06 z     0.38 f
  EX_inst/U91/Z (buffd7)                                  0.15 z     0.53 f
  EX_inst/U1384/ZN (invbd2)                               0.07 z     0.60 r
  EX_inst/r398/B[2] (EX_DW01_cmp6_1)                      0.00 z     0.60 r
  EX_inst/r398/U472/ZN (inv0d1)                           0.08 z     0.67 f
  EX_inst/r398/U339/ZN (xn02d1)                           0.17 z     0.84 r
  EX_inst/r398/U432/ZN (nr02d1)                           0.19 z     1.03 f
  EX_inst/r398/U510/ZN (aoi21d1)                          0.22 z     1.25 r
  EX_inst/r398/U229/ZN (oai21d1)                          0.20 z     1.45 f
  EX_inst/r398/U413/Z (aor21d1)                           0.15 z     1.60 f
  EX_inst/r398/U412/Z (aor21d1)                           0.15 z     1.75 f
  EX_inst/r398/U422/ZN (aoi21d4)                          0.22 z     1.98 r
  EX_inst/r398/LT (EX_DW01_cmp6_1)                        0.00 z     1.98 r
  EX_inst/U305/ZN (invbd2)                                0.04 z     2.01 f
  EX_inst/U1481/ZN (nd02d2)                               0.03 z     2.05 r
  EX_inst/U1163/ZN (nd02d1)                               0.06 z     2.11 f
  EX_inst/U1915/ZN (nd12d1)                               0.04 z     2.15 r
  EX_inst/U3552/ZN (nd03d0)                               0.08 z     2.23 f
  EX_inst/U1386/Z (aor211d1)                              0.26 z     2.49 f
  EX_inst/jump_en_o (EX)                                  0.00 z     2.49 f
  U24/Z (bufbd2)                                          0.10 z     2.59 f
  CTRL_inst/jump_en_i (CTRL)                              0.00 z     2.59 f
  CTRL_inst/U5/Z (buffd1)                                 0.08 z     2.67 f
  CTRL_inst/U4/ZN (inv0d1)                                0.03 z     2.70 r
  CTRL_inst/U3/ZN (inv0d1)                                0.10 z     2.80 f
  CTRL_inst/jump_en_o (CTRL)                              0.00 z     2.80 f
  U27/ZN (invbd4)                                         0.09 z     2.89 r
  U29/ZN (invbdk)                                         0.23 z     3.12 f
  cpu_jump (out)                                          0.00 z     3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ID_EX_inst/dff7/data_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_inst/pc_o_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff7/data_o_reg[6]/CP (dfnrq1)               0.00 #     0.00 r
  ID_EX_inst/dff7/data_o_reg[6]/Q (dfnrq1)                0.32 z     0.32 f
  ID_EX_inst/dff7/data_o[6] (DFF_SET_DW64_7)              0.00 z     0.32 f
  ID_EX_inst/base_addr_o[6] (ID_EX)                       0.00 z     0.32 f
  EX_inst/base_addr_i[6] (EX)                             0.00 z     0.32 f
  EX_inst/add_119/A[6] (EX_DW01_add_3)                    0.00 z     0.32 f
  EX_inst/add_119/U545/ZN (nr02d1)                        0.20 z     0.52 r
  EX_inst/add_119/U542/ZN (nr02d1)                        0.22 z     0.74 f
  EX_inst/add_119/U675/ZN (aoi21d1)                       0.22 z     0.96 r
  EX_inst/add_119/U458/ZN (oai21d1)                       0.23 z     1.19 f
  EX_inst/add_119/U644/ZN (aoi21d1)                       0.23 z     1.42 r
  EX_inst/add_119/U248/ZN (oai21d1)                       0.24 z     1.65 f
  EX_inst/add_119/U752/Z (aor21d1)                        0.18 z     1.84 f
  EX_inst/add_119/U9/CO (ad01d1)                          0.24 z     2.07 f
  EX_inst/add_119/U8/CO (ad01d1)                          0.24 z     2.32 f
  EX_inst/add_119/U7/CO (ad01d1)                          0.24 z     2.56 f
  EX_inst/add_119/U6/CO (ad01d1)                          0.24 z     2.80 f
  EX_inst/add_119/U5/CO (ad01d1)                          0.24 z     3.04 f
  EX_inst/add_119/U4/CO (ad01d1)                          0.24 z     3.29 f
  EX_inst/add_119/U3/CO (ad01d1)                          0.23 z     3.51 f
  EX_inst/add_119/U750/ZN (xn02d1)                        0.23 z     3.74 f
  EX_inst/add_119/SUM[63] (EX_DW01_add_3)                 0.00 z     3.74 f
  EX_inst/U3218/Z (an02d1)                                0.11 z     3.85 f
  EX_inst/U4155/Z (aor222d1)                              0.23 z     4.08 f
  EX_inst/jump_addr_o[63] (EX)                            0.00 z     4.08 f
  CTRL_inst/jump_addr_i[63] (CTRL)                        0.00 z     4.08 f
  CTRL_inst/U13/Z (bufbd1)                                0.09 z     4.17 f
  CTRL_inst/jump_addr_o[63] (CTRL)                        0.00 z     4.17 f
  PC_inst/jump_addr_i[63] (PC)                            0.00 z     4.17 f
  PC_inst/U39/Z (aor222d1)                                0.32 z     4.49 f
  PC_inst/pc_o_reg[63]/D (dfnrq1)                         0.00 z     4.49 f
  data arrival time                                                  4.49

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  PC_inst/pc_o_reg[63]/CP (dfnrq1)                        0.00       4.75 r
  library setup time                                     -0.08       4.67
  data required time                                                 4.67
  --------------------------------------------------------------------------
  data required time                                                 4.67
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


1
Information: Timer is not in zero interconnect delay mode. (TIM-176)
1
exec cat zic.timing
Warning: Timer is in zero interconnect delay mode. (TIM-177)
Information: Updating design information... (UID-85)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:22:55 2024
****************************************

 z Timer is in zero interconnect delay mode.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

  Startpoint: mem_dcache_data_read[32]
              (input port clocked by clk)
  Endpoint: mem_dcache_data_write[32]
            (output port clocked by clk)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_data_read[32] (in)                           0.00 z     1.50 f
  MEM_inst/dcache_data_read[32] (MEM)                     0.00 z     1.50 f
  MEM_inst/U394/CN (clk2d2)                               0.36 z     1.86 r
  MEM_inst/U396/ZN (nr02d0)                               0.09 z     1.95 f
  MEM_inst/U133/Z (or02d1)                                0.13 z     2.08 f
  MEM_inst/U397/ZN (nr02d4)                               0.22 z     2.30 r
  MEM_inst/U392/ZN (invbdk)                               0.23 z     2.53 f
  MEM_inst/dcache_data_write[32] (MEM)                    0.00 z     2.53 f
  mem_dcache_data_write[32] (out)                         0.00 z     2.53 f
  data arrival time                                                  2.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: mem_dcache_ready
              (input port clocked by clk)
  Endpoint: ID_EX_inst/dff12/data_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_ready (in)                                   0.00 z     1.50 f
  MEM_inst/dcache_ready (MEM)                             0.00 z     1.50 f
  MEM_inst/U575/ZN (invbdk)                               0.01 z     1.51 r
  MEM_inst/U160/Z (bufbd7)                                0.10 z     1.61 r
  MEM_inst/U226/Z (buffd7)                                0.11 z     1.73 r
  MEM_inst/U222/ZN (invbd7)                               0.04 z     1.76 f
  MEM_inst/U269/ZN (nd02d2)                               0.05 z     1.82 r
  MEM_inst/U231/ZN (invbd2)                               0.05 z     1.86 f
  MEM_inst/U258/ZN (aoi2222d2)                            0.20 z     2.07 r
  MEM_inst/U229/ZN (nd02d2)                               0.04 z     2.11 f
  MEM_inst/U228/Z (an02d2)                                0.10 z     2.21 f
  MEM_inst/U262/ZN (aon211d4)                             0.26 z     2.47 r
  MEM_inst/U4/ZN (oai211d2)                               0.29 z     2.76 f
  MEM_inst/rd_data_o[22] (MEM)                            0.00 z     2.76 f
  CHECK_inst/mem_rd_data_i[22] (CHECK)                    0.00 z     2.76 f
  CHECK_inst/U119/ZN (nd02d1)                             0.05 z     2.80 r
  CHECK_inst/U121/ZN (nd02d1)                             0.06 z     2.86 f
  CHECK_inst/rs1_data_o[22] (CHECK)                       0.00 z     2.86 f
  ID_inst/chack_rs1_data_i[22] (ID)                       0.00 z     2.86 f
  ID_inst/U335/Z (aor22d4)                                0.27 z     3.13 f
  ID_inst/add_138/A[22] (ID_DW01_add_7)                   0.00 z     3.13 f
  ID_inst/add_138/U521/ZN (nd02d2)                        0.06 z     3.19 r
  ID_inst/add_138/U95/ZN (oai21d1)                        0.23 z     3.42 f
  ID_inst/add_138/U451/Z (an12d2)                         0.18 z     3.60 r
  ID_inst/add_138/U754/ZN (nd02d2)                        0.05 z     3.65 f
  ID_inst/add_138/U782/ZN (aoi21d1)                       0.21 z     3.86 r
  ID_inst/add_138/U343/ZN (oai21d1)                       0.23 z     4.09 f
  ID_inst/add_138/U569/ZN (nd02d2)                        0.05 z     4.14 r
  ID_inst/add_138/U568/ZN (nd02d2)                        0.04 z     4.18 f
  ID_inst/add_138/SUM[25] (ID_DW01_add_7)                 0.00 z     4.18 f
  ID_inst/U1030/Z (aor22d1)                               0.18 z     4.37 f
  ID_inst/id_axi_araddr[25] (ID)                          0.00 z     4.37 f
  ID_EX_inst/id_axi_araddr_i[25] (ID_EX)                  0.00 z     4.37 f
  ID_EX_inst/dff12/data_i[25] (DFF_SET_DW32_2)            0.00 z     4.37 f
  ID_EX_inst/dff12/U71/ZN (nd02d1)                        0.04 z     4.41 r
  ID_EX_inst/dff12/U72/ZN (nd03d0)                        0.08 z     4.49 f
  ID_EX_inst/dff12/data_o_reg[25]/D (dfnrn1)              0.00 z     4.49 f
  data arrival time                                                  4.49

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  ID_EX_inst/dff12/data_o_reg[25]/CP (dfnrn1)             0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ID_EX_inst/dff4/data_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu_jump (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff4/data_o_reg[2]/CP (dfnrb1)               0.00 #     0.00 r
  ID_EX_inst/dff4/data_o_reg[2]/QN (dfnrb1)               0.27 z     0.27 f
  ID_EX_inst/dff4/U35/ZN (invbd2)                         0.05 z     0.32 r
  ID_EX_inst/dff4/data_o[2] (DFF_SET_DW64_8)              0.00 z     0.32 r
  ID_EX_inst/op2_o[2] (ID_EX)                             0.00 z     0.32 r
  EX_inst/op2_i[2] (EX)                                   0.00 z     0.32 r
  EX_inst/U507/ZN (invbd2)                                0.06 z     0.38 f
  EX_inst/U91/Z (buffd7)                                  0.15 z     0.53 f
  EX_inst/U1384/ZN (invbd2)                               0.07 z     0.60 r
  EX_inst/r398/B[2] (EX_DW01_cmp6_1)                      0.00 z     0.60 r
  EX_inst/r398/U472/ZN (inv0d1)                           0.08 z     0.67 f
  EX_inst/r398/U339/ZN (xn02d1)                           0.17 z     0.84 r
  EX_inst/r398/U432/ZN (nr02d1)                           0.19 z     1.03 f
  EX_inst/r398/U510/ZN (aoi21d1)                          0.22 z     1.25 r
  EX_inst/r398/U229/ZN (oai21d1)                          0.20 z     1.45 f
  EX_inst/r398/U413/Z (aor21d1)                           0.15 z     1.60 f
  EX_inst/r398/U412/Z (aor21d1)                           0.15 z     1.75 f
  EX_inst/r398/U422/ZN (aoi21d4)                          0.22 z     1.98 r
  EX_inst/r398/LT (EX_DW01_cmp6_1)                        0.00 z     1.98 r
  EX_inst/U305/ZN (invbd2)                                0.04 z     2.01 f
  EX_inst/U1481/ZN (nd02d2)                               0.03 z     2.05 r
  EX_inst/U1163/ZN (nd02d1)                               0.06 z     2.11 f
  EX_inst/U1915/ZN (nd12d1)                               0.04 z     2.15 r
  EX_inst/U3552/ZN (nd03d0)                               0.08 z     2.23 f
  EX_inst/U1386/Z (aor211d1)                              0.26 z     2.49 f
  EX_inst/jump_en_o (EX)                                  0.00 z     2.49 f
  U24/Z (bufbd2)                                          0.10 z     2.59 f
  CTRL_inst/jump_en_i (CTRL)                              0.00 z     2.59 f
  CTRL_inst/U5/Z (buffd1)                                 0.08 z     2.67 f
  CTRL_inst/U4/ZN (inv0d1)                                0.03 z     2.70 r
  CTRL_inst/U3/ZN (inv0d1)                                0.10 z     2.80 f
  CTRL_inst/jump_en_o (CTRL)                              0.00 z     2.80 f
  U27/ZN (invbd4)                                         0.09 z     2.89 r
  U29/ZN (invbdk)                                         0.23 z     3.12 f
  cpu_jump (out)                                          0.00 z     3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: ID_EX_inst/dff7/data_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_inst/pc_o_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff7/data_o_reg[6]/CP (dfnrq1)               0.00 #     0.00 r
  ID_EX_inst/dff7/data_o_reg[6]/Q (dfnrq1)                0.32 z     0.32 f
  ID_EX_inst/dff7/data_o[6] (DFF_SET_DW64_7)              0.00 z     0.32 f
  ID_EX_inst/base_addr_o[6] (ID_EX)                       0.00 z     0.32 f
  EX_inst/base_addr_i[6] (EX)                             0.00 z     0.32 f
  EX_inst/add_119/A[6] (EX_DW01_add_3)                    0.00 z     0.32 f
  EX_inst/add_119/U545/ZN (nr02d1)                        0.20 z     0.52 r
  EX_inst/add_119/U542/ZN (nr02d1)                        0.22 z     0.74 f
  EX_inst/add_119/U675/ZN (aoi21d1)                       0.22 z     0.96 r
  EX_inst/add_119/U458/ZN (oai21d1)                       0.23 z     1.19 f
  EX_inst/add_119/U644/ZN (aoi21d1)                       0.23 z     1.42 r
  EX_inst/add_119/U248/ZN (oai21d1)                       0.24 z     1.65 f
  EX_inst/add_119/U752/Z (aor21d1)                        0.18 z     1.84 f
  EX_inst/add_119/U9/CO (ad01d1)                          0.24 z     2.07 f
  EX_inst/add_119/U8/CO (ad01d1)                          0.24 z     2.32 f
  EX_inst/add_119/U7/CO (ad01d1)                          0.24 z     2.56 f
  EX_inst/add_119/U6/CO (ad01d1)                          0.24 z     2.80 f
  EX_inst/add_119/U5/CO (ad01d1)                          0.24 z     3.04 f
  EX_inst/add_119/U4/CO (ad01d1)                          0.24 z     3.29 f
  EX_inst/add_119/U3/CO (ad01d1)                          0.23 z     3.51 f
  EX_inst/add_119/U750/ZN (xn02d1)                        0.23 z     3.74 f
  EX_inst/add_119/SUM[63] (EX_DW01_add_3)                 0.00 z     3.74 f
  EX_inst/U3218/Z (an02d1)                                0.11 z     3.85 f
  EX_inst/U4155/Z (aor222d1)                              0.23 z     4.08 f
  EX_inst/jump_addr_o[63] (EX)                            0.00 z     4.08 f
  CTRL_inst/jump_addr_i[63] (CTRL)                        0.00 z     4.08 f
  CTRL_inst/U13/Z (bufbd1)                                0.09 z     4.17 f
  CTRL_inst/jump_addr_o[63] (CTRL)                        0.00 z     4.17 f
  PC_inst/jump_addr_i[63] (PC)                            0.00 z     4.17 f
  PC_inst/U39/Z (aor222d1)                                0.32 z     4.49 f
  PC_inst/pc_o_reg[63]/D (dfnrq1)                         0.00 z     4.49 f
  data arrival time                                                  4.49

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  PC_inst/pc_o_reg[63]/CP (dfnrq1)                        0.00       4.75 r
  library setup time                                     -0.08       4.67
  data required time                                                 4.67
  --------------------------------------------------------------------------
  data required time                                                 4.67
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


1
remove_ideal_network [get_ports scan_en]
Warning: No port objects matched 'scan_en' (SEL-004)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
0
save_mw_cel -as TOP_RISCV_data_setup
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named TOP_RISCV_data_setup. (UIG-5)
1
############################################################
# 3、布局规划floorplan
############################################################
# 读入布局信息并布局
#read_def $def_file
set_pnet_options -complete {METAL3 METAL4}
1
create_floorplan -start_first_row -flip_first_row -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Number of terminals created: 195.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
TOP_RISCV              195
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.702
	Number Of Rows = 240
	Core Width = 887.65
	Core Height = 885.6
	Aspect Ratio = 0.998
	Double Back ON
	Flip First Row = YES
	Start From First Row = YES
Planner run through successfully.
1
create_floorplan -core_utilization 0.701901 -core_aspect_ratio 0.997691 -start_first_row -flip_first_row -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10
There are 195 pins in total
Start to create wire tracks ...
Number of terminals created: 195.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
TOP_RISCV              195
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.702
	Number Of Rows = 240
	Core Width = 887.65
	Core Height = 885.6
	Aspect Ratio = 0.998
	Double Back ON
	Flip First Row = YES
	Start From First Row = YES
Planner run through successfully.
1
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 1 -left_segment_layer METAL6 -left_segment_width 3 -right_offset 1 -right_segment_layer METAL6 -right_segment_width 3 -bottom_offset 1 -bottom_segment_layer METAL5 -bottom_segment_width 3 -top_offset 1 -top_segment_layer METAL5 -top_segment_width 3
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      283M Data =        0M
1
preroute_standard_cells -connect horizontal  -remove_floating_pieces  -fill_empty_rows  -port_filter_mode off -cell_master_filter_mode off -cell_instance_filter_mode off -voltage_area_filter_mode off -route_type {P/G Std. Cell Pin Conn}
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6

Info: using template cell aoi31d1 for empty rows
Prerouting standard cells horizontally: 
 [10.00%]  
 [20.00%]  
 [30.00%]  
 [40.00%]  
 [50.00%]  
 [60.00%]  
 [70.00%]  
 [80.00%]  
 [90.00%]  
 [100.00%]  
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      283M Data =        1M
1
preroute_instances
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      283M Data =        0M
1
create_fp_placement
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block Multiplier_inst
block REGS_inst
block ID_inst
block Divider_inst
block EX_inst
Above hierarchy nodes are selected for grouping
  29 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 44123 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 232
Num non-zero wt nets = 44303
Num     zero wt nets = 0
A net with highest fanout (49) is REGS_inst/n18516
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : TOP_RISCV
Version    : L-2016.03-SP1
Date       : Fri Apr  5 10:23:01 2024
*********************************************

Total wirelength: 1710707.76
Number of 100x100 tracks cell density regions: 441
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 74.05% (at 292 372 332 412)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:02 2024
****************************************
Std cell utilization: 70.19%  (364708/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 70.19%  (364708/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        364708   sites, (non-fixed:364708 fixed:0)
                      44123    cells, (non-fixed:44123  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       181 
Avg. std cell width:  4.82 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:02 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    10000.00    10000.00    via additive      0.00
METAL4     complete    10000.00    10000.00    via additive      0.00
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 44123 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:04 2024
****************************************

avg cell displacement:    0.989 um ( 0.27 row height)
max cell displacement:    5.460 um ( 1.48 row height)
std deviation:            0.523 um ( 0.14 row height)
number of cell moved:     44123 cells (out of 44123 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
legalize_fp_placement
Warning: The command legalize_fp_placement is obsolete.  Use legalize_placement instead. (VFP-401)
Begin Overlap Removal Input Checking ...
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  41 blocks freed
  0 bytes freed
Checking successful.
End Overlap Removal Input Checking
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
*********************************
 Fri Apr  5 10:23:04 2024
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
    Speed = medium
    Running Mode = cellSpacing(-1.00)
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
    Location Constraint = noCellUnderM3M4
  Reading netlist information from DB ...
    44123 placeable cells
    0 cover cells
    195 IO cells/pins
    44318 cell instances
    44662 nets
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    region mode: (opt netlist) free-style
    4 hard placement blockages
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    1862 nets have positive weight
    average positive net weight (>=2) = 2.0
    positive net weight range = [2, 3]
    standard deviation of net weight = 0.17
    1 net(s) treated as CLOCK for clustering
    1 clock nets, 4299 clocked instances (9.74%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      364708       519600
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 240 row segments
    RowArea1 = total row area = 786102.84 micron^2
    RowArea2 = RowArea1 - macros = 786102.84 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 786102.84 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 786102.84 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 786102.84 micron^2
    RowArea6 = RowArea5 - soft blockages = 786102.84 micron^2
    RowArea7 = RowArea6 - misc unusable area = 786102.84 micron^2
    44123 placeable standard cells in 551766.73 micron^2
    195 IO pads cells/pins in 0.00 micron^2
    cell/row utilization of array <unit> = 70.19%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    max local area utilization set to be 94.04%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    Initialization Time: 0 seconds.
    PR summary UTIL CHECKPOINT #3081

Starting ECO Placement ...
    no cell outside core area to be placed
    0 cells overlap in focus area
    Global Placement Time:	0 seconds.

Starting Area-based Overlap Removal ...
    reason: 
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
      placement of 0 cells are changed (0 moved, 0 rotated)
    overlaps removal finished
    Overlap Removal Time:	0 seconds.

Starting Detailed Optimization ...
    No movable cell instances in ECO mode
    Detailed Placement Time:	0 seconds.

Writing Cell Placement ...
ECO report: Placement of 0 cells in core area are changed
            0 cells moved, 0 cells rotated
    DB Update Time:	0 seconds.

Reporting placement quality ...
	@@@ horizontal bboxLength (wireLength) = 770558 (911168) (micron)
	@@@ vertical   bboxLength (wireLength) = 882131 (1053992) (micron)
	@@@ total      bboxLength (wireLength) = 1652689 (1965160) (micron)
	@@@ average length per net = 37.00 (44.00) (micron)
        No placement map created
    Placement Report Time:	0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:00
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Completed Overlap Removal.
1
save_mw_cel -as TOP_RISCV_floorplanned
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named TOP_RISCV_floorplanned. (UIG-5)
1
############################################################
# 4、布局placement，放置基本单元
############################################################
place_opt
Information: linking reference library : /home/IC/Desktop/risc_cpu/syn/ref/mw_lib/sc. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'TOP_RISCV'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (68 designs)              TOP_RISCV.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/IC/Desktop/risc_cpu/syn/ref/db/sc_max.db

# GUI Debug: Building dc from empty. -- Time: 1sec 551ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast_leakage.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fastz.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/slow.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical_leakage.db'

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...14%...29%...43%...57%...71%...86%...100% done.
Memory usage for placement task 95 Mbytes -- main task 490 Mbytes.

  Coarse Placement Complete
  --------------------------

Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 697

 Processing Buffer Trees ... 

Warning: New port 'EX_MEM_inst/dff8/IN0' is generated to sub_module 'EX_MEM_inst/dff8' as an additional of original port 'EX_MEM_inst/dff8/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff7/IN0' is generated to sub_module 'EX_MEM_inst/dff7' as an additional of original port 'EX_MEM_inst/dff7/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff6/IN0' is generated to sub_module 'EX_MEM_inst/dff6' as an additional of original port 'EX_MEM_inst/dff6/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff9/IN0' is generated to sub_module 'EX_MEM_inst/dff9' as an additional of original port 'EX_MEM_inst/dff9/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff2/IN0' is generated to sub_module 'EX_MEM_inst/dff2' as an additional of original port 'EX_MEM_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'EX_MEM_inst/dff1/IN0' is generated to sub_module 'EX_MEM_inst/dff1' as an additional of original port 'EX_MEM_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff2/IN0' is generated to sub_module 'ID_EX_inst/dff2' as an additional of original port 'ID_EX_inst/dff2/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN0' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'PC_inst/dff1/IN0' is generated to sub_module 'PC_inst/dff1' as an additional of original port 'PC_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'PC_inst/IN0' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN1' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff1/IN0' is generated to sub_module 'IF_ID_inst/dff1' as an additional of original port 'IF_ID_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN0' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff3/IN0' is generated to sub_module 'ID_EX_inst/dff3' as an additional of original port 'ID_EX_inst/dff3/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN2' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff7/IN0' is generated to sub_module 'ID_EX_inst/dff7' as an additional of original port 'ID_EX_inst/dff7/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN3' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN4' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff4/IN0' is generated to sub_module 'ID_EX_inst/dff4' as an additional of original port 'ID_EX_inst/dff4/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN5' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff1/IN0' is generated to sub_module 'ID_EX_inst/dff1' as an additional of original port 'ID_EX_inst/dff1/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN6' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff5/IN0' is generated to sub_module 'ID_EX_inst/dff5' as an additional of original port 'ID_EX_inst/dff5/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN7' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff2/IN0' is generated to sub_module 'IF_ID_inst/dff2' as an additional of original port 'IF_ID_inst/dff2/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN1' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN8' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff11/IN0' is generated to sub_module 'ID_EX_inst/dff11' as an additional of original port 'ID_EX_inst/dff11/hold_flag_i[0]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN9' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[0]'. (PSYN-850)
    [70]  10% ...
Warning: New port 'ID_EX_inst/dff2/IN1' is generated to sub_module 'ID_EX_inst/dff2' as an additional of original port 'ID_EX_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN10' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/dff1/IN1' is generated to sub_module 'PC_inst/dff1' as an additional of original port 'PC_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/IN1' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN11' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'PC_inst/IN2' is generated to sub_module 'PC_inst' as an additional of original port 'PC_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff1/IN1' is generated to sub_module 'IF_ID_inst/dff1' as an additional of original port 'IF_ID_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN2' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff3/IN1' is generated to sub_module 'ID_EX_inst/dff3' as an additional of original port 'ID_EX_inst/dff3/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN12' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff7/IN1' is generated to sub_module 'ID_EX_inst/dff7' as an additional of original port 'ID_EX_inst/dff7/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN13' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN14' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff4/IN1' is generated to sub_module 'ID_EX_inst/dff4' as an additional of original port 'ID_EX_inst/dff4/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN15' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff1/IN1' is generated to sub_module 'ID_EX_inst/dff1' as an additional of original port 'ID_EX_inst/dff1/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN16' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff5/IN1' is generated to sub_module 'ID_EX_inst/dff5' as an additional of original port 'ID_EX_inst/dff5/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN17' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/dff2/IN1' is generated to sub_module 'IF_ID_inst/dff2' as an additional of original port 'IF_ID_inst/dff2/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'IF_ID_inst/IN3' is generated to sub_module 'IF_ID_inst' as an additional of original port 'IF_ID_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN18' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/dff11/IN1' is generated to sub_module 'ID_EX_inst/dff11' as an additional of original port 'ID_EX_inst/dff11/hold_flag_i[1]'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN19' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/hold_flag_i[1]'. (PSYN-850)
    [140]  20% ...
Warning: New port 'REGS_inst/IN0' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN0' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs2_addr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN1' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN2' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[1]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN1' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs2_addr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN3' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN4' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN5' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN6' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg2_raddr_i[4]'. (PSYN-850)
Warning: New port 'REGS_inst/IN7' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN2' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN3' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN8' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN9' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'REGS_inst/IN10' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[0]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN4' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN11' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[1]'. (PSYN-850)
Warning: New port 'REGS_inst/IN12' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[1]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN5' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN13' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN14' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[2]'. (PSYN-850)
Warning: New port 'REGS_inst/IN15' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[3]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN6' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN16' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN17' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[4]'. (PSYN-850)
Warning: New port 'CHECK_inst/IN7' is generated to sub_module 'CHECK_inst' as an additional of original port 'CHECK_inst/rs1_addr_i[4]'. (PSYN-850)
Warning: New port 'REGS_inst/IN18' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/reg1_raddr_i[4]'. (PSYN-850)
    [210]  30% ...
    [280]  40% ...
    [350]  50% ...
    [420]  60% ...
Warning: New port 'Divider_inst/r391/IN0' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[50]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN1' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[40]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN2' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[4]'. (PSYN-850)
Warning: New port 'ID_inst/add_138/IN0' is generated to sub_module 'ID_inst/add_138' as an additional of original port 'ID_inst/add_138/B[8]'. (PSYN-850)
    [490]  70% ...
Warning: New port 'ID_inst/add_138/IN1' is generated to sub_module 'ID_inst/add_138' as an additional of original port 'ID_inst/add_138/B[9]'. (PSYN-850)
Warning: New port 'ID_inst/add_203/IN0' is generated to sub_module 'ID_inst/add_203' as an additional of original port 'ID_inst/add_203/B[11]'. (PSYN-850)
Warning: New port 'ID_inst/IN0' is generated to sub_module 'ID_inst' as an additional of original port 'ID_inst/rom_inst_i[31]'. (PSYN-850)
Warning: New port 'EX_inst/IN2' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[14]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN0' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[2]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN1' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[16]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN0' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN3' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[13]'. (PSYN-850)
Warning: New port 'EX_inst/IN4' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[13]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN2' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[8]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN1' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[10]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN3' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[10]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN2' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN4' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN5' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[20]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN6' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[18]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN3' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[14]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN4' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[48]'. (PSYN-850)
    [560]  80% ...
Warning: New port 'EX_inst/IN5' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN6' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN7' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[21]'. (PSYN-850)
Warning: New port 'EX_inst/IN8' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN9' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN10' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN11' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[14]'. (PSYN-850)
Warning: New port 'EX_inst/IN12' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/inst_i[12]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN7' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[24]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN8' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[6]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN5' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[42]'. (PSYN-850)
Warning: New port 'EX_inst/IN13' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN14' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN15' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN16' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[16]'. (PSYN-850)
Warning: New port 'EX_inst/IN17' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN18' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN19' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN20' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[15]'. (PSYN-850)
Warning: New port 'EX_inst/IN21' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN22' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN23' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN24' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[19]'. (PSYN-850)
Warning: New port 'EX_inst/IN25' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN26' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN27' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN28' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[37]'. (PSYN-850)
Warning: New port 'EX_inst/IN29' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN30' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN31' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN32' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[26]'. (PSYN-850)
Warning: New port 'EX_inst/IN33' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN34' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN35' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'EX_inst/IN36' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[40]'. (PSYN-850)
Warning: New port 'Multiplier_inst/r323/IN9' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[14]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN6' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[24]'. (PSYN-850)
Warning: New port 'Divider_inst/r391/IN7' is generated to sub_module 'Divider_inst/r391' as an additional of original port 'Divider_inst/r391/B[12]'. (PSYN-850)
    [630]  90% ...
Warning: New port 'Multiplier_inst/r323/IN10' is generated to sub_module 'Multiplier_inst/r323' as an additional of original port 'Multiplier_inst/r323/A[4]'. (PSYN-850)
Warning: New port 'Multiplier_inst/sub_add_126_b0/IN3' is generated to sub_module 'Multiplier_inst/sub_add_126_b0' as an additional of original port 'Multiplier_inst/sub_add_126_b0/B[4]'. (PSYN-850)
Warning: New port 'EX_inst/IN37' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/sub_113/IN0' is generated to sub_module 'EX_inst/sub_113' as an additional of original port 'EX_inst/sub_113/B[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN38' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN39' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN40' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[0]'. (PSYN-850)
Warning: New port 'EX_inst/IN41' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN42' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN43' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN44' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[5]'. (PSYN-850)
Warning: New port 'EX_inst/IN45' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN46' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN47' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN48' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[2]'. (PSYN-850)
Warning: New port 'EX_inst/IN49' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'EX_inst/IN50' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'EX_inst/IN51' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'EX_inst/IN52' is generated to sub_module 'EX_inst' as an additional of original port 'EX_inst/op2_i[3]'. (PSYN-850)
Warning: New port 'REGS_inst/IN19' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/rst'. (PSYN-850)
Warning: New port 'Divider_inst/IN0' is generated to sub_module 'Divider_inst' as an additional of original port 'Divider_inst/rst'. (PSYN-850)
Warning: New port 'Multiplier_inst/IN0' is generated to sub_module 'Multiplier_inst' as an additional of original port 'Multiplier_inst/rst'. (PSYN-850)
Warning: New port 'CLINT_inst/IN0' is generated to sub_module 'CLINT_inst' as an additional of original port 'CLINT_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN9' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN10' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN96' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN97' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN11' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN12' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN98' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN99' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN100' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN101' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN102' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN103' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN104' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN105' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN106' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN13' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN107' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'ID_EX_inst/IN108' is generated to sub_module 'ID_EX_inst' as an additional of original port 'ID_EX_inst/rst'. (PSYN-850)
Warning: New port 'Multiplier_inst/IN1' is generated to sub_module 'Multiplier_inst' as an additional of original port 'Multiplier_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN14' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'EX_MEM_inst/IN15' is generated to sub_module 'EX_MEM_inst' as an additional of original port 'EX_MEM_inst/rst'. (PSYN-850)
Warning: New port 'REGS_inst/IN20' is generated to sub_module 'REGS_inst' as an additional of original port 'REGS_inst/rst'. (PSYN-850)
    [697] 100% Done ...


Information: Automatic high-fanout synthesis deletes 5043 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 1451 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : METAL5
    Derived Maximum Upper Layer   : METAL6
  ------------------------------------------
  Total 112 nets to be assigned.
Information: Updating design information... (UID-85)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Total 32 nets assigned with min/max constraint.
  Total 32 nets assigned with min/max constraint by tool.





  Design  WNS: 0.28  TNS: 42.46  Number of Violating Paths: 228

  Nets with DRC Violations: 243
  Total moveable cell area: 518735.6
  Total fixed cell area: 0.0
  Total physical cell area: 518735.6
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   85718.8      0.28      43.3      29.3                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   85718.8      0.28      43.3      29.3                          
    0:00:23   85810.5      0.28      42.9      24.9                          
    0:00:24   85877.2      0.28      30.9      22.1                          
    0:00:24   85911.2      0.28      30.3      21.7                          
    0:00:24   85933.2      0.28      30.3      21.5                          
    0:00:24   85961.8      0.28      30.3      21.2                          
    0:00:25   85980.8      0.15      10.4      20.4                          


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   85980.8      0.15      10.4      20.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   85980.8      0.15      10.4      20.4                          
    0:00:26   85992.8      0.00       0.0      20.7                          
    0:00:26   85872.2      0.00       0.0      20.7                          
    0:00:26   85872.2      0.00       0.0      20.7                          
    0:00:26   85872.2      0.00       0.0      20.7                          
    0:00:26   85872.2      0.00       0.0      20.7                          
    0:00:26   85872.2      0.00       0.0      20.7                          
    0:00:27   85783.0      0.00       0.0      20.7                          
    0:00:27   85783.0      0.00       0.0      20.7                          
    0:00:27   85780.2      0.00       0.0      20.7                          
    0:00:27   85780.2      0.00       0.0      20.7                          
    0:00:27   85780.2      0.00       0.0      20.7                          
    0:00:27   85780.2      0.00       0.0      20.7                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 95
  Total moveable cell area: 519107.8
  Total fixed cell area: 0.0
  Total physical cell area: 519107.8
  Core area: (10000 10000 897650 895600)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...60%...70%...80%...90%...100% done.
Memory usage for placement task 118 Mbytes -- main task 531 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:55 2024
****************************************
Std cell utilization: 66.04%  (343121/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 66.04%  (343121/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        343121   sites, (non-fixed:343121 fixed:0)
                      40533    cells, (non-fixed:40533  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       186 
Avg. std cell width:  4.89 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:55 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 40533 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:23:56 2024
****************************************

avg cell displacement:    0.983 um ( 0.27 row height)
max cell displacement:    4.903 um ( 1.33 row height)
std deviation:            0.512 um ( 0.14 row height)
number of cell moved:     40533 cells (out of 40533 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 96
  Total moveable cell area: 519107.8
  Total fixed cell area: 0.0
  Total physical cell area: 519107.8
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   85780.2      0.00       0.0      20.7                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   85780.2      0.00       0.0      20.7                          
    0:00:51   85784.0      0.00       0.0      20.4                          


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
    0:00:52   85784.0      0.00       0.0      20.4                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:01 2024
****************************************
Std cell utilization: 66.04%  (343136/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 66.04%  (343136/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        343136   sites, (non-fixed:343136 fixed:0)
                      40535    cells, (non-fixed:40535  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       186 
Avg. std cell width:  4.89 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:01 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 15 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:02 2024
****************************************

avg cell displacement:    1.100 um ( 0.30 row height)
max cell displacement:    3.392 um ( 0.92 row height)
std deviation:            1.176 um ( 0.32 row height)
number of cell moved:        14 cells (out of 40535 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 91
  Total moveable cell area: 519130.5
  Total fixed cell area: 0.0
  Total physical cell area: 519130.5
  Core area: (10000 10000 897650 895600)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56   85784.0      0.00       0.0      20.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
    0:00:57   85784.0      0.00       0.0      20.4                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:06 2024
****************************************
Std cell utilization: 66.04%  (343136/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 66.04%  (343136/(519600-0))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        343136   sites, (non-fixed:343136 fixed:0)
                      40535    cells, (non-fixed:40535  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       186 
Avg. std cell width:  4.89 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:06 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:06 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 91
  Total moveable cell area: 519130.5
  Total fixed cell area: 0.0
  Total physical cell area: 519130.5
  Core area: (10000 10000 897650 895600)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 48, MEM: 557821952


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.06
  Critical Path Slack:           1.44
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          3.12
  Critical Path Slack:           0.05
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.20
  Critical Path Slack:           0.80
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          4.65
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         67
  Hierarchical Port Count:      15269
  Leaf Cell Count:              40535
  Buf/Inv Cell Count:            8525
  Buf Cell Count:                1803
  Inv Cell Count:                7154
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     35678
  Sequential Cell Count:         4857
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        56157.25
  Noncombinational Area:     29626.75
  Buf/Inv Area:              11838.25
  Total Buffer Area:          5401.25
  Total Inverter Area:        8813.00
  Macro/Black Box Area:          0.00
  Net Area:                  31148.32
  Net XLength        :      805283.69
  Net YLength        :      818527.25
  -----------------------------------
  Cell Area:                 85784.00
  Design Area:              116932.32
  Net Length        :      1623811.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         42709
  Nets With Violations:            91
  Max Trans Violations:            91
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.92
  -----------------------------------------
  Overall Compile Time:                6.12
  Overall Compile Wall Clock Time:     7.14



Information: Updating database...
1
redirect -tee place_opt.timing {report_timing}
Information: Updating graph... (UID-83)
Warning: Design 'TOP_RISCV' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:24:12 2024
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

  Startpoint: mem_dcache_data_read[37]
              (input port clocked by clk)
  Endpoint: mem_dcache_data_write[37]
            (output port clocked by clk)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_data_read[37] (in)                           0.00       1.50 f
  MEM_inst/dcache_data_read[37] (MEM)                     0.00       1.50 f
  MEM_inst/U342/CN (clk2d2)                               0.36 *     1.86 r
  MEM_inst/U344/ZN (nr02d0)                               0.09 *     1.95 f
  MEM_inst/U130/Z (or02d1)                                0.13 *     2.08 f
  MEM_inst/U345/ZN (nr02d4)                               0.22 *     2.30 r
  MEM_inst/dcache_data_write[37] (MEM)                    0.00       2.30 r
  U266/ZN (invbdk)                                        0.24 *     2.55 f
  mem_dcache_data_write[37] (out)                         0.02 *     2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: mem_dcache_ready
              (input port clocked by clk)
  Endpoint: ID_EX_inst/dff12/data_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 r
  mem_dcache_ready (in)                                   0.00       1.50 r
  MEM_inst/dcache_ready (MEM)                             0.00       1.50 r
  MEM_inst/U5/Z (bufbda)                                  0.15 *     1.65 r
  MEM_inst/U10/ZN (inv0d1)                                0.11 *     1.75 f
  MEM_inst/U236/Z (an12d2)                                0.20 *     1.95 r
  MEM_inst/U258/ZN (aoi2222d2)                            0.37 *     2.32 f
  MEM_inst/U229/ZN (nd02d2)                               0.04 *     2.36 r
  MEM_inst/U228/Z (an02d2)                                0.11 *     2.46 r
  MEM_inst/U262/ZN (aon211d4)                             0.29 *     2.75 f
  MEM_inst/U204/ZN (invbd4)                               0.06 *     2.82 r
  MEM_inst/U186/Z (aor211d2)                              0.18 *     2.99 r
  MEM_inst/rd_data_o[16] (MEM)                            0.00       2.99 r
  CHECK_inst/mem_rd_data_i[16] (CHECK)                    0.00       2.99 r
  CHECK_inst/U112/ZN (nd02d2)                             0.06 *     3.05 f
  CHECK_inst/U174/ZN (nd02d2)                             0.05 *     3.11 r
  CHECK_inst/rs1_data_o[16] (CHECK)                       0.00       3.11 r
  ID_inst/chack_rs1_data_i[16] (ID)                       0.00       3.11 r
  ID_inst/U593/ZN (nd02d2)                                0.06 *     3.17 f
  ID_inst/U609/ZN (nd02d2)                                0.06 *     3.22 r
  ID_inst/add_138/A[16] (ID_DW01_add_7)                   0.00       3.22 r
  ID_inst/add_138/U748/ZN (nr02d0)                        0.08 *     3.30 f
  ID_inst/add_138/U346/Z (bufbd2)                         0.11 *     3.41 f
  ID_inst/add_138/U562/ZN (nr02d0)                        0.07 *     3.49 r
  ID_inst/add_138/U477/ZN (nd02d4)                        0.20 *     3.69 f
  ID_inst/add_138/U728/ZN (nr02d4)                        0.20 *     3.89 r
  ID_inst/add_138/U439/ZN (inv0d2)                        0.05 *     3.94 f
  ID_inst/add_138/U721/ZN (invbd2)                        0.02 *     3.97 r
  ID_inst/add_138/U495/ZN (nd02d0)                        0.07 *     4.04 f
  ID_inst/add_138/U566/ZN (nr02d0)                        0.07 *     4.11 r
  ID_inst/add_138/U567/ZN (nr02d0)                        0.09 *     4.20 f
  ID_inst/add_138/U679/ZN (xn02d1)                        0.22 *     4.41 f
  ID_inst/add_138/SUM[30] (ID_DW01_add_7)                 0.00       4.41 f
  ID_inst/U573/ZN (nd02d1)                                0.06 *     4.47 r
  ID_inst/U574/ZN (nd02d2)                                0.06 *     4.53 f
  ID_inst/id_axi_araddr[30] (ID)                          0.00       4.53 f
  ID_EX_inst/id_axi_araddr_i[30] (ID_EX)                  0.00       4.53 f
  ID_EX_inst/dff12/data_i[30] (DFF_SET_DW32_2)            0.00       4.53 f
  ID_EX_inst/dff12/U20/ZN (nd02d2)                        0.04 *     4.58 r
  ID_EX_inst/dff12/U19/ZN (nd02d2)                        0.04 *     4.62 f
  ID_EX_inst/dff12/data_o_reg[30]/D (dfnrn1)              0.00 *     4.62 f
  data arrival time                                                  4.62

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  ID_EX_inst/dff12/data_o_reg[30]/CP (dfnrn1)             0.00       4.75 r
  library setup time                                     -0.09       4.66
  data required time                                                 4.66
  --------------------------------------------------------------------------
  data required time                                                 4.66
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ID_EX_inst/dff4/data_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu_jump (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff4/data_o_reg[29]/CP (dfnrb1)              0.00 #     0.00 r
  ID_EX_inst/dff4/data_o_reg[29]/QN (dfnrb1)              0.24       0.24 r
  ID_EX_inst/dff4/U31/ZN (invbd2)                         0.04 *     0.29 f
  ID_EX_inst/dff4/data_o[29] (DFF_SET_DW64_8)             0.00       0.29 f
  ID_EX_inst/op2_o[29] (ID_EX)                            0.00       0.29 f
  EX_inst/op2_i[29] (EX)                                  0.00       0.29 f
  EX_inst/U628/ZN (invbd2)                                0.04 *     0.32 r
  EX_inst/U291/ZN (invbd2)                                0.05 *     0.37 f
  EX_inst/lt_100/B[29] (EX_DW_cmp_1)                      0.00       0.37 f
  EX_inst/lt_100/U1855/CN (clk2d2)                        0.40 *     0.77 r
  EX_inst/lt_100/U1774/ZN (nr02d1)                        0.19 *     0.95 f
  EX_inst/lt_100/U142/ZN (oai21d1)                        0.19 *     1.14 r
  EX_inst/lt_100/U1901/ZN (aoi21d1)                       0.18 *     1.32 f
  EX_inst/lt_100/U132/ZN (oai21d1)                        0.15 *     1.47 r
  EX_inst/lt_100/U1900/ZN (aoi21d1)                       0.18 *     1.64 f
  EX_inst/lt_100/U1820/Z (ora21d1)                        0.11 *     1.75 f
  EX_inst/lt_100/U1802/Z (ora21d1)                        0.16 *     1.91 f
  EX_inst/lt_100/GE_LT_GT_LE (EX_DW_cmp_1)                0.00       1.91 f
  EX_inst/U72/Z (mx02d1)                                  0.21 *     2.12 r
  EX_inst/U3552/ZN (nd03d0)                               0.09 *     2.21 f
  EX_inst/U1386/Z (aor211d1)                              0.30 *     2.50 f
  EX_inst/jump_en_o (EX)                                  0.00       2.50 f
  U271/C (clk2d2)                                         0.26 *     2.76 f
  U267/Z (bufbd1)                                         0.12 *     2.88 f
  U270/ZN (invbd4)                                        0.08 *     2.96 r
  U4/ZN (invbdk)                                          0.23 *     3.19 f
  cpu_jump (out)                                          0.02 *     3.20 f
  data arrival time                                                  3.20

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  output external delay                                  -0.75       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ID_EX_inst/dff4/data_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_inst/dff7/data_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_inst/dff4/data_o_reg[29]/CP (dfnrb1)              0.00 #     0.00 r
  ID_EX_inst/dff4/data_o_reg[29]/QN (dfnrb1)              0.24       0.24 r
  ID_EX_inst/dff4/U31/ZN (invbd2)                         0.04 *     0.29 f
  ID_EX_inst/dff4/data_o[29] (DFF_SET_DW64_8)             0.00       0.29 f
  ID_EX_inst/op2_o[29] (ID_EX)                            0.00       0.29 f
  EX_inst/op2_i[29] (EX)                                  0.00       0.29 f
  EX_inst/U628/ZN (invbd2)                                0.04 *     0.32 r
  EX_inst/U291/ZN (invbd2)                                0.05 *     0.37 f
  EX_inst/lt_100/B[29] (EX_DW_cmp_1)                      0.00       0.37 f
  EX_inst/lt_100/U1855/CN (clk2d2)                        0.40 *     0.77 r
  EX_inst/lt_100/U1774/ZN (nr02d1)                        0.19 *     0.95 f
  EX_inst/lt_100/U142/ZN (oai21d1)                        0.19 *     1.14 r
  EX_inst/lt_100/U1901/ZN (aoi21d1)                       0.18 *     1.32 f
  EX_inst/lt_100/U132/ZN (oai21d1)                        0.15 *     1.47 r
  EX_inst/lt_100/U1900/ZN (aoi21d1)                       0.18 *     1.64 f
  EX_inst/lt_100/U1820/Z (ora21d1)                        0.11 *     1.75 f
  EX_inst/lt_100/U1802/Z (ora21d1)                        0.16 *     1.91 f
  EX_inst/lt_100/GE_LT_GT_LE (EX_DW_cmp_1)                0.00       1.91 f
  EX_inst/U72/Z (mx02d1)                                  0.21 *     2.12 r
  EX_inst/U3552/ZN (nd03d0)                               0.09 *     2.21 f
  EX_inst/U1386/Z (aor211d1)                              0.30 *     2.50 f
  EX_inst/jump_en_o (EX)                                  0.00       2.50 f
  CTRL_inst/jump_en_i (CTRL)                              0.00       2.50 f
  CTRL_inst/U8/ZN (nr02d0)                                0.09 *     2.60 r
  CTRL_inst/U3/Z (buffd7)                                 0.17 *     2.77 r
  CTRL_inst/U11/Z (ora21d2)                               0.23 *     3.00 r
  CTRL_inst/U1/ZN (invbd4)                                0.05 *     3.05 f
  CTRL_inst/U2/ZN (invbd7)                                0.07 *     3.12 r
  CTRL_inst/hold_flag_o[0] (CTRL)                         0.00       3.12 r
  U269/ZN (invbdf)                                        0.06 *     3.18 f
  ID_EX_inst/hold_flag_i[0] (ID_EX)                       0.00       3.18 f
  ID_EX_inst/dff7/hold_flag_i[0] (DFF_SET_DW64_7)         0.00       3.18 f
  ID_EX_inst/dff7/U2/ZN (nd02d1)                          0.05 *     3.23 r
  ID_EX_inst/dff7/U13/ZN (nd02d2)                         0.07 *     3.31 f
  ID_EX_inst/dff7/U1/Z (bufbda)                           0.19 *     3.50 f
  ID_EX_inst/dff7/U4/ZN (inv0d1)                          0.08 *     3.57 r
  ID_EX_inst/dff7/U3/ZN (nd03d2)                          0.28 *     3.85 f
  ID_EX_inst/dff7/U7/Z (bufbd4)                           0.17 *     4.03 f
  ID_EX_inst/dff7/U6/ZN (nd02d4)                          0.22 *     4.25 r
  ID_EX_inst/dff7/U10/ZN (invbdf)                         0.08 *     4.33 f
  ID_EX_inst/dff7/U57/Z (aor222d1)                        0.33 *     4.65 f
  ID_EX_inst/dff7/data_o_reg[23]/D (dfnrq1)               0.00 *     4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  ID_EX_inst/dff7/data_o_reg[23]/CP (dfnrq1)              0.00       4.75 r
  library setup time                                     -0.08       4.67
  data required time                                                 4.67
  --------------------------------------------------------------------------
  data required time                                                 4.67
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
#report_congestion -grc_based -by_layer -routing_stage global
save_mw_cel -as TOP_RISCV_placed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named TOP_RISCV_placed. (UIG-5)
1
############################################################
# 5、时钟树综合clock tree synthesis
############################################################
remove_clock_uncertainty [all_clocks]
1
set_fix_hold [all_clocks]
1
#时钟树综合
clock_opt
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.00
LR: Layer METAL4: Average tracks per gcell 7.2, utilization 0.01
LR: Layer METAL5: Average tracks per gcell 4.5, utilization 0.02
LR: Layer METAL6: Average tracks per gcell 3.8, utilization 0.01
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
Warning: Net clk is an Ideal Net, Removing the attribute. (CTS-260)

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.200 0.200]     GUI = worst[0.500 0.500]     SDC = worst[0.200 0.200]
CTS:   leaf max trans   = worst[0.200 0.200]     GUI = worst[0.500 0.500]     SDC = worst[0.200 0.200]
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = worst[2.000 2.000]
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 4299
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.200 0.200]
CTS:   leaf max transition = worst[0.200 0.200]
CTS:   max capacitance  = worst[2.000 2.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.1284
Warning: CTS max_transition constraint 0.2 is low for clustering; recommend at least 0.2568

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.2,0.2]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:     981 buffers used (total size = 17590.5)
CTS:     982 clock nets total capacitance = worst[23.252 23.252]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:     981 buffers used (total size = 17590.5)
CTS:     982 clock nets total capacitance = worst[23.252 23.252]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on IC
CTS: ==================================================
CTS: Reporting clock tree violations ...
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.2,0.2]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on IC
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000307985.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.907 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
	bufbd1
	buffd1
	bufbd2
	buffd2
	bufbd3
	buffd3
	bufbd4
	buffd4
	buffd7
	bufbd7
	bufbda
	buffda
	bufbdf

    Final pruned inverter set (12 inverters):
	inv0d0
	inv0d1
	inv0d2
	invbd2
	inv0d4
	invbd4
	inv0d7
	invbd7
	invbda
	inv0da
	invbdf
	invbdk


Initializing parameters for clock clk:
Root pin: clk
Warning: Max transition will cause the default target of 0.257 ns to be lowered. (CTS-356)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Using max_transition: 0.200 ns
Using leaf_max_transition for clock clk: 0.200 ns
Using max_capacitance: 2.000 pf
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf


Starting optimization for clock clk.
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.057 0.000 0.057)
    Estimated Insertion Delay (r/f/b) = (0.671  -inf 0.671)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.002  -inf 0.002)
  Wire capacitance =  0.0 pf
  Total capacitance = 23.3 pf
  Max transition = 0.116 ns
  Cells = 982 (area=2906.750000)
  Buffers = 981 (area=2906.750000)
  Buffer Types
  ============
    buffd7: 815
    bufbd3: 100
    bufbd1: 42
    bufbd4: 22
    bufbd2: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
Deleting cell buffd7_G1B6I1 and output net clk_G1B1I1.
 iteration 1: (0.056058, 0.557680) [1]
 Total 1 buffers removed on clock clk  (corner 1)
 Start (0.613, 0.670), End (0.502, 0.558) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.495, 0.539), End (0.495, 0.539) 

Detailed optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.495, 0.539), End (0.495, 0.539) 

 Start (0.495, 0.539), End (0.495, 0.539) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.495, 0.539), End (0.495, 0.539) 

 Start (0.495, 0.539), End (0.495, 0.539) 

 Start (0.495, 0.539), End (0.497, 0.539) 

 Start (0.497, 0.539), End (0.497, 0.539) 

 iteration 1: (0.041174, 0.538943) [0]
 iteration 2: (0.041063, 0.538943) [0]
 iteration 3: (0.038593, 0.538943) [0]
 iteration 4: (0.037876, 0.538943) [0]
 iteration 5: (0.037791, 0.538943) [0]
 Total 5 cells sized on clock clk (SP) (corner 0)
 Start (0.497, 0.539), End (0.501, 0.539) 

 iteration 6: (0.036805, 0.539154) [0]
 iteration 7: (0.036504, 0.539154) [0]
 iteration 8: (0.036432, 0.539154) [0]
 iteration 9: (0.036074, 0.539154) [0]
 iteration 10: (0.035963, 0.539154) [0]
 iteration 11: (0.035955, 0.539154) [0]
 iteration 12: (0.035099, 0.539154) [0]
 iteration 13: (0.034915, 0.539154) [0]
 iteration 14: (0.034648, 0.539154) [0]
 iteration 15: (0.034278, 0.539154) [0]
 iteration 16: (0.033508, 0.539154) [0]
 iteration 17: (0.033104, 0.539154) [0]
 iteration 18: (0.032952, 0.539154) [0]
 iteration 19: (0.032664, 0.539154) [0]
 iteration 20: (0.032592, 0.539154) [0]
 iteration 21: (0.032497, 0.539154) [0]
 iteration 22: (0.032135, 0.539154) [0]
 iteration 23: (0.032025, 0.539154) [0]
 iteration 24: (0.031806, 0.539154) [0]
 iteration 25: (0.031557, 0.539154) [0]
 iteration 26: (0.031395, 0.539154) [0]
 iteration 27: (0.031211, 0.539154) [0]
 iteration 28: (0.031132, 0.539154) [0]
 iteration 29: (0.030824, 0.539154) [0]
 iteration 30: (0.030443, 0.539154) [0]
 iteration 31: (0.030438, 0.539154) [0]
 iteration 32: (0.030268, 0.539154) [0]
 iteration 33: (0.030155, 0.539154) [0]
 iteration 34: (0.029152, 0.539154) [0]
 iteration 35: (0.028857, 0.539154) [0]
 iteration 36: (0.028680, 0.539154) [0]
 iteration 37: (0.028128, 0.539154) [0]
 iteration 38: (0.028120, 0.539154) [0]
 iteration 39: (0.028108, 0.539154) [0]
 iteration 40: (0.028014, 0.539154) [0]
 iteration 41: (0.027782, 0.539154) [0]
 iteration 42: (0.027751, 0.539154) [0]
 iteration 43: (0.027739, 0.539154) [0]
 iteration 44: (0.027681, 0.539154) [0]
 iteration 45: (0.027564, 0.539154) [0]
 iteration 46: (0.027452, 0.539154) [0]
 iteration 47: (0.027436, 0.539154) [0]
 iteration 48: (0.027407, 0.539154) [0]
 iteration 49: (0.027407, 0.539154) [0]
 iteration 50: (0.027379, 0.539154) [0]
 iteration 51: (0.027220, 0.539154) [0]
 iteration 52: (0.027061, 0.539154) [0]
 iteration 53: (0.026965, 0.539154) [0]
 iteration 54: (0.026884, 0.539154) [0]
 iteration 55: (0.026503, 0.539154) [0]
 iteration 56: (0.026037, 0.539154) [0]
 iteration 57: (0.026009, 0.539154) [0]
 iteration 58: (0.025924, 0.539154) [0]
 iteration 59: (0.025803, 0.539154) [0]
 iteration 60: (0.025796, 0.539154) [0]
 iteration 61: (0.025690, 0.539154) [0]
 iteration 62: (0.025655, 0.539154) [0]
 iteration 63: (0.025453, 0.539154) [0]
 iteration 64: (0.025175, 0.539154) [0]
 iteration 65: (0.025135, 0.539154) [0]
 iteration 66: (0.025080, 0.539154) [0]
 iteration 67: (0.024826, 0.539154) [0]
 iteration 68: (0.024759, 0.539154) [0]
 iteration 69: (0.024579, 0.539154) [0]
 iteration 70: (0.024577, 0.539154) [0]
 iteration 71: (0.024538, 0.539154) [0]
 iteration 72: (0.024531, 0.539154) [0]
 iteration 73: (0.024459, 0.539154) [0]
 iteration 74: (0.024370, 0.539154) [0]
 Total 69 cells sized on clock clk (SP) (corner 0)
 Start (0.501, 0.539), End (0.515, 0.539) 

Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Start area recovery: (0.514783, 0.539154)
Using max_transition 0.200 ns
Using leaf_max_transition for clock clk : 0.200 ns
Using max_capacitance: 2.000 pf
Switch to low metal layer for clock 'clk':

 Total 972 out of 981 nets switched to low metal layer for clock 'clk' with largest cap change 16.13 percent
Switch metal layer for area recovery: (0.515124, 0.539140)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d2. (CTS-619)
Warning: too small maximum transition (=0.200000) defined at library cell dl02d4. (CTS-619)
Warning: too small maximum leaf transition (=0.200000) defined at library cell dl02d4. (CTS-619)
 Start (0.515, 0.539), End (0.515, 0.539) 

Buffer removal for area recovery: (0.515124, 0.539140)
Area recovery optimization for clock 'clk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.515144, 0.539140)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.515144, 0.539140)
Buffer pair removal for area recovery: (0.515144, 0.539140)
End area recovery: (0.515144, 0.539140)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.024 0.000 0.024)
    Estimated Insertion Delay (r/f/b) = (0.539  -inf 0.539)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.003  -inf 0.003)
  Wire capacitance =  0.0 pf
  Total capacitance = 21.3 pf
  Max transition = 0.179 ns
  Cells = 981 (area=1703.250000)
  Buffers = 980 (area=1703.250000)
  Buffer Types
  ============
    bufbd2: 131
    buffd3: 1
    buffd1: 151
    buffd2: 131
    bufbd1: 168
    buffd4: 75
    buffd7: 213
    bufbd3: 59
    bufbd4: 36
    bufbd7: 13
    bufbda: 2


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              6 1044                
 bufbd3_G1B5I4/I (buffd7)                        1   0    0 r ( 812  561) 
 bufbd3_G1B5I4/Z (buffd7)                       56  85   85 r ( 815  560) 
 clk_G1B2I4 (net)                       2  15                 
 buffd7_G1B4I16/I (buffd7)                      56   0   85 r ( 791  760) 
 buffd7_G1B4I16/Z (buffd7)                      71 107  192 r ( 794  760) 
 clk_G1B3I16 (net)                      4  29                 
 Divider_inst/buffd7_G1B3I58/I (buffd7)         72   0  192 r ( 813  860) 
 Divider_inst/buffd7_G1B3I58/Z (buffd7)         66 107  299 r ( 810  861) 
 Divider_inst/clk_G1B4I58 (net)         4  24                 
 Divider_inst/bufbd3_G1B2I132/I (buffd4)        66   0  299 r ( 736  878) 
 Divider_inst/bufbd3_G1B2I132/Z (buffd4)        60 103  402 r ( 738  878) 
 Divider_inst/clk_G1B5I132 (net)        3  11                 
 Divider_inst/buffd7_G1B1I634/I (bufbd2)        60   0  402 r ( 719  875) 
 Divider_inst/buffd7_G1B1I634/Z (bufbd2)       127 137  539 r ( 718  875) 
 Divider_inst/clk_G1B6I634 (net)        8  28                 
 Divider_inst/dividend_t_reg[48]/CP (dfnrq1)   127   0  539 r ( 703  868) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              6 1044                
 buffd7_G1B5I6/I (buffd7)                        5   1    1 r ( 357  465) 
 buffd7_G1B5I6/Z (buffd7)                       68  93   94 r ( 360  464) 
 clk_G1B2I6 (net)                       4  25                 
 REGS_inst/buffd7_G1B4I10/I (buffd7)            68   1   95 r ( 210  558) 
 REGS_inst/buffd7_G1B4I10/Z (buffd7)            72 109  204 r ( 207  558) 
 REGS_inst/clk_G1B3I10 (net)            4  29                 
 REGS_inst/buffd7_G1B3I30/I (buffd7)            72   0  204 r ( 200  657) 
 REGS_inst/buffd7_G1B3I30/Z (buffd7)            61 103  307 r ( 203  656) 
 REGS_inst/clk_G1B4I30 (net)            3  19                 
 REGS_inst/buffd7_G1B2I141/I (buffd7)           61   0  308 r ( 152  661) 
 REGS_inst/buffd7_G1B2I141/Z (buffd7)           63 102  410 r ( 150  662) 
 REGS_inst/clk_G1B5I141 (net)           5  21                 
 REGS_inst/bufbd1_G1B1I165/I (bufbd1)           63   0  410 r ( 160  679) 
 REGS_inst/bufbd1_G1B1I165/Z (bufbd1)          113 105  515 r ( 161  679) 
 REGS_inst/clk_G1B6I165 (net)           3  11                 
 REGS_inst/regs_reg[9][44]/CP (denrq1)         113   0  515 r ( 165  679) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              6 1044                
 buffd7_G1B5I6/I (buffd7)                        5   1    1 r ( 357  465) 
 buffd7_G1B5I6/Z (buffd7)                        0   0    1 r ( 360  464) 
 clk_G1B2I6 (net)                       4  25                 
 buffd7_G1B4I12/I (buffd7)                       1   0    2 r ( 438  447) 
 buffd7_G1B4I12/Z (buffd7)                       0   0    2 r ( 435  448) 
 clk_G1B3I12 (net)                      6  29                 
 buffd7_G1B3I15/I (buffd7)                       0   0    2 r ( 437  432) 
 buffd7_G1B3I15/Z (buffd7)                       0   0    2 r ( 434  433) 
 clk_G1B4I15 (net)                      9  44                 
 Multiplier_inst/bufbd4_G1B2I78/I (buffd7)       0   0    2 r ( 424  428) 
 Multiplier_inst/bufbd4_G1B2I78/Z (buffd7)       0   0    2 r ( 427  427) 
 Multiplier_inst/clk_G1B5I78 (net)      1   8                 
 Multiplier_inst/buffd7_G1B1I590/I (bufbd7)      4   1    3 r ( 569  878) 
 Multiplier_inst/buffd7_G1B1I590/Z (bufbd7)      0   0    3 r ( 572  878) 
 Multiplier_inst/clk_G1B6I590 (net)     8  28                 
 Multiplier_inst/product_temp_reg[119]/CP (dfnrn1)
                                                 0   0    3 r ( 563  860) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 907  546) 
 clk (port)                                      0   0    0 r ( 907  546) 
 clk (net)                              6 1044                
 buffd7_G1B5I5/I (buffd7)                        1   0    0 r ( 862  499) 
 buffd7_G1B5I5/Z (buffd7)                        0   0    0 r ( 859  499) 
 clk_G1B2I5 (net)                       4  25                 
 buffd7_G1B4I14/I (buffd7)                       0   0    0 r ( 863  166) 
 buffd7_G1B4I14/Z (buffd7)                       0   0    0 r ( 860  167) 
 clk_G1B3I14 (net)                      5  33                 
 bufbd3_G1B3I5/I (bufbd3)                        1   0    1 r ( 876  203) 
 bufbd3_G1B3I5/Z (bufbd3)                        0   0    1 r ( 874  204) 
 clk_G1B4I5 (net)                       2  15                 
 buffd7_G1B2I116/I (buffd7)                      0   0    1 r ( 856  222) 
 buffd7_G1B2I116/Z (buffd7)                      0   0    1 r ( 858  221) 
 clk_G1B5I116 (net)                     4  23                 
 PC_inst/buffd7_G1B1I136_1/I (bufbd3)            0   0    1 r ( 836  218) 
 PC_inst/buffd7_G1B1I136_1/Z (bufbd3)            0   0    1 r ( 835  218) 
 PC_inst/clk_G1B6I136 (net)             5  18                 
 PC_inst/pc_o_reg[21]/CP (dfnrq2)                0   0    1 r ( 835  218) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:28 2024
****************************************
Std cell utilization: 67.35%  (349949/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 66.92%  (343136/(519600-6813))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        349949   sites, (non-fixed:343136 fixed:6813)
                      41515    cells, (non-fixed:40535  fixed:980)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6813     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       186 
Avg. std cell width:  4.89 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:28 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 918 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:24:30 2024
****************************************

avg cell displacement:    2.144 um ( 0.58 row height)
max cell displacement:    6.970 um ( 1.89 row height)
std deviation:            1.394 um ( 0.38 row height)
number of cell moved:      2173 cells (out of 40535 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 452 out of 981 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 'TOP_RISCV'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Cannot freeze clock timing since none of the clock nets are routed/extracted. (TIM-224)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 138
  Total moveable cell area: 519130.5
  Total fixed cell area: 10307.4
  Total physical cell area: 529437.8
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   87487.2      0.00       0.0      20.8                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   87487.2      0.00       0.0      20.8                                0.00  
    0:00:07   87488.8      0.00       0.0      20.8                                0.00  


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   87488.8      0.00       0.0      20.8                                0.00  
    0:00:07   87483.0      0.00       0.0      20.8                                0.00  
    0:00:08   87354.5      0.00       0.0      20.8                                0.00  
    0:00:08   87275.0      0.00       0.0      20.8                                0.00  
    0:00:09   87195.5      0.00       0.0      20.8                                0.00  
    0:00:09   87117.5      0.00       0.0      20.8                                0.00  
    0:00:10   87037.5      0.00       0.0      20.8                                0.00  
    0:00:10   86956.5      0.00       0.0      20.8                                0.00  
    0:00:11   86882.5      0.00       0.0      20.8                                0.00  
    0:00:11   86801.5      0.00       0.0      20.8                                0.00  
    0:00:12   86722.5      0.00       0.0      20.8                                0.00  
    0:00:12   86643.0      0.00       0.0      20.8                                0.00  
    0:00:13   86560.5      0.00       0.0      20.8                                0.00  
    0:00:13   86479.0      0.00       0.0      20.8                                0.00  
    0:00:14   86397.5      0.00       0.0      20.8                                0.00  
    0:00:14   86368.8      0.00       0.0      20.8                                0.00  
    0:00:15   86289.8      0.00       0.0      20.8                                0.00  
    0:00:16   86226.2      0.00       0.0      20.8                                0.00  
    0:00:16   86175.0      0.00       0.0      20.8                                0.00  
    0:00:16   86163.5      0.00       0.0      20.8                                0.00  
    0:00:17   86092.8      0.00       0.0      20.8                                0.00  
    0:00:17   86013.2      0.00       0.0      20.8                                0.00  
    0:00:18   85932.5      0.00       0.0      20.8                                0.00  
    0:00:18   85850.0      0.00       0.0      20.8                                0.00  
    0:00:19   85770.0      0.00       0.0      20.8                                0.00  
    0:00:19   85688.0      0.00       0.0      20.8                                0.00  
    0:00:20   85622.2      0.00       0.0      20.8                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:20   85583.0      0.00       0.0      20.8                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/Synopsys/ICC2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
60%...70%...80%...90%...100% done.
Memory usage for placement task 125 Mbytes -- main task 539 Mbytes.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:09 2024
****************************************
Std cell utilization: 65.88%  (342332/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.43%  (335519/(519600-6813))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        342332   sites, (non-fixed:335519 fixed:6813)
                      38386    cells, (non-fixed:37406  fixed:980)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6813     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       185 
Avg. std cell width:  4.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:09 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 34097 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:10 2024
****************************************

avg cell displacement:    0.880 um ( 0.24 row height)
max cell displacement:    3.780 um ( 1.02 row height)
std deviation:            0.541 um ( 0.15 row height)
number of cell moved:     33117 cells (out of 37406 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 138
  Total moveable cell area: 507606.7
  Total fixed cell area: 10307.4
  Total physical cell area: 517914.1
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:42   85583.0      0.00       0.0      20.8                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:42   85583.0      0.00       0.0      20.8                                0.00  
    0:00:42   85583.0      0.00       0.0      20.8                                0.00  
    0:00:42   85583.0      0.00       0.0      20.8                                0.00  
    0:00:42   85583.0      0.00       0.0      20.8                                0.00  
    0:00:43   85583.0      0.00       0.0      20.8                                0.00  
    0:00:43   85583.0      0.00       0.0      20.8                                0.00  
    0:00:43   85583.0      0.00       0.0      20.8                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:15 2024
****************************************
Std cell utilization: 65.88%  (342332/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.43%  (335519/(519600-6813))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        342332   sites, (non-fixed:335519 fixed:6813)
                      38386    cells, (non-fixed:37406  fixed:980)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6813     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       185 
Avg. std cell width:  4.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:15 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:25:15 2024
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 138
  Total moveable cell area: 507606.7
  Total fixed cell area: 10307.4
  Total physical cell area: 517914.1
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 103, MEM: 565948416


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        1.0657
  Critical Path Slack:         1.6843
  Critical Path Clk Period:    5.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        3.1470
  Critical Path Slack:         0.7987
  Critical Path Clk Period:    5.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:            16.0000
  Critical Path Length:        3.2184
  Critical Path Slack:         0.5018
  Critical Path Clk Period:    5.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            34.0000
  Critical Path Length:        4.7249
  Critical Path Slack:         0.1961
  Critical Path Clk Period:    5.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         67
  Hierarchical Port Count:      15920
  Leaf Cell Count:              38386
  Buf/Inv Cell Count:            6377
  Buf Cell Count:                2683
  Inv Cell Count:                4081
  CT Buf/Inv Cell Count:          980
  Combinational Cell Count:     33529
  Sequential Cell Count:         4857
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      55957.0000
  Noncombinational Area:   29626.0000
  Buf/Inv Area:            10925.5000
  Total Buffer Area:        6790.5000
  Total Inverter Area:      6263.5000
  Macro/Black Box Area:        0.0000
  Net Area:                27858.3205
  Net XLength        :    758910.6250
  Net YLength        :    789053.3750
  -----------------------------------
  Cell Area:               85583.0000
  Design Area:            113441.3205
  Net Length        :    1547964.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         40560
  Nets With Violations:           138
  Max Trans Violations:           138
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             23.7354
  -----------------------------------------
  Overall Compile Time:             24.6683
  Overall Compile Wall Clock Time:  26.5482



Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 1575 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 1575 
Net statistics:
Total number of nets     = 38925
Number of nets to route  = 981
Number of single or zero port nets = 356
Number of nets with min-layer-mode soft = 1016
Number of nets with min-layer-mode soft-cost-medium = 1016
Number of nets with max-layer-mode hard = 972
304 nets are partially connected,
 of which 0 are detail routed and 304 are global routed.
677 nets are fully connected,
 of which 0 are detail routed and 677 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   62  Alloctr   62  Proc 1575 
Average gCell capacity  1.66	 on layer (1)	 METAL
Average gCell capacity  8.93	 on layer (2)	 METAL2
Average gCell capacity  8.94	 on layer (3)	 METAL3
Average gCell capacity  7.07	 on layer (4)	 METAL4
Average gCell capacity  4.42	 on layer (5)	 METAL5
Average gCell capacity  3.74	 on layer (6)	 METAL6
Average number of tracks per gCell 8.98	 on layer (1)	 METAL
Average number of tracks per gCell 9.00	 on layer (2)	 METAL2
Average number of tracks per gCell 8.98	 on layer (3)	 METAL3
Average number of tracks per gCell 7.17	 on layer (4)	 METAL4
Average number of tracks per gCell 4.55	 on layer (5)	 METAL5
Average number of tracks per gCell 3.81	 on layer (6)	 METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   62  Alloctr   63  Proc 1575 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   63  Proc 1575 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   63  Alloctr   63  Proc 1575 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   63  Alloctr   64  Proc 1575 
Initial. Routing result:
Initial. Both Dirs: Overflow =   289 Max = 1 GRCs =   289 (0.24%)
Initial. H routing: Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL      Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 72787.36
Initial. Layer METAL wire length = 2.56
Initial. Layer METAL2 wire length = 17.61
Initial. Layer METAL3 wire length = 17308.04
Initial. Layer METAL4 wire length = 33521.75
Initial. Layer METAL5 wire length = 19062.88
Initial. Layer METAL6 wire length = 2874.51
Initial. Total Number of Contacts = 21069
Initial. Via VIA12A count = 6596
Initial. Via VIA23 count = 6591
Initial. Via VIA34 count = 6444
Initial. Via VIA45 count = 1384
Initial. Via VIA56 count = 54
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   63  Alloctr   64  Proc 1575 
phase1. Routing result:
phase1. Both Dirs: Overflow =   289 Max = 1 GRCs =   289 (0.24%)
phase1. H routing: Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL      Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 72787.36
phase1. Layer METAL wire length = 2.56
phase1. Layer METAL2 wire length = 17.61
phase1. Layer METAL3 wire length = 17308.04
phase1. Layer METAL4 wire length = 33521.75
phase1. Layer METAL5 wire length = 19062.88
phase1. Layer METAL6 wire length = 2874.51
phase1. Total Number of Contacts = 21069
phase1. Via VIA12A count = 6596
phase1. Via VIA23 count = 6591
phase1. Via VIA34 count = 6444
phase1. Via VIA45 count = 1384
phase1. Via VIA56 count = 54
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   63  Alloctr   64  Proc 1575 
phase2. Routing result:
phase2. Both Dirs: Overflow =   289 Max = 1 GRCs =   289 (0.24%)
phase2. H routing: Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =   289 Max = 1 (GRCs = 289) GRCs =   289 (0.48%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 72787.36
phase2. Layer METAL wire length = 2.56
phase2. Layer METAL2 wire length = 17.61
phase2. Layer METAL3 wire length = 17308.04
phase2. Layer METAL4 wire length = 33521.75
phase2. Layer METAL5 wire length = 19062.88
phase2. Layer METAL6 wire length = 2874.51
phase2. Total Number of Contacts = 21069
phase2. Via VIA12A count = 6596
phase2. Via VIA23 count = 6591
phase2. Via VIA34 count = 6444
phase2. Via VIA45 count = 1384
phase2. Via VIA56 count = 54
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   63  Alloctr   64  Proc 1575 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.28 %
Peak    vertical track utilization   = 45.00 %
Average horizontal track utilization =  1.79 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   61  Alloctr   62  Proc 1575 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   14  Alloctr   14  Proc    0 
[GR: Done] Total (MB): Used   61  Alloctr   62  Proc 1575 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   47  Alloctr   48  Proc 1575 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used   50  Alloctr   51  Proc 1575 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3447 of 20437


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used   52  Alloctr   53  Proc 1590 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used   52  Alloctr   53  Proc 1590 

Number of wires with overlap after iteration 1 = 485 of 13923


Wire length and via report:
---------------------------
Number of METAL wires: 203 		 poly_con: 0
Number of METAL2 wires: 571 		 VIA12A: 6227
Number of METAL3 wires: 7208 		 VIA23: 6210
Number of METAL4 wires: 4955 		 VIA34: 6579
Number of METAL5 wires: 954 		 VIA45: 1431
Number of METAL6 wires: 32 		 VIA56: 54
Total number of wires: 13923 		 vias: 20501

Total METAL wire length: 155.6
Total METAL2 wire length: 248.7
Total METAL3 wire length: 16943.7
Total METAL4 wire length: 32920.8
Total METAL5 wire length: 18869.9
Total METAL6 wire length: 2869.6
Total wire length: 72008.3

Longest METAL wire length: 2.4
Longest METAL2 wire length: 4.1
Longest METAL3 wire length: 276.6
Longest METAL4 wire length: 449.6
Longest METAL5 wire length: 506.3
Longest METAL6 wire length: 452.8


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    3  Alloctr    3  Proc   15 
[Track Assign: Done] Total (MB): Used   46  Alloctr   48  Proc 1590 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   49  Alloctr   51  Proc 1591 
Total number of nets = 38925, of which 0 are not extracted
Total number of open nets = 37588, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/625 Partitions, Violations =	1
Routed	3/625 Partitions, Violations =	0
Routed	6/625 Partitions, Violations =	2
Routed	9/625 Partitions, Violations =	5
Routed	12/625 Partitions, Violations =	0
Routed	15/625 Partitions, Violations =	5
Routed	18/625 Partitions, Violations =	3
Routed	21/625 Partitions, Violations =	3
Routed	24/625 Partitions, Violations =	3
Routed	27/625 Partitions, Violations =	0
Routed	30/625 Partitions, Violations =	0
Routed	33/625 Partitions, Violations =	1
Routed	36/625 Partitions, Violations =	1
Routed	39/625 Partitions, Violations =	2
Routed	42/625 Partitions, Violations =	2
Routed	45/625 Partitions, Violations =	2
Routed	48/625 Partitions, Violations =	2
Routed	51/625 Partitions, Violations =	1
Routed	54/625 Partitions, Violations =	1
Routed	57/625 Partitions, Violations =	1
Routed	60/625 Partitions, Violations =	1
Routed	63/625 Partitions, Violations =	1
Routed	66/625 Partitions, Violations =	1
Routed	69/625 Partitions, Violations =	0
Routed	72/625 Partitions, Violations =	0
Routed	75/625 Partitions, Violations =	0
Routed	78/625 Partitions, Violations =	0
Routed	81/625 Partitions, Violations =	0
Routed	84/625 Partitions, Violations =	2
Routed	87/625 Partitions, Violations =	2
Routed	90/625 Partitions, Violations =	2
Routed	93/625 Partitions, Violations =	2
Routed	96/625 Partitions, Violations =	0
Routed	99/625 Partitions, Violations =	0
Routed	102/625 Partitions, Violations =	0
Routed	105/625 Partitions, Violations =	0
Routed	108/625 Partitions, Violations =	0
Routed	111/625 Partitions, Violations =	1
Routed	114/625 Partitions, Violations =	1
Routed	117/625 Partitions, Violations =	1
Routed	120/625 Partitions, Violations =	2
Routed	123/625 Partitions, Violations =	2
Routed	126/625 Partitions, Violations =	1
Routed	129/625 Partitions, Violations =	1
Routed	132/625 Partitions, Violations =	1
Routed	135/625 Partitions, Violations =	0
Routed	138/625 Partitions, Violations =	0
Routed	141/625 Partitions, Violations =	21
Routed	144/625 Partitions, Violations =	21
Routed	147/625 Partitions, Violations =	21
Routed	150/625 Partitions, Violations =	21
Routed	153/625 Partitions, Violations =	21
Routed	156/625 Partitions, Violations =	21
Routed	159/625 Partitions, Violations =	4
Routed	162/625 Partitions, Violations =	5
Routed	165/625 Partitions, Violations =	5
Routed	168/625 Partitions, Violations =	6
Routed	171/625 Partitions, Violations =	6
Routed	174/625 Partitions, Violations =	2
Routed	177/625 Partitions, Violations =	2
Routed	180/625 Partitions, Violations =	1
Routed	183/625 Partitions, Violations =	2
Routed	186/625 Partitions, Violations =	1
Routed	189/625 Partitions, Violations =	2
Routed	192/625 Partitions, Violations =	2
Routed	195/625 Partitions, Violations =	2
Routed	198/625 Partitions, Violations =	2
Routed	201/625 Partitions, Violations =	1
Routed	204/625 Partitions, Violations =	2
Routed	207/625 Partitions, Violations =	1
Routed	210/625 Partitions, Violations =	1
Routed	213/625 Partitions, Violations =	1
Routed	216/625 Partitions, Violations =	2
Routed	219/625 Partitions, Violations =	3
Routed	222/625 Partitions, Violations =	5
Routed	225/625 Partitions, Violations =	4
Routed	228/625 Partitions, Violations =	4
Routed	231/625 Partitions, Violations =	4
Routed	234/625 Partitions, Violations =	4
Routed	237/625 Partitions, Violations =	3
Routed	240/625 Partitions, Violations =	2
Routed	243/625 Partitions, Violations =	2
Routed	246/625 Partitions, Violations =	2
Routed	249/625 Partitions, Violations =	4
Routed	252/625 Partitions, Violations =	4
Routed	255/625 Partitions, Violations =	4
Routed	258/625 Partitions, Violations =	4
Routed	261/625 Partitions, Violations =	5
Routed	264/625 Partitions, Violations =	3
Routed	267/625 Partitions, Violations =	4
Routed	270/625 Partitions, Violations =	2
Routed	273/625 Partitions, Violations =	2
Routed	276/625 Partitions, Violations =	2
Routed	279/625 Partitions, Violations =	2
Routed	282/625 Partitions, Violations =	2
Routed	285/625 Partitions, Violations =	3
Routed	288/625 Partitions, Violations =	3
Routed	291/625 Partitions, Violations =	3
Routed	294/625 Partitions, Violations =	3
Routed	297/625 Partitions, Violations =	5
Routed	300/625 Partitions, Violations =	5
Routed	303/625 Partitions, Violations =	5
Routed	306/625 Partitions, Violations =	7
Routed	309/625 Partitions, Violations =	5
Routed	312/625 Partitions, Violations =	4
Routed	315/625 Partitions, Violations =	6
Routed	318/625 Partitions, Violations =	6
Routed	321/625 Partitions, Violations =	5
Routed	324/625 Partitions, Violations =	5
Routed	327/625 Partitions, Violations =	5
Routed	330/625 Partitions, Violations =	4
Routed	333/625 Partitions, Violations =	4
Routed	336/625 Partitions, Violations =	4
Routed	339/625 Partitions, Violations =	2
Routed	342/625 Partitions, Violations =	2
Routed	345/625 Partitions, Violations =	1
Routed	348/625 Partitions, Violations =	6
Routed	351/625 Partitions, Violations =	6
Routed	354/625 Partitions, Violations =	9
Routed	357/625 Partitions, Violations =	9
Routed	360/625 Partitions, Violations =	9
Routed	363/625 Partitions, Violations =	9
Routed	366/625 Partitions, Violations =	11
Routed	369/625 Partitions, Violations =	10
Routed	372/625 Partitions, Violations =	8
Routed	375/625 Partitions, Violations =	5
Routed	378/625 Partitions, Violations =	7
Routed	381/625 Partitions, Violations =	10
Routed	384/625 Partitions, Violations =	10
Routed	387/625 Partitions, Violations =	8
Routed	390/625 Partitions, Violations =	8
Routed	393/625 Partitions, Violations =	6
Routed	396/625 Partitions, Violations =	5
Routed	399/625 Partitions, Violations =	5
Routed	402/625 Partitions, Violations =	2
Routed	406/625 Partitions, Violations =	2
Routed	408/625 Partitions, Violations =	3
Routed	411/625 Partitions, Violations =	5
Routed	414/625 Partitions, Violations =	5
Routed	417/625 Partitions, Violations =	5
Routed	420/625 Partitions, Violations =	5
Routed	423/625 Partitions, Violations =	5
Routed	427/625 Partitions, Violations =	5
Routed	429/625 Partitions, Violations =	4
Routed	432/625 Partitions, Violations =	2
Routed	435/625 Partitions, Violations =	2
Routed	438/625 Partitions, Violations =	3
Routed	441/625 Partitions, Violations =	3
Routed	445/625 Partitions, Violations =	3
Routed	447/625 Partitions, Violations =	3
Routed	450/625 Partitions, Violations =	3
Routed	453/625 Partitions, Violations =	3
Routed	456/625 Partitions, Violations =	2
Routed	459/625 Partitions, Violations =	2
Routed	464/625 Partitions, Violations =	2
Routed	466/625 Partitions, Violations =	2
Routed	468/625 Partitions, Violations =	2
Routed	471/625 Partitions, Violations =	4
Routed	474/625 Partitions, Violations =	4
Routed	477/625 Partitions, Violations =	4
Routed	482/625 Partitions, Violations =	4
Routed	484/625 Partitions, Violations =	4
Routed	486/625 Partitions, Violations =	4
Routed	489/625 Partitions, Violations =	3
Routed	492/625 Partitions, Violations =	3
Routed	499/625 Partitions, Violations =	3
Routed	500/625 Partitions, Violations =	3
Routed	501/625 Partitions, Violations =	3
Routed	504/625 Partitions, Violations =	2
Routed	507/625 Partitions, Violations =	2
Routed	515/625 Partitions, Violations =	2
Routed	516/625 Partitions, Violations =	2
Routed	517/625 Partitions, Violations =	2
Routed	519/625 Partitions, Violations =	2
Routed	522/625 Partitions, Violations =	2
Routed	525/625 Partitions, Violations =	2
Routed	529/625 Partitions, Violations =	2
Routed	531/625 Partitions, Violations =	2
Routed	534/625 Partitions, Violations =	2
Routed	537/625 Partitions, Violations =	4
Routed	542/625 Partitions, Violations =	4
Routed	543/625 Partitions, Violations =	4
Routed	546/625 Partitions, Violations =	4
Routed	549/625 Partitions, Violations =	2
Routed	552/625 Partitions, Violations =	2
Routed	555/625 Partitions, Violations =	2
Routed	558/625 Partitions, Violations =	2
Routed	561/625 Partitions, Violations =	2
Routed	564/625 Partitions, Violations =	3
Routed	567/625 Partitions, Violations =	3
Routed	570/625 Partitions, Violations =	3
Routed	573/625 Partitions, Violations =	2
Routed	576/625 Partitions, Violations =	2
Routed	579/625 Partitions, Violations =	2
Routed	582/625 Partitions, Violations =	2
Routed	585/625 Partitions, Violations =	2
Routed	588/625 Partitions, Violations =	3
Routed	591/625 Partitions, Violations =	3
Routed	594/625 Partitions, Violations =	3
Routed	597/625 Partitions, Violations =	2
Routed	600/625 Partitions, Violations =	2
Routed	603/625 Partitions, Violations =	3
Routed	606/625 Partitions, Violations =	3
Routed	609/625 Partitions, Violations =	2
Routed	612/625 Partitions, Violations =	4
Routed	615/625 Partitions, Violations =	4
Routed	618/625 Partitions, Violations =	2
Routed	621/625 Partitions, Violations =	4
Routed	624/625 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 2

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   51  Alloctr   52  Proc 1591 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   51  Alloctr   52  Proc 1591 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   47  Alloctr   48  Proc 1591 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   47  Alloctr   48  Proc 1591 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    75036 micron
Total Number of Contacts =             20281
Total Number of Wires =                11563
Total Number of PtConns =              8471
Total Number of Routed Wires =       11563
Total Routed Wire Length =           71537 micron
Total Number of Routed Contacts =       20281
	Layer       METAL :        191 micron
	Layer      METAL2 :       2801 micron
	Layer      METAL3 :      17471 micron
	Layer      METAL4 :      32878 micron
	Layer      METAL5 :      18832 micron
	Layer      METAL6 :       2864 micron
	Via         VIA56 :         52
	Via         VIA45 :       1381
	Via         VIA34 :       6464
	Via         VIA23 :       6183
	Via        VIA12A :       3100
	Via   VIA12A(rot) :          7
	Via        VIA12B :       2883
	Via        VIA12f :        211

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.04% (211 / 20281 vias)
 
    Layer VIA        =  3.40% (211    / 6201    vias)
        Weight 1     =  3.40% (211     vias)
        Un-optimized = 96.60% (5990    vias)
    Layer VIA2       =  0.00% (0      / 6183    vias)
        Un-optimized = 100.00% (6183    vias)
    Layer VIA3       =  0.00% (0      / 6464    vias)
        Un-optimized = 100.00% (6464    vias)
    Layer VIA4       =  0.00% (0      / 1381    vias)
        Un-optimized = 100.00% (1381    vias)
    Layer VIA5       =  0.00% (0      / 52      vias)
        Un-optimized = 100.00% (52      vias)
 
  Total double via conversion rate    =  0.00% (0 / 20281 vias)
 
    Layer VIA        =  0.00% (0      / 6201    vias)
    Layer VIA2       =  0.00% (0      / 6183    vias)
    Layer VIA3       =  0.00% (0      / 6464    vias)
    Layer VIA4       =  0.00% (0      / 1381    vias)
    Layer VIA5       =  0.00% (0      / 52      vias)
 
  The optimized via conversion rate based on total routed via count =  1.04% (211 / 20281 vias)
 
    Layer VIA        =  3.40% (211    / 6201    vias)
        Weight 1     =  3.40% (211     vias)
        Un-optimized = 96.60% (5990    vias)
    Layer VIA2       =  0.00% (0      / 6183    vias)
        Un-optimized = 100.00% (6183    vias)
    Layer VIA3       =  0.00% (0      / 6464    vias)
        Un-optimized = 100.00% (6464    vias)
    Layer VIA4       =  0.00% (0      / 1381    vias)
        Un-optimized = 100.00% (1381    vias)
    Layer VIA5       =  0.00% (0      / 52      vias)
        Un-optimized = 100.00% (52      vias)
 

Total number of nets = 38925
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (981/39604 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 180 Mbytes -- main task 558 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:25:34 2024
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  4299      980       980       0.0243    0.5385      0          10307.3916
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:25:35 2024
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.07
  Critical Path Slack:           1.68
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          3.15
  Critical Path Slack:           0.80
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.22
  Critical Path Slack:           0.50
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          4.72
  Critical Path Slack:           0.20
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         67
  Hierarchical Port Count:      15920
  Leaf Cell Count:              38386
  Buf/Inv Cell Count:            6377
  Buf Cell Count:                2683
  Inv Cell Count:                4081
  CT Buf/Inv Cell Count:          980
  Combinational Cell Count:     33529
  Sequential Cell Count:         4857
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    55957.000000
  Noncombinational Area: 29626.000000
  Buf/Inv Area:          10925.500000
  Total Buffer Area:          6790.50
  Total Inverter Area:        6263.50
  Macro/Black Box Area:      0.000000
  Net Area:              27858.320489
  Net XLength        :      794874.19
  Net YLength        :      825091.00
  -----------------------------------
  Cell Area:             85583.000000
  Design Area:          113441.320489
  Net Length        :      1619965.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         40560
  Nets With Violations:           139
  Max Trans Violations:           139
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               23.74
  -----------------------------------------
  Overall Compile Time:               24.67
  Overall Compile Wall Clock Time:    26.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
1
redirect -tee clock_opt.timing {report_timing}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:25:35 2024
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  4.75%

  Startpoint: mem_dcache_data_read[39]
              (input port clocked by clk)
  Endpoint: mem_dcache_data_write[39]
            (output port clocked by clk)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_data_read[39] (in)                           0.00       1.50 f
  MEM_inst/dcache_data_read[39] (MEM)                     0.00       1.50 f
  MEM_inst/U305/CN (clk2d2)                               0.37 *     1.87 r
  MEM_inst/U307/ZN (nr02d0)                               0.09 *     1.96 f
  MEM_inst/U129/Z (or02d1)                                0.13 *     2.08 f
  MEM_inst/U308/ZN (nr02d4)                               0.22 *     2.30 r
  MEM_inst/dcache_data_write[39] (MEM)                    0.00       2.30 r
  U265/ZN (invbdk)                                        0.24 *     2.55 f
  mem_dcache_data_write[39] (out)                         0.02 *     2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -0.75       4.25
  data required time                                                 4.25
  --------------------------------------------------------------------------
  data required time                                                 4.25
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: mem_dcache_ready
              (input port clocked by clk)
  Endpoint: ID_EX_inst/dff12/data_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.50       1.50 f
  mem_dcache_ready (in)                                   0.00       1.50 f
  MEM_inst/dcache_ready (MEM)                             0.00       1.50 f
  MEM_inst/U5/Z (bufbda)                                  0.15 *     1.65 f
  MEM_inst/U10/ZN (inv0d1)                                0.09 *     1.74 r
  MEM_inst/U236/Z (an12d2)                                0.20 *     1.94 f
  MEM_inst/U258/ZN (aoi2222d2)                            0.24 *     2.18 r
  MEM_inst/U229/ZN (nd02d2)                               0.04 *     2.22 f
  MEM_inst/U228/Z (an02d2)                                0.10 *     2.32 f
  MEM_inst/U262/ZN (aon211d4)                             0.25 *     2.56 r
  MEM_inst/U204/ZN (invbd4)                               0.07 *     2.64 f
  MEM_inst/U246/Z (aor211d2)                              0.27 *     2.91 f
  MEM_inst/rd_data_o[19] (MEM)                            0.00       2.91 f
  CHECK_inst/mem_rd_data_i[19] (CHECK)                    0.00       2.91 f
  CHECK_inst/U170/ZN (nd02d2)                             0.06 *     2.97 r
  CHECK_inst/U191/ZN (nd02d2)                             0.06 *     3.03 f
  CHECK_inst/rs1_data_o[19] (CHECK)                       0.00       3.03 f
  ID_inst/chack_rs1_data_i[19] (ID)                       0.00       3.03 f
  ID_inst/U591/Z (aor22d2)                                0.22 *     3.25 f
  ID_inst/add_138/A[19] (ID_DW01_add_7)                   0.00       3.25 f
  ID_inst/add_138/U450/Z (or02d1)                         0.13 *     3.37 f
  ID_inst/add_138/U463/Z (an12d2)                         0.11 *     3.49 f
  ID_inst/add_138/U477/ZN (nd02d4)                        0.17 *     3.65 r
  ID_inst/add_138/U728/ZN (nr02d4)                        0.24 *     3.89 f
  ID_inst/add_138/U539/ZN (oaim21d2)                      0.24 *     4.14 f
  ID_inst/add_138/U454/ZN (nd02d2)                        0.04 *     4.18 r
  ID_inst/add_138/U565/ZN (nd02d2)                        0.05 *     4.23 f
  ID_inst/add_138/SUM[24] (ID_DW01_add_7)                 0.00       4.23 f
  ID_inst/U247/ZN (nd02d2)                                0.05 *     4.28 r
  ID_inst/U248/ZN (nd02d2)                                0.05 *     4.33 f
  ID_inst/id_axi_araddr[24] (ID)                          0.00       4.33 f
  ID_EX_inst/id_axi_araddr_i[24] (ID_EX)                  0.00       4.33 f
  ID_EX_inst/dff12/data_i[24] (DFF_SET_DW32_2)            0.00       4.33 f
  ID_EX_inst/dff12/U107/Z (aor222d1)                      0.32 *     4.65 f
  ID_EX_inst/dff12/data_o_reg[24]/D (dfnrq4)              0.00 *     4.65 f
  data arrival time                                                  4.65

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.51       5.51
  ID_EX_inst/dff12/data_o_reg[24]/CP (dfnrq4)             0.00       5.51 r
  library setup time                                     -0.06       5.44
  data required time                                                 5.44
  --------------------------------------------------------------------------
  data required time                                                 5.44
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ID_EX_inst/dff3/data_o_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu_jump (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.53       0.53
  ID_EX_inst/dff3/data_o_reg[63]/CP (dfnrq1)              0.00       0.53 r
  ID_EX_inst/dff3/data_o_reg[63]/Q (dfnrq1)               0.31       0.84 r
  ID_EX_inst/dff3/data_o[63] (DFF_SET_DW64_9)             0.00       0.84 r
  ID_EX_inst/op1_o[63] (ID_EX)                            0.00       0.84 r
  U28/Z (bufbd7)                                          0.15 *     0.99 r
  EX_inst/op1_i[63] (EX)                                  0.00       0.99 r
  EX_inst/U90/ZN (invbd2)                                 0.08 *     1.07 f
  EX_inst/lt_100/A[63] (EX_DW_cmp_1)                      0.00       1.07 f
  EX_inst/lt_100/U1777/ZN (nr02d1)                        0.18 *     1.25 r
  EX_inst/lt_100/U1852/ZN (nr02d1)                        0.22 *     1.47 f
  EX_inst/lt_100/U1915/ZN (aoi21d1)                       0.22 *     1.69 r
  EX_inst/lt_100/U7/ZN (oai21d1)                          0.21 *     1.90 f
  EX_inst/lt_100/U1906/ZN (aoi21d1)                       0.19 *     2.09 r
  EX_inst/lt_100/U1895/Z (ora21d1)                        0.17 *     2.26 r
  EX_inst/lt_100/U1802/Z (ora21d1)                        0.19 *     2.46 r
  EX_inst/lt_100/GE_LT_GT_LE (EX_DW_cmp_1)                0.00       2.46 r
  EX_inst/U72/Z (mx02d1)                                  0.21 *     2.66 r
  EX_inst/U3552/ZN (nd03d0)                               0.09 *     2.75 f
  EX_inst/U1386/Z (aor211d1)                              0.30 *     3.05 f
  EX_inst/jump_en_o (EX)                                  0.00       3.05 f
  U271/C (clk2d2)                                         0.26 *     3.31 f
  U267/Z (bufbd1)                                         0.12 *     3.42 f
  U270/ZN (invbd4)                                        0.08 *     3.51 r
  U4/ZN (invbdk)                                          0.23 *     3.73 f
  cpu_jump (out)                                          0.02 *     3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  output external delay                                  -0.75       4.25
  data required time                                                 4.25
  --------------------------------------------------------------------------
  data required time                                                 4.25
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ID_EX_inst/dff3/data_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_inst/dff12/data_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  ID_EX_inst/dff3/data_o_reg[5]/CP (dfnrq1)               0.00       0.52 r
  ID_EX_inst/dff3/data_o_reg[5]/Q (dfnrq1)                0.28       0.80 r
  ID_EX_inst/dff3/U9/Z (bufbd4)                           0.19 *     0.99 r
  ID_EX_inst/dff3/data_o[5] (DFF_SET_DW64_9)              0.00       0.99 r
  ID_EX_inst/op1_o[5] (ID_EX)                             0.00       0.99 r
  EX_inst/op1_i[5] (EX)                                   0.00       0.99 r
  EX_inst/sub_113/A[5] (EX_DW01_sub_1)                    0.00       0.99 r
  EX_inst/sub_113/U3/C (clk2d2)                           0.34 *     1.33 r
  EX_inst/sub_113/U853/ZN (nd02d4)                        0.18 *     1.51 f
  EX_inst/sub_113/U913/ZN (inv0d0)                        0.05 *     1.56 r
  EX_inst/sub_113/U715/Z (or02d1)                         0.17 *     1.73 r
  EX_inst/sub_113/U756/ZN (aoi21d1)                       0.21 *     1.94 f
  EX_inst/sub_113/U914/ZN (nd02d2)                        0.08 *     2.02 r
  EX_inst/sub_113/U859/ZN (inv0d1)                        0.09 *     2.10 f
  EX_inst/sub_113/U544/ZN (oai21d1)                       0.20 *     2.30 r
  EX_inst/sub_113/U533/ZN (xn02d1)                        0.21 *     2.52 f
  EX_inst/sub_113/DIFF[10] (EX_DW01_sub_1)                0.00       2.52 f
  EX_inst/U4277/ZN (aoi222d1)                             0.46 *     2.98 r
  EX_inst/U740/Z (an02d1)                                 0.10 *     3.08 r
  EX_inst/U641/Z (an02d1)                                 0.10 *     3.18 r
  EX_inst/U1790/ZN (nd03d0)                               0.10 *     3.28 f
  EX_inst/U1451/Z (an02d1)                                0.12 *     3.40 f
  EX_inst/U1453/Z (or03d1)                                0.21 *     3.61 f
  EX_inst/rd_data_o[10] (EX)                              0.00       3.61 f
  CHECK_inst/ex_rd_data_i[10] (CHECK)                     0.00       3.61 f
  CHECK_inst/U199/ZN (nd02d2)                             0.06 *     3.67 r
  CHECK_inst/U200/ZN (nd02d2)                             0.06 *     3.73 f
  CHECK_inst/rs1_data_o[10] (CHECK)                       0.00       3.73 f
  ID_inst/chack_rs1_data_i[10] (ID)                       0.00       3.73 f
  ID_inst/U341/ZN (nd02d1)                                0.06 *     3.79 r
  ID_inst/U343/ZN (nd02d2)                                0.06 *     3.84 f
  ID_inst/add_138/A[10] (ID_DW01_add_7)                   0.00       3.84 f
  ID_inst/add_138/U735/ZN (nr02d0)                        0.07 *     3.92 r
  ID_inst/add_138/U380/ZN (nr02d2)                        0.24 *     4.15 f
  ID_inst/add_138/U471/ZN (nd02d1)                        0.06 *     4.22 r
  ID_inst/add_138/U466/ZN (invbd2)                        0.05 *     4.27 f
  ID_inst/add_138/U462/Z (an02d2)                         0.11 *     4.38 f
  ID_inst/add_138/U550/ZN (nd02d2)                        0.06 *     4.44 r
  ID_inst/add_138/U686/ZN (nd02d2)                        0.07 *     4.51 f
  ID_inst/add_138/U533/ZN (invbd4)                        0.05 *     4.56 r
  ID_inst/add_138/U481/ZN (oai21d4)                       0.25 *     4.81 f
  ID_inst/add_138/U160/ZN (xn02d1)                        0.20 *     5.00 f
  ID_inst/add_138/SUM[17] (ID_DW01_add_7)                 0.00       5.00 f
  ID_inst/U598/ZN (nd02d1)                                0.06 *     5.06 r
  ID_inst/U599/ZN (nd02d2)                                0.05 *     5.12 f
  ID_inst/id_axi_araddr[17] (ID)                          0.00       5.12 f
  ID_EX_inst/id_axi_araddr_i[17] (ID_EX)                  0.00       5.12 f
  ID_EX_inst/dff12/data_i[17] (DFF_SET_DW32_2)            0.00       5.12 f
  ID_EX_inst/dff12/U2/ZN (nd02d2)                         0.03 *     5.15 r
  ID_EX_inst/dff12/U68/ZN (nd03d0)                        0.09 *     5.25 f
  ID_EX_inst/dff12/data_o_reg[17]/D (dfnrq1)              0.00 *     5.25 f
  data arrival time                                                  5.25

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.51       5.51
  ID_EX_inst/dff12/data_o_reg[17]/CP (dfnrq1)             0.00       5.51 r
  library setup time                                     -0.06       5.44
  data required time                                                 5.44
  --------------------------------------------------------------------------
  data required time                                                 5.44
  data arrival time                                                 -5.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


1
# 保存文件
save_mw_cel -as TOP_RISCV_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named TOP_RISCV_cts. (UIG-5)
1
############################################################
# 6、布线routing
############################################################
route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Fri Apr  5 10:25:37 2024

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 1629 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   58  Proc 1629 
Net statistics:
Total number of nets     = 38925
Number of nets to route  = 37588
Number of single or zero port nets = 356
Number of nets with min-layer-mode soft = 1016
Number of nets with min-layer-mode soft-cost-medium = 1016
Number of nets with max-layer-mode hard = 972
981 nets are fully connected,
 of which 981 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   68  Alloctr   69  Proc 1629 
Average gCell capacity  1.66	 on layer (1)	 METAL
Average gCell capacity  8.93	 on layer (2)	 METAL2
Average gCell capacity  8.94	 on layer (3)	 METAL3
Average gCell capacity  7.07	 on layer (4)	 METAL4
Average gCell capacity  4.42	 on layer (5)	 METAL5
Average gCell capacity  3.74	 on layer (6)	 METAL6
Average number of tracks per gCell 8.98	 on layer (1)	 METAL
Average number of tracks per gCell 9.00	 on layer (2)	 METAL2
Average number of tracks per gCell 8.98	 on layer (3)	 METAL3
Average number of tracks per gCell 7.17	 on layer (4)	 METAL4
Average number of tracks per gCell 4.55	 on layer (5)	 METAL5
Average number of tracks per gCell 3.81	 on layer (6)	 METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   69  Alloctr   70  Proc 1629 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used   70  Alloctr   71  Proc 1629 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   70  Alloctr   71  Proc 1629 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   19  Alloctr   19  Proc   19 
[End of Initial Routing] Total (MB): Used   90  Alloctr   91  Proc 1649 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1537 Max = 4 GRCs =  1489 (1.23%)
Initial. H routing: Overflow =  1032 Max = 4 (GRCs =   3) GRCs =   895 (1.48%)
Initial. V routing: Overflow =   504 Max = 3 (GRCs =   8) GRCs =   594 (0.98%)
Initial. METAL      Overflow =   164 Max = 1 (GRCs = 142) GRCs =   187 (0.31%)
Initial. METAL2     Overflow =   168 Max = 2 (GRCs =   5) GRCs =   308 (0.51%)
Initial. METAL3     Overflow =   692 Max = 4 (GRCs =   3) GRCs =   543 (0.90%)
Initial. METAL4     Overflow =   244 Max = 3 (GRCs =   8) GRCs =   197 (0.33%)
Initial. METAL5     Overflow =   176 Max = 3 (GRCs =   2) GRCs =   165 (0.27%)
Initial. METAL6     Overflow =    92 Max = 2 (GRCs =   3) GRCs =    89 (0.15%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    97.5 1.84 0.11 0.01 0.01 0.15 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.23
METAL2   11.6 11.6 15.8 17.4 16.3 12.7 7.96 4.11 1.89 0.00 0.48 0.05 0.01 0.00
METAL3   9.61 10.9 15.5 17.5 16.0 12.4 7.78 4.85 2.96 0.00 1.56 0.60 0.17 0.05
METAL4   28.1 27.6 20.6 2.16 9.66 5.77 0.73 2.81 1.46 0.00 0.70 0.26 0.05 0.01
METAL5   36.7 20.6 15.3 9.97 0.00 7.15 3.91 2.57 1.73 0.00 1.71 0.00 0.24 0.03
METAL6   56.1 0.00 25.0 5.62 0.00 7.68 1.32 2.87 0.00 0.00 1.20 0.00 0.12 0.03
Total    39.9 12.1 15.3 8.79 6.99 7.65 3.62 2.87 1.34 0.00 0.95 0.15 0.10 0.06


Initial. Total Wire Length = 1617050.36
Initial. Layer METAL wire length = 5765.32
Initial. Layer METAL2 wire length = 447140.47
Initial. Layer METAL3 wire length = 578203.94
Initial. Layer METAL4 wire length = 264139.48
Initial. Layer METAL5 wire length = 194800.55
Initial. Layer METAL6 wire length = 127000.60
Initial. Total Number of Contacts = 228882
Initial. Via VIA12A count = 114144
Initial. Via VIA23 count = 90821
Initial. Via VIA34 count = 12104
Initial. Via VIA45 count = 6084
Initial. Via VIA56 count = 5729
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    4 
[End of Phase1 Routing] Total (MB): Used   90  Alloctr   91  Proc 1654 
phase1. Routing result:
phase1. Both Dirs: Overflow =   189 Max = 3 GRCs =   230 (0.19%)
phase1. H routing: Overflow =   128 Max = 2 (GRCs =  1) GRCs =   146 (0.24%)
phase1. V routing: Overflow =    61 Max = 3 (GRCs =  1) GRCs =    84 (0.14%)
phase1. METAL      Overflow =    83 Max = 1 (GRCs = 64) GRCs =   103 (0.17%)
phase1. METAL2     Overflow =    16 Max = 2 (GRCs =  1) GRCs =    42 (0.07%)
phase1. METAL3     Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.02%)
phase1. METAL4     Overflow =    31 Max = 3 (GRCs =  1) GRCs =    28 (0.05%)
phase1. METAL5     Overflow =    32 Max = 2 (GRCs =  1) GRCs =    31 (0.05%)
phase1. METAL6     Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.02%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    97.6 1.93 0.09 0.01 0.01 0.16 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.11
METAL2   11.6 11.8 15.8 17.5 16.1 12.6 8.04 4.05 2.14 0.00 0.09 0.00 0.00 0.00
METAL3   9.67 10.9 15.6 17.6 16.1 12.6 7.82 4.71 3.08 0.00 1.72 0.02 0.00 0.00
METAL4   27.7 27.5 21.0 2.27 9.74 5.64 0.68 3.03 1.39 0.00 0.82 0.04 0.00 0.00
METAL5   36.4 19.3 15.4 10.2 0.00 6.86 4.42 2.78 2.43 0.00 2.10 0.00 0.05 0.00
METAL6   54.3 0.00 24.9 5.13 0.00 9.25 1.68 3.24 0.00 0.00 1.47 0.00 0.01 0.01
Total    39.5 11.9 15.5 8.81 7.00 7.86 3.77 2.97 1.51 0.00 1.05 0.01 0.01 0.02


phase1. Total Wire Length = 1620931.57
phase1. Layer METAL wire length = 5648.96
phase1. Layer METAL2 wire length = 441394.86
phase1. Layer METAL3 wire length = 568184.52
phase1. Layer METAL4 wire length = 261509.76
phase1. Layer METAL5 wire length = 205486.24
phase1. Layer METAL6 wire length = 138707.24
phase1. Total Number of Contacts = 230369
phase1. Via VIA12A count = 114119
phase1. Via VIA23 count = 91049
phase1. Via VIA34 count = 12656
phase1. Via VIA45 count = 6436
phase1. Via VIA56 count = 6109
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   90  Alloctr   91  Proc 1654 
phase2. Routing result:
phase2. Both Dirs: Overflow =    97 Max = 2 GRCs =   112 (0.09%)
phase2. H routing: Overflow =    81 Max = 1 (GRCs = 66) GRCs =    97 (0.16%)
phase2. V routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    15 (0.02%)
phase2. METAL      Overflow =    62 Max = 1 (GRCs = 47) GRCs =    78 (0.13%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL3     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL4     Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.01%)
phase2. METAL5     Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.03%)
phase2. METAL6     Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.02%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    97.6 1.92 0.10 0.01 0.01 0.15 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.08
METAL2   11.6 12.2 17.1 19.2 17.3 12.4 6.50 2.64 0.83 0.00 0.03 0.00 0.00 0.00
METAL3   9.64 10.8 15.5 17.5 16.1 12.6 7.81 4.76 3.10 0.00 1.88 0.00 0.00 0.00
METAL4   27.7 27.5 21.1 2.26 9.75 5.70 0.71 2.97 1.36 0.00 0.74 0.00 0.00 0.00
METAL5   36.1 19.4 15.3 10.2 0.00 6.91 4.42 2.86 2.52 0.00 2.08 0.00 0.03 0.00
METAL6   53.9 0.00 24.9 5.24 0.00 9.31 1.70 3.39 0.00 0.00 1.48 0.00 0.01 0.01
Total    39.4 12.0 15.7 9.08 7.21 7.86 3.52 2.77 1.30 0.00 1.05 0.00 0.01 0.01


phase2. Total Wire Length = 1621259.87
phase2. Layer METAL wire length = 5623.06
phase2. Layer METAL2 wire length = 443953.73
phase2. Layer METAL3 wire length = 568503.67
phase2. Layer METAL4 wire length = 259326.48
phase2. Layer METAL5 wire length = 205121.12
phase2. Layer METAL6 wire length = 138731.81
phase2. Total Number of Contacts = 230435
phase2. Via VIA12A count = 114123
phase2. Via VIA23 count = 91103
phase2. Via VIA34 count = 12644
phase2. Via VIA45 count = 6439
phase2. Via VIA56 count = 6126
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   90  Alloctr   91  Proc 1654 
phase3. Routing result:
phase3. Both Dirs: Overflow =    90 Max = 2 GRCs =   105 (0.09%)
phase3. H routing: Overflow =    75 Max = 1 (GRCs = 60) GRCs =    91 (0.15%)
phase3. V routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    14 (0.02%)
phase3. METAL      Overflow =    60 Max = 1 (GRCs = 45) GRCs =    76 (0.13%)
phase3. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL4     Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.01%)
phase3. METAL5     Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.02%)
phase3. METAL6     Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.02%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    97.6 1.92 0.10 0.01 0.01 0.15 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.07
METAL2   11.6 12.2 17.1 19.2 17.3 12.4 6.49 2.65 0.83 0.00 0.03 0.00 0.00 0.00
METAL3   9.64 10.8 15.5 17.5 16.1 12.6 7.80 4.78 3.08 0.00 1.90 0.00 0.00 0.00
METAL4   27.7 27.5 21.1 2.26 9.75 5.71 0.71 2.96 1.36 0.00 0.74 0.00 0.00 0.00
METAL5   36.1 19.3 15.4 10.2 0.00 6.91 4.33 2.86 2.52 0.00 2.15 0.00 0.02 0.00
METAL6   53.9 0.00 24.8 5.24 0.00 9.33 1.70 3.39 0.00 0.00 1.50 0.00 0.01 0.01
Total    39.4 12.0 15.7 9.09 7.21 7.87 3.51 2.77 1.30 0.00 1.07 0.00 0.00 0.01


phase3. Total Wire Length = 1621372.13
phase3. Layer METAL wire length = 5626.03
phase3. Layer METAL2 wire length = 444023.41
phase3. Layer METAL3 wire length = 568546.71
phase3. Layer METAL4 wire length = 259320.12
phase3. Layer METAL5 wire length = 205109.81
phase3. Layer METAL6 wire length = 138746.05
phase3. Total Number of Contacts = 230445
phase3. Via VIA12A count = 114124
phase3. Via VIA23 count = 91107
phase3. Via VIA34 count = 12645
phase3. Via VIA45 count = 6441
phase3. Via VIA56 count = 6128
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:11 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   36  Proc   24 
[End of Whole Chip Routing] Total (MB): Used   90  Alloctr   91  Proc 1654 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 26.78 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 30.44 %
Peak    horizontal track utilization = 107.69 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 1654 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:11 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[GR: Done] Stage (MB): Used   40  Alloctr   41  Proc   24 
[GR: Done] Total (MB): Used   88  Alloctr   90  Proc 1654 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:12 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used   27  Alloctr   28  Proc   24 
[End of Global Routing] Total (MB): Used   75  Alloctr   76  Proc 1654 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 1654 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 94096 of 306314


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   15  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used   87  Alloctr   92  Proc 1676 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:08 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   16  Proc   22 
[Track Assign: Iteration 1] Total (MB): Used   87  Alloctr   92  Proc 1676 

Number of wires with overlap after iteration 1 = 34422 of 234231


Wire length and via report:
---------------------------
Number of METAL wires: 10891 		 poly_con: 0
Number of METAL2 wires: 126051 		 VIA12A: 123785
Number of METAL3 wires: 77802 		 VIA23: 117959
Number of METAL4 wires: 8842 		 VIA34: 15499
Number of METAL5 wires: 6590 		 VIA45: 6845
Number of METAL6 wires: 4055 		 VIA56: 6120
Total number of wires: 234231 		 vias: 270208

Total METAL wire length: 12044.1
Total METAL2 wire length: 450279.5
Total METAL3 wire length: 588007.6
Total METAL4 wire length: 280208.4
Total METAL5 wire length: 203855.7
Total METAL6 wire length: 138427.2
Total wire length: 1672822.5

Longest METAL wire length: 59.5
Longest METAL2 wire length: 273.5
Longest METAL3 wire length: 454.5
Longest METAL4 wire length: 503.8
Longest METAL5 wire length: 766.3
Longest METAL6 wire length: 478.7


[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc   22 
[Track Assign: Done] Total (MB): Used   81  Alloctr   83  Proc 1676 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :	 {1 }                
-save_cell_prefix                                       :	 TOP_RISCV_INIT_RT   
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   84  Alloctr   86  Proc 1676 
Total number of nets = 38925, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/625 Partitions, Violations =	3
Routed	3/625 Partitions, Violations =	1
Routed	6/625 Partitions, Violations =	17
Routed	9/625 Partitions, Violations =	39
Routed	12/625 Partitions, Violations =	51
Routed	15/625 Partitions, Violations =	47
Routed	18/625 Partitions, Violations =	46
Routed	21/625 Partitions, Violations =	68
Routed	24/625 Partitions, Violations =	77
Routed	27/625 Partitions, Violations =	78
Routed	30/625 Partitions, Violations =	85
Routed	33/625 Partitions, Violations =	74
Routed	36/625 Partitions, Violations =	101
Routed	39/625 Partitions, Violations =	109
Routed	42/625 Partitions, Violations =	109
Routed	45/625 Partitions, Violations =	98
Routed	48/625 Partitions, Violations =	89
Routed	51/625 Partitions, Violations =	63
Routed	54/625 Partitions, Violations =	55
Routed	57/625 Partitions, Violations =	66
Routed	60/625 Partitions, Violations =	68
Routed	63/625 Partitions, Violations =	57
Routed	66/625 Partitions, Violations =	78
Routed	69/625 Partitions, Violations =	72
Routed	72/625 Partitions, Violations =	79
Routed	75/625 Partitions, Violations =	92
Routed	78/625 Partitions, Violations =	83
Routed	81/625 Partitions, Violations =	90
Routed	84/625 Partitions, Violations =	84
Routed	87/625 Partitions, Violations =	78
Routed	90/625 Partitions, Violations =	91
Routed	93/625 Partitions, Violations =	95
Routed	96/625 Partitions, Violations =	96
Routed	99/625 Partitions, Violations =	114
Routed	102/625 Partitions, Violations =	104
Routed	105/625 Partitions, Violations =	105
Routed	108/625 Partitions, Violations =	113
Routed	111/625 Partitions, Violations =	108
Routed	114/625 Partitions, Violations =	92
Routed	117/625 Partitions, Violations =	89
Routed	120/625 Partitions, Violations =	90
Routed	123/625 Partitions, Violations =	91
Routed	126/625 Partitions, Violations =	88
Routed	129/625 Partitions, Violations =	91
Routed	132/625 Partitions, Violations =	90
Routed	135/625 Partitions, Violations =	102
Routed	138/625 Partitions, Violations =	158
Routed	141/625 Partitions, Violations =	166
Routed	144/625 Partitions, Violations =	158
Routed	147/625 Partitions, Violations =	156
Routed	150/625 Partitions, Violations =	167
Routed	153/625 Partitions, Violations =	179
Routed	156/625 Partitions, Violations =	174
Routed	159/625 Partitions, Violations =	186
Routed	162/625 Partitions, Violations =	190
Routed	165/625 Partitions, Violations =	201
Routed	168/625 Partitions, Violations =	186
Routed	171/625 Partitions, Violations =	233
Routed	174/625 Partitions, Violations =	242
Routed	177/625 Partitions, Violations =	252
Routed	180/625 Partitions, Violations =	260
Routed	183/625 Partitions, Violations =	251
Routed	186/625 Partitions, Violations =	243
Routed	189/625 Partitions, Violations =	229
Routed	192/625 Partitions, Violations =	249
Routed	195/625 Partitions, Violations =	227
Routed	198/625 Partitions, Violations =	261
Routed	201/625 Partitions, Violations =	263
Routed	204/625 Partitions, Violations =	269
Routed	207/625 Partitions, Violations =	278
Routed	210/625 Partitions, Violations =	283
Routed	213/625 Partitions, Violations =	262
Routed	216/625 Partitions, Violations =	274
Routed	219/625 Partitions, Violations =	263
Routed	222/625 Partitions, Violations =	263
Routed	225/625 Partitions, Violations =	267
Routed	228/625 Partitions, Violations =	258
Routed	231/625 Partitions, Violations =	260
Routed	234/625 Partitions, Violations =	254
Routed	237/625 Partitions, Violations =	275
Routed	240/625 Partitions, Violations =	275
Routed	243/625 Partitions, Violations =	280
Routed	246/625 Partitions, Violations =	273
Routed	249/625 Partitions, Violations =	271
Routed	252/625 Partitions, Violations =	279
Routed	255/625 Partitions, Violations =	292
Routed	258/625 Partitions, Violations =	318
Routed	261/625 Partitions, Violations =	325
Routed	264/625 Partitions, Violations =	376
Routed	267/625 Partitions, Violations =	395
Routed	270/625 Partitions, Violations =	394
Routed	273/625 Partitions, Violations =	383
Routed	276/625 Partitions, Violations =	398
Routed	279/625 Partitions, Violations =	401
Routed	282/625 Partitions, Violations =	412
Routed	285/625 Partitions, Violations =	399
Routed	288/625 Partitions, Violations =	434
Routed	291/625 Partitions, Violations =	451
Routed	294/625 Partitions, Violations =	458
Routed	297/625 Partitions, Violations =	458
Routed	300/625 Partitions, Violations =	475
Routed	303/625 Partitions, Violations =	478
Routed	306/625 Partitions, Violations =	483
Routed	309/625 Partitions, Violations =	483
Routed	312/625 Partitions, Violations =	456
Routed	315/625 Partitions, Violations =	456
Routed	318/625 Partitions, Violations =	487
Routed	321/625 Partitions, Violations =	481
Routed	324/625 Partitions, Violations =	463
Routed	327/625 Partitions, Violations =	466
Routed	330/625 Partitions, Violations =	472
Routed	333/625 Partitions, Violations =	475
Routed	336/625 Partitions, Violations =	522
Routed	339/625 Partitions, Violations =	511
Routed	342/625 Partitions, Violations =	499
Routed	345/625 Partitions, Violations =	495
Routed	348/625 Partitions, Violations =	490
Routed	351/625 Partitions, Violations =	483
Routed	354/625 Partitions, Violations =	533
Routed	357/625 Partitions, Violations =	535
Routed	360/625 Partitions, Violations =	496
Routed	363/625 Partitions, Violations =	511
Routed	366/625 Partitions, Violations =	504
Routed	369/625 Partitions, Violations =	519
Routed	372/625 Partitions, Violations =	534
Routed	375/625 Partitions, Violations =	537
Routed	378/625 Partitions, Violations =	558
Routed	381/625 Partitions, Violations =	560
Routed	384/625 Partitions, Violations =	598
Routed	387/625 Partitions, Violations =	594
Routed	390/625 Partitions, Violations =	583
Routed	393/625 Partitions, Violations =	615
Routed	396/625 Partitions, Violations =	616
Routed	399/625 Partitions, Violations =	604
Routed	402/625 Partitions, Violations =	616
Routed	405/625 Partitions, Violations =	656
Routed	408/625 Partitions, Violations =	680
Routed	411/625 Partitions, Violations =	694
Routed	414/625 Partitions, Violations =	700
Routed	417/625 Partitions, Violations =	691
Routed	420/625 Partitions, Violations =	662
Routed	423/625 Partitions, Violations =	669
Routed	426/625 Partitions, Violations =	905
Routed	429/625 Partitions, Violations =	918
Routed	432/625 Partitions, Violations =	917
Routed	435/625 Partitions, Violations =	908
Routed	438/625 Partitions, Violations =	909
Routed	441/625 Partitions, Violations =	935
Routed	444/625 Partitions, Violations =	901
Routed	447/625 Partitions, Violations =	867
Routed	450/625 Partitions, Violations =	872
Routed	453/625 Partitions, Violations =	866
Routed	456/625 Partitions, Violations =	865
Routed	459/625 Partitions, Violations =	861
Routed	462/625 Partitions, Violations =	868
Routed	465/625 Partitions, Violations =	861
Routed	468/625 Partitions, Violations =	864
Routed	471/625 Partitions, Violations =	877
Routed	474/625 Partitions, Violations =	855
Routed	477/625 Partitions, Violations =	876
Routed	480/625 Partitions, Violations =	862
Routed	483/625 Partitions, Violations =	889
Routed	486/625 Partitions, Violations =	909
Routed	489/625 Partitions, Violations =	902
Routed	492/625 Partitions, Violations =	897
Routed	495/625 Partitions, Violations =	881
Routed	498/625 Partitions, Violations =	856
Routed	501/625 Partitions, Violations =	839
Routed	504/625 Partitions, Violations =	835
Routed	507/625 Partitions, Violations =	832
Routed	510/625 Partitions, Violations =	825
Routed	513/625 Partitions, Violations =	822
Routed	516/625 Partitions, Violations =	830
Routed	519/625 Partitions, Violations =	821
Routed	522/625 Partitions, Violations =	809
Routed	525/625 Partitions, Violations =	811
Routed	528/625 Partitions, Violations =	786
Routed	531/625 Partitions, Violations =	804
Routed	534/625 Partitions, Violations =	804
Routed	537/625 Partitions, Violations =	824
Routed	540/625 Partitions, Violations =	808
Routed	543/625 Partitions, Violations =	793
Routed	546/625 Partitions, Violations =	792
Routed	549/625 Partitions, Violations =	780
Routed	552/625 Partitions, Violations =	780
Routed	555/625 Partitions, Violations =	787
Routed	558/625 Partitions, Violations =	789
Routed	561/625 Partitions, Violations =	778
Routed	564/625 Partitions, Violations =	812
Routed	567/625 Partitions, Violations =	792
Routed	570/625 Partitions, Violations =	789
Routed	573/625 Partitions, Violations =	771
Routed	576/625 Partitions, Violations =	781
Routed	579/625 Partitions, Violations =	777
Routed	582/625 Partitions, Violations =	768
Routed	585/625 Partitions, Violations =	771
Routed	588/625 Partitions, Violations =	798
Routed	591/625 Partitions, Violations =	790
Routed	594/625 Partitions, Violations =	813
Routed	597/625 Partitions, Violations =	803
Routed	600/625 Partitions, Violations =	793
Routed	603/625 Partitions, Violations =	776
Routed	606/625 Partitions, Violations =	770
Routed	609/625 Partitions, Violations =	760
Routed	612/625 Partitions, Violations =	759
Routed	615/625 Partitions, Violations =	769
Routed	618/625 Partitions, Violations =	765
Routed	621/625 Partitions, Violations =	752
Routed	624/625 Partitions, Violations =	752

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	752
	Diff net spacing : 217
	Less than minimum area : 42
	Less than minimum width : 6
	Same net spacing : 149
	Short : 216
	Internal-only types : 122

[Iter 0] Elapsed real time: 0:00:40 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:38 total=0:00:40
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    1 
[Iter 0] Total (MB): Used   90  Alloctr   91  Proc 1678 

End DR iteration 0 with 625 parts

Start DR iteration 1: non-uniform partition
Routed	1/155 Partitions, Violations =	752
Routed	2/155 Partitions, Violations =	722
Routed	3/155 Partitions, Violations =	699
Routed	4/155 Partitions, Violations =	739
Routed	5/155 Partitions, Violations =	723
Routed	6/155 Partitions, Violations =	711
Routed	7/155 Partitions, Violations =	686
Routed	8/155 Partitions, Violations =	669
Routed	9/155 Partitions, Violations =	661
Routed	10/155 Partitions, Violations =	638
Routed	11/155 Partitions, Violations =	626
Routed	12/155 Partitions, Violations =	622
Routed	13/155 Partitions, Violations =	619
Routed	14/155 Partitions, Violations =	616
Routed	15/155 Partitions, Violations =	613
Routed	16/155 Partitions, Violations =	609
Routed	17/155 Partitions, Violations =	606
Routed	18/155 Partitions, Violations =	602
Routed	19/155 Partitions, Violations =	600
Routed	20/155 Partitions, Violations =	584
Routed	21/155 Partitions, Violations =	572
Routed	22/155 Partitions, Violations =	568
Routed	23/155 Partitions, Violations =	560
Routed	24/155 Partitions, Violations =	551
Routed	25/155 Partitions, Violations =	543
Routed	26/155 Partitions, Violations =	539
Routed	27/155 Partitions, Violations =	535
Routed	28/155 Partitions, Violations =	531
Routed	29/155 Partitions, Violations =	526
Routed	30/155 Partitions, Violations =	517
Routed	31/155 Partitions, Violations =	513
Routed	32/155 Partitions, Violations =	505
Routed	33/155 Partitions, Violations =	501
Routed	34/155 Partitions, Violations =	497
Routed	35/155 Partitions, Violations =	493
Routed	36/155 Partitions, Violations =	485
Routed	37/155 Partitions, Violations =	481
Routed	38/155 Partitions, Violations =	477
Routed	39/155 Partitions, Violations =	465
Routed	40/155 Partitions, Violations =	461
Routed	41/155 Partitions, Violations =	457
Routed	42/155 Partitions, Violations =	453
Routed	43/155 Partitions, Violations =	449
Routed	44/155 Partitions, Violations =	445
Routed	45/155 Partitions, Violations =	441
Routed	46/155 Partitions, Violations =	437
Routed	47/155 Partitions, Violations =	429
Routed	48/155 Partitions, Violations =	424
Routed	49/155 Partitions, Violations =	423
Routed	50/155 Partitions, Violations =	424
Routed	51/155 Partitions, Violations =	422
Routed	52/155 Partitions, Violations =	422
Routed	53/155 Partitions, Violations =	418
Routed	54/155 Partitions, Violations =	416
Routed	55/155 Partitions, Violations =	410
Routed	56/155 Partitions, Violations =	408
Routed	57/155 Partitions, Violations =	409
Routed	58/155 Partitions, Violations =	408
Routed	59/155 Partitions, Violations =	407
Routed	60/155 Partitions, Violations =	406
Routed	61/155 Partitions, Violations =	404
Routed	62/155 Partitions, Violations =	403
Routed	63/155 Partitions, Violations =	402
Routed	64/155 Partitions, Violations =	401
Routed	65/155 Partitions, Violations =	401
Routed	66/155 Partitions, Violations =	393
Routed	67/155 Partitions, Violations =	385
Routed	68/155 Partitions, Violations =	380
Routed	69/155 Partitions, Violations =	398
Routed	70/155 Partitions, Violations =	393
Routed	71/155 Partitions, Violations =	389
Routed	72/155 Partitions, Violations =	438
Routed	73/155 Partitions, Violations =	434
Routed	74/155 Partitions, Violations =	430
Routed	75/155 Partitions, Violations =	426
Routed	76/155 Partitions, Violations =	422
Routed	77/155 Partitions, Violations =	418
Routed	78/155 Partitions, Violations =	414
Routed	79/155 Partitions, Violations =	411
Routed	80/155 Partitions, Violations =	408
Routed	81/155 Partitions, Violations =	402
Routed	82/155 Partitions, Violations =	399
Routed	83/155 Partitions, Violations =	396
Routed	84/155 Partitions, Violations =	394
Routed	85/155 Partitions, Violations =	390
Routed	86/155 Partitions, Violations =	388
Routed	87/155 Partitions, Violations =	385
Routed	88/155 Partitions, Violations =	383
Routed	89/155 Partitions, Violations =	381
Routed	90/155 Partitions, Violations =	379
Routed	91/155 Partitions, Violations =	377
Routed	92/155 Partitions, Violations =	375
Routed	93/155 Partitions, Violations =	372
Routed	94/155 Partitions, Violations =	370
Routed	95/155 Partitions, Violations =	382
Routed	96/155 Partitions, Violations =	380
Routed	97/155 Partitions, Violations =	377
Routed	98/155 Partitions, Violations =	375
Routed	99/155 Partitions, Violations =	373
Routed	100/155 Partitions, Violations =	372
Routed	101/155 Partitions, Violations =	371
Routed	102/155 Partitions, Violations =	369
Routed	103/155 Partitions, Violations =	368
Routed	104/155 Partitions, Violations =	367
Routed	105/155 Partitions, Violations =	366
Routed	106/155 Partitions, Violations =	364
Routed	107/155 Partitions, Violations =	363
Routed	108/155 Partitions, Violations =	362
Routed	109/155 Partitions, Violations =	361
Routed	110/155 Partitions, Violations =	360
Routed	111/155 Partitions, Violations =	359
Routed	112/155 Partitions, Violations =	358
Routed	113/155 Partitions, Violations =	357
Routed	114/155 Partitions, Violations =	356
Routed	115/155 Partitions, Violations =	355
Routed	116/155 Partitions, Violations =	354
Routed	117/155 Partitions, Violations =	353
Routed	118/155 Partitions, Violations =	352
Routed	119/155 Partitions, Violations =	351
Routed	120/155 Partitions, Violations =	351
Routed	121/155 Partitions, Violations =	350
Routed	122/155 Partitions, Violations =	349
Routed	123/155 Partitions, Violations =	348
Routed	124/155 Partitions, Violations =	347
Routed	125/155 Partitions, Violations =	346
Routed	126/155 Partitions, Violations =	331
Routed	127/155 Partitions, Violations =	330
Routed	128/155 Partitions, Violations =	329
Routed	129/155 Partitions, Violations =	328
Routed	130/155 Partitions, Violations =	327
Routed	131/155 Partitions, Violations =	326
Routed	132/155 Partitions, Violations =	325
Routed	133/155 Partitions, Violations =	324
Routed	134/155 Partitions, Violations =	323
Routed	135/155 Partitions, Violations =	322
Routed	136/155 Partitions, Violations =	321
Routed	137/155 Partitions, Violations =	319
Routed	138/155 Partitions, Violations =	318
Routed	139/155 Partitions, Violations =	317
Routed	140/155 Partitions, Violations =	317
Routed	141/155 Partitions, Violations =	316
Routed	142/155 Partitions, Violations =	315
Routed	143/155 Partitions, Violations =	314
Routed	144/155 Partitions, Violations =	313
Routed	145/155 Partitions, Violations =	312
Routed	146/155 Partitions, Violations =	310
Routed	147/155 Partitions, Violations =	309
Routed	148/155 Partitions, Violations =	308
Routed	149/155 Partitions, Violations =	308
Routed	150/155 Partitions, Violations =	306
Routed	151/155 Partitions, Violations =	305
Routed	152/155 Partitions, Violations =	304
Routed	153/155 Partitions, Violations =	304
Routed	154/155 Partitions, Violations =	303
Routed	155/155 Partitions, Violations =	302

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	302
	Diff net spacing : 100
	Less than minimum width : 1
	Short : 188
	Internal-only types : 13

[Iter 1] Elapsed real time: 0:00:43 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:40 total=0:00:43
[Iter 1] Stage (MB): Used    8  Alloctr    8  Proc    1 
[Iter 1] Total (MB): Used   90  Alloctr   92  Proc 1678 

End DR iteration 1 with 155 parts

Updating the database ...
Saving cell TOP_RISCV.CEL;1 as TOP_RISCV_INIT_RT_itr1.
TOP_RISCV_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed	1/20 Partitions, Violations =	163
Routed	2/20 Partitions, Violations =	214
Routed	3/20 Partitions, Violations =	162
Routed	4/20 Partitions, Violations =	140
Routed	5/20 Partitions, Violations =	138
Routed	6/20 Partitions, Violations =	137
Routed	7/20 Partitions, Violations =	135
Routed	8/20 Partitions, Violations =	133
Routed	9/20 Partitions, Violations =	132
Routed	10/20 Partitions, Violations =	132
Routed	11/20 Partitions, Violations =	132
Routed	12/20 Partitions, Violations =	126
Routed	13/20 Partitions, Violations =	126
Routed	14/20 Partitions, Violations =	121
Routed	15/20 Partitions, Violations =	118
Routed	16/20 Partitions, Violations =	115
Routed	17/20 Partitions, Violations =	114
Routed	18/20 Partitions, Violations =	113
Routed	19/20 Partitions, Violations =	112
Routed	20/20 Partitions, Violations =	111

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	111
	Diff net spacing : 23
	Needs fat contact : 7
	Short : 71
	Internal-only types : 10

[Iter 2] Elapsed real time: 0:00:44 
[Iter 2] Elapsed cpu  time: sys=0:00:03 usr=0:00:41 total=0:00:44
[Iter 2] Stage (MB): Used    8  Alloctr    8  Proc   22 
[Iter 2] Total (MB): Used   90  Alloctr   92  Proc 1699 

End DR iteration 2 with 20 parts

Start DR iteration 3: non-uniform partition
Routed	1/9 Partitions, Violations =	166
Routed	2/9 Partitions, Violations =	167
Routed	3/9 Partitions, Violations =	169
Routed	4/9 Partitions, Violations =	169
Routed	5/9 Partitions, Violations =	168
Routed	6/9 Partitions, Violations =	168
Routed	7/9 Partitions, Violations =	168
Routed	8/9 Partitions, Violations =	167
Routed	9/9 Partitions, Violations =	166

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	166
	Diff net spacing : 56
	Needs fat contact : 2
	Short : 99
	Internal-only types : 9

[Iter 3] Elapsed real time: 0:00:44 
[Iter 3] Elapsed cpu  time: sys=0:00:03 usr=0:00:41 total=0:00:44
[Iter 3] Stage (MB): Used    8  Alloctr    8  Proc   22 
[Iter 3] Total (MB): Used   90  Alloctr   92  Proc 1699 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed	1/9 Partitions, Violations =	147
Routed	2/9 Partitions, Violations =	92
Routed	3/9 Partitions, Violations =	90
Routed	4/9 Partitions, Violations =	89
Routed	5/9 Partitions, Violations =	89
Routed	6/9 Partitions, Violations =	89
Routed	7/9 Partitions, Violations =	89
Routed	8/9 Partitions, Violations =	88
Routed	9/9 Partitions, Violations =	87

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	87
	Diff net spacing : 21
	Less than minimum width : 1
	Needs fat contact : 4
	Short : 61

[Iter 4] Elapsed real time: 0:00:45 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:00:42 total=0:00:45
[Iter 4] Stage (MB): Used    8  Alloctr    8  Proc   23 
[Iter 4] Total (MB): Used   90  Alloctr   92  Proc 1700 

End DR iteration 4 with 9 parts

Start DR iteration 5: non-uniform partition
Routed	1/7 Partitions, Violations =	127
Routed	2/7 Partitions, Violations =	133
Routed	3/7 Partitions, Violations =	132
Routed	4/7 Partitions, Violations =	132
Routed	5/7 Partitions, Violations =	131
Routed	6/7 Partitions, Violations =	132
Routed	7/7 Partitions, Violations =	132

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	132
	Diff net spacing : 32
	Less than minimum width : 1
	Needs fat contact : 1
	Short : 93
	Internal-only types : 5

[Iter 5] Elapsed real time: 0:00:45 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:00:42 total=0:00:45
[Iter 5] Stage (MB): Used    8  Alloctr    8  Proc   23 
[Iter 5] Total (MB): Used   90  Alloctr   92  Proc 1700 

End DR iteration 5 with 7 parts

Start DR iteration 6: non-uniform partition
Routed	1/6 Partitions, Violations =	34
Routed	2/6 Partitions, Violations =	74
Routed	3/6 Partitions, Violations =	70
Routed	4/6 Partitions, Violations =	69
Routed	5/6 Partitions, Violations =	69
Routed	6/6 Partitions, Violations =	70

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	70
	Diff net spacing : 20
	Less than minimum width : 1
	Needs fat contact : 2
	Short : 46
	Internal-only types : 1

[Iter 6] Elapsed real time: 0:00:45 
[Iter 6] Elapsed cpu  time: sys=0:00:03 usr=0:00:42 total=0:00:45
[Iter 6] Stage (MB): Used    8  Alloctr    8  Proc   25 
[Iter 6] Total (MB): Used   90  Alloctr   92  Proc 1702 

End DR iteration 6 with 6 parts

Start DR iteration 7: non-uniform partition
Routed	1/5 Partitions, Violations =	112
Routed	2/5 Partitions, Violations =	110
Routed	3/5 Partitions, Violations =	110
Routed	4/5 Partitions, Violations =	110
Routed	5/5 Partitions, Violations =	67

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	67
	Diff net spacing : 21
	Less than minimum width : 1
	Needs fat contact : 2
	Short : 43

[Iter 7] Elapsed real time: 0:00:46 
[Iter 7] Elapsed cpu  time: sys=0:00:03 usr=0:00:42 total=0:00:46
[Iter 7] Stage (MB): Used    8  Alloctr    8  Proc   25 
[Iter 7] Total (MB): Used   90  Alloctr   92  Proc 1702 

End DR iteration 7 with 5 parts

Start DR iteration 8: non-uniform partition
Routed	1/3 Partitions, Violations =	7
Routed	2/3 Partitions, Violations =	63
Routed	3/3 Partitions, Violations =	62

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	62
	Diff net spacing : 35
	Needs fat contact : 1
	Same net spacing : 1
	Short : 5
	Internal-only types : 20

[Iter 8] Elapsed real time: 0:00:47 
[Iter 8] Elapsed cpu  time: sys=0:00:03 usr=0:00:44 total=0:00:47
[Iter 8] Stage (MB): Used    8  Alloctr    8  Proc   25 
[Iter 8] Total (MB): Used   90  Alloctr   92  Proc 1702 

End DR iteration 8 with 3 parts

Start DR iteration 9: non-uniform partition
Routed	1/6 Partitions, Violations =	10
Routed	2/6 Partitions, Violations =	6
Routed	3/6 Partitions, Violations =	3
Routed	4/6 Partitions, Violations =	3
Routed	5/6 Partitions, Violations =	1
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 9] Elapsed real time: 0:00:47 
[Iter 9] Elapsed cpu  time: sys=0:00:03 usr=0:00:44 total=0:00:47
[Iter 9] Stage (MB): Used    8  Alloctr    8  Proc   25 
[Iter 9] Total (MB): Used   90  Alloctr   92  Proc 1702 

End DR iteration 9 with 6 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:47 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:00:44 total=0:00:47
[DR] Stage (MB): Used    5  Alloctr    4  Proc   25 
[DR] Total (MB): Used   86  Alloctr   88  Proc 1702 
[DR: Done] Elapsed real time: 0:00:47 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:44 total=0:00:47
[DR: Done] Stage (MB): Used    5  Alloctr    4  Proc   25 
[DR: Done] Total (MB): Used   86  Alloctr   88  Proc 1702 

DR finished with 7 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1765989 micron
Total Number of Contacts =             286376
Total Number of Wires =                270567
Total Number of PtConns =              50194
Total Number of Routed Wires =       270567
Total Routed Wire Length =           1748581 micron
Total Number of Routed Contacts =       286376
	Layer       METAL :      20519 micron
	Layer      METAL2 :     478198 micron
	Layer      METAL3 :     608079 micron
	Layer      METAL4 :     299225 micron
	Layer      METAL5 :     219060 micron
	Layer      METAL6 :     140909 micron
	Via         VIA56 :       5820
	Via         VIA45 :       7815
	Via    VIA45(rot) :          1
	Via         VIA34 :      24532
	Via         VIA23 :     124075
	Via    VIA23(rot) :          1
	Via        VIA12A :      66902
	Via   VIA12A(rot) :        246
	Via        VIA12B :      55781
	Via        VIA12f :       1203

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.42% (1203 / 286376 vias)
 
    Layer VIA        =  0.97% (1203   / 124132  vias)
        Weight 1     =  0.97% (1203    vias)
        Un-optimized = 99.03% (122929  vias)
    Layer VIA2       =  0.00% (0      / 124076  vias)
        Un-optimized = 100.00% (124076  vias)
    Layer VIA3       =  0.00% (0      / 24532   vias)
        Un-optimized = 100.00% (24532   vias)
    Layer VIA4       =  0.00% (0      / 7816    vias)
        Un-optimized = 100.00% (7816    vias)
    Layer VIA5       =  0.00% (0      / 5820    vias)
        Un-optimized = 100.00% (5820    vias)
 
  Total double via conversion rate    =  0.00% (0 / 286376 vias)
 
    Layer VIA        =  0.00% (0      / 124132  vias)
    Layer VIA2       =  0.00% (0      / 124076  vias)
    Layer VIA3       =  0.00% (0      / 24532   vias)
    Layer VIA4       =  0.00% (0      / 7816    vias)
    Layer VIA5       =  0.00% (0      / 5820    vias)
 
  The optimized via conversion rate based on total routed via count =  0.42% (1203 / 286376 vias)
 
    Layer VIA        =  0.97% (1203   / 124132  vias)
        Weight 1     =  0.97% (1203    vias)
        Un-optimized = 99.03% (122929  vias)
    Layer VIA2       =  0.00% (0      / 124076  vias)
        Un-optimized = 100.00% (124076  vias)
    Layer VIA3       =  0.00% (0      / 24532   vias)
        Un-optimized = 100.00% (24532   vias)
    Layer VIA4       =  0.00% (0      / 7816    vias)
        Un-optimized = 100.00% (7816    vias)
    Layer VIA5       =  0.00% (0      / 5820    vias)
        Un-optimized = 100.00% (5820    vias)
 

Total number of nets = 38925
7 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Fri Apr  5 10:26:50 2024

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 193 Mbytes -- main task 631 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:27:02 2024
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.05
  Critical Path Slack:           1.70
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          3.12
  Critical Path Slack:           0.82
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.21
  Critical Path Slack:           0.51
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          4.73
  Critical Path Slack:           0.20
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         67
  Hierarchical Port Count:      15920
  Leaf Cell Count:              38386
  Buf/Inv Cell Count:            6377
  Buf Cell Count:                2683
  Inv Cell Count:                4081
  CT Buf/Inv Cell Count:          980
  Combinational Cell Count:     33529
  Sequential Cell Count:         4857
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    55957.000000
  Noncombinational Area: 29626.000000
  Buf/Inv Area:          10925.500000
  Total Buffer Area:          6790.50
  Total Inverter Area:        6263.50
  Macro/Black Box Area:      0.000000
  Net Area:              27858.320489
  Net XLength        :      858304.94
  Net YLength        :      903511.44
  -----------------------------------
  Cell Area:             85583.000000
  Design Area:          113441.320489
  Net Length        :      1761816.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         40560
  Nets With Violations:           210
  Max Trans Violations:           210
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               23.74
  -----------------------------------------
  Overall Compile Time:               24.67
  Overall Compile Wall Clock Time:    26.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 210
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Fri Apr  5 10:27:02 2024

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 210
  Total moveable cell area: 507606.7
  Total fixed cell area: 10307.4
  Total physical cell area: 517914.1
  Core area: (10000 10000 897650 895600)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   85585.0      0.00       0.0      21.2 REGS_inst/n8193                0.00  
    0:00:02   85585.0      0.00       0.0      21.2 REGS_inst/n8193                0.00  
    0:00:02   85587.2      0.00       0.0      21.1 REGS_inst/n8166                0.00  
    0:00:02   85587.2      0.00       0.0      21.1 REGS_inst/n8166                0.00  
    0:00:02   85589.0      0.00       0.0      21.1 REGS_inst/n6375                0.00  
    0:00:02   85589.0      0.00       0.0      21.1 REGS_inst/n6375                0.00  
    0:00:02   85592.0      0.00       0.0      21.0 REGS_inst/n118                 0.00  
    0:00:02   85595.0      0.00       0.0      21.0 REGS_inst/n117                 0.00  
    0:00:02   85598.0      0.00       0.0      21.0 REGS_inst/n119                 0.00  
    0:00:05   85602.8      0.00       0.0      20.9 REGS_inst/n12431               0.00  
    0:00:05   85602.8      0.00       0.0      20.9 REGS_inst/n12431               0.00  
    0:00:06   85605.8      0.00       0.0      20.9 REGS_inst/n116                 0.00  
    0:00:06   85613.0      0.00       0.0      20.9 REGS_inst/n10794               0.00  
    0:00:06   85613.0      0.00       0.0      20.9 REGS_inst/n10794               0.00  
    0:00:06   85616.0      0.00       0.0      20.9 REGS_inst/n122                 0.00  
    0:00:06   85619.0      0.00       0.0      20.8 REGS_inst/n123                 0.00  
    0:00:06   85622.0      0.00       0.0      20.8 REGS_inst/n120                 0.00  
    0:00:06   85625.0      0.00       0.0      20.8 REGS_inst/n121                 0.00  
    0:00:06   85631.8      0.00       0.0      20.8 REGS_inst/n11064               0.00  
    0:00:06   85631.8      0.00       0.0      20.8 REGS_inst/n11064               0.00  
    0:00:10   85637.8      0.00       0.0      20.8 REGS_inst/n12432               0.00  
    0:00:10   85640.8      0.00       0.0      20.7 REGS_inst/n115                 0.00  
    0:00:10   85643.8      0.00       0.0      20.7 REGS_inst/n111                 0.00  
    0:00:10   85646.0      0.00       0.0      20.7 REGS_inst/n8192                0.00  
    0:00:10   85646.0      0.00       0.0      20.7 REGS_inst/n8192                0.00  
    0:00:10   85649.0      0.00       0.0      20.7 REGS_inst/n114                 0.00  
    0:00:10   85652.0      0.00       0.0      20.7 REGS_inst/n124                 0.00  
    0:00:10   85653.8      0.00       0.0      20.7 EX_inst/n846                   0.00  
    0:00:10   85656.8      0.00       0.0      20.6 REGS_inst/n113                 0.00  
    0:00:10   85658.5      0.00       0.0      20.6 REGS_inst/n110                 0.00  
    0:00:11   85661.5      0.00       0.0      20.6 REGS_inst/n333                 0.00  
    0:00:11   85664.5      0.00       0.0      20.6 REGS_inst/n336                 0.00  
    0:00:11   85666.2      0.00       0.0      20.6 REGS_inst/n112                 0.00  
    0:00:11   85668.0      0.00       0.0      20.6 REGS_inst/n109                 0.00  
    0:00:11   85669.8      0.00       0.0      20.6 REGS_inst/n107                 0.00  
    0:00:11   85672.8      0.00       0.0      20.5 REGS_inst/n335                 0.00  
    0:00:11   85675.8      0.00       0.0      20.5 REGS_inst/n329                 0.00  
    0:00:11   85683.0      0.00       0.0      20.5 REGS_inst/n11066               0.00  
    0:00:11   85683.0      0.00       0.0      20.5 REGS_inst/n11066               0.00  
    0:00:11   85686.0      0.00       0.0      20.5 REGS_inst/n328                 0.00  
    0:00:11   85687.8      0.00       0.0      20.5 REGS_inst/n103                 0.00  
    0:00:11   85690.8      0.00       0.0      20.5 REGS_inst/n343                 0.00  
    0:00:11   85693.8      0.00       0.0      20.5 REGS_inst/n127                 0.00  
    0:00:12   85695.5      0.00       0.0      20.5 REGS_inst/n106                 0.00  
    0:00:12   85698.5      0.00       0.0      20.5 REGS_inst/n338                 0.00  
    0:00:12   85699.8      0.00       0.0      20.5 REGS_inst/n10904               0.00  
    0:00:12   85702.8      0.00       0.0      20.5 REGS_inst/n330                 0.00  
    0:00:12   85705.5      0.00       0.0      20.5 ID_EX_inst/dff11/n14           0.00  
    0:00:12   85705.5      0.00       0.0      20.5 ID_EX_inst/dff11/n14           0.00  
    0:00:12   85708.5      0.00       0.0      20.4 REGS_inst/n332                 0.00  
    0:00:12   85711.5      0.00       0.0      20.4 REGS_inst/n327                 0.00  
    0:00:12   85714.5      0.00       0.0      20.4 REGS_inst/n104                 0.00  
    0:00:12   85714.5      0.00       0.0      20.4 REGS_inst/n104                 0.00  
    0:00:12   85714.5      0.00       0.0      20.4 REGS_inst/n104                 0.00  
    0:00:12   85718.0      0.00       0.0      20.4 REGS_inst/n341                 0.00  
    0:00:13   85721.0      0.00       0.0      20.4 REGS_inst/n326                 0.00  
    0:00:13   85724.0      0.00       0.0      20.4 MEM_inst/n66                   0.00  
    0:00:13   85727.0      0.00       0.0      20.4 REGS_inst/n108                 0.00  
    0:00:13   85730.0      0.00       0.0      20.4 REGS_inst/n334                 0.00  
    0:00:13   85733.0      0.00       0.0      20.4 REGS_inst/n98                  0.00  
    0:00:13   85734.8      0.00       0.0      20.4 MEM_inst/n62                   0.00  
    0:00:13   85734.8      0.00       0.0      20.4 MEM_inst/n62                   0.00  
    0:00:13   85736.5      0.00       0.0      20.4 REGS_inst/n105                 0.00  
    0:00:13   85739.5      0.00       0.0      20.4 REGS_inst/n339                 0.00  
    0:00:13   85742.5      0.00       0.0      20.4 EX_inst/n1631                  0.00  
    0:00:13   85742.5      0.00       0.0      20.4 EX_inst/n1631                  0.00  
    0:00:13   85750.2      0.00       0.0      20.4 ID_inst/n30                    0.00  
    0:00:13   85752.0      0.00       0.0      20.4 MEM_inst/n487                  0.00  
    0:00:13   85752.0      0.00       0.0      20.4 MEM_inst/n487                  0.00  
    0:00:14   85753.2      0.00       0.0      20.4 REGS_inst/n11038               0.00  
    0:00:14   85753.8      0.00       0.0      20.4 REGS_inst/n10822               0.00  
    0:00:14   85756.8      0.00       0.0      20.4 REGS_inst/n337                 0.00  
    0:00:14   85759.8      0.00       0.0      20.4 REGS_inst/n331                 0.00  
    0:00:14   85759.5      0.00       0.0      20.4 ID_EX_inst/dff11/n7            0.00  
    0:00:14   85761.2      0.00       0.0      20.4 MEM_inst/n61                   0.00  
    0:00:14   85761.2      0.00       0.0      20.4 MEM_inst/n61                   0.00  
    0:00:14   85763.0      0.00       0.0      20.4 MEM_inst/n489                  0.00  
    0:00:14   85763.0      0.00       0.0      20.4 MEM_inst/n489                  0.00  
    0:00:14   85766.0      0.00       0.0      20.4 REGS_inst/n100                 0.00  
    0:00:14   85767.8      0.00       0.0      20.4 MEM_inst/n488                  0.00  
    0:00:14   85767.8      0.00       0.0      20.4 MEM_inst/n488                  0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[2]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[3]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[7]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[7]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[7]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[7]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[6]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[4]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[1]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[8]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[8]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[8]         0.00  
    0:00:14   85767.8      0.00       0.0      20.4 mem_dcache_req_addr[8]         0.00  
    0:00:20   85774.2      0.00       0.0      20.3 n477                           0.00  
    0:00:20   85774.2      0.00       0.0      20.3 n477                           0.00  
    0:00:20   85774.2      0.00       0.0      20.3 n477                           0.00  
    0:00:21   85777.0      0.00       0.0      20.3 n334                           0.00  
    0:00:21   85777.0      0.00       0.0      20.3 n334                           0.00  
    0:00:21   85777.0      0.00       0.0      20.3 n334                           0.00  
    0:00:22   85778.2      0.00       0.0      20.3 n337                           0.00  
    0:00:23   85779.5      0.00       0.0      20.3 REGS_inst/net57524             0.00  
    0:00:23   85781.2      0.00       0.0      20.3 n342                           0.00  
    0:00:23   85781.2      0.00       0.0      20.3 n342                           0.00  
    0:00:23   85781.2      0.00       0.0      20.3 n342                           0.00  
    0:00:23   85781.2      0.00       0.0      20.3 n342                           0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:27:26 2024
****************************************
Std cell utilization: 66.04%  (343125/(519600-0))
(Non-fixed + Fixed)
Std cell utilization: 65.59%  (336312/(519600-6813))
(Non-fixed only)
Chip area:            519600   sites, bbox (10.00 10.00 897.65 895.60) um
Std cell area:        343125   sites, (non-fixed:336312 fixed:6813)
                      38464    cells, (non-fixed:37484  fixed:980)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      6813     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       185 
Avg. std cell width:  4.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 240)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:27:26 2024
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     complete    0.00        0.00        via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---

Total 274 (out of 37484) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:27:26 2024
****************************************

avg cell displacement:    2.595 um ( 0.70 row height)
max cell displacement:   14.227 um ( 3.86 row height)
std deviation:            4.324 um ( 1.17 row height)
number of cell moved:        86 cells (out of 37484 cells)

Largest displacement cells:
  Cell: U172 (invbdk)
    Input location: (902.839 132.477)
    Legal location: (888.630 131.770)
    Displacement: 14.227 um, e.g. 3.86 row height.
  Cell: U167 (invbdk)
    Input location: (902.324 225.627)
    Legal location: (888.630 224.020)
    Displacement: 13.788 um, e.g. 3.74 row height.
  Cell: U170 (invbdk)
    Input location: (902.324 169.737)
    Legal location: (888.630 168.670)
    Displacement: 13.736 um, e.g. 3.72 row height.
  Cell: U174 (invbdk)
    Input location: (902.324 95.457)
    Legal location: (888.630 94.870)
    Displacement: 13.707 um, e.g. 3.71 row height.
  Cell: U169 (invbdk)
    Input location: (901.809 188.367)
    Legal location: (888.630 187.120)
    Displacement: 13.238 um, e.g. 3.59 row height.
  Cell: U173 (invbdk)
    Input location: (901.809 113.847)
    Legal location: (888.630 113.320)
    Displacement: 13.190 um, e.g. 3.57 row height.

Total 6 cells has large displacement (e.g. > 11.070 um or 3 row height)

Legalizing 204 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : TOP_RISCV
  Version: L-2016.03-SP1
  Date   : Fri Apr  5 10:27:26 2024
****************************************

avg cell displacement:    5.792 um ( 1.57 row height)
max cell displacement:   33.065 um ( 8.96 row height)
std deviation:            6.366 um ( 1.73 row height)
number of cell moved:       133 cells (out of 37484 cells)

Largest displacement cells:
  Cell: U167 (invbdk)
    Input location: (902.324 225.627)
    Legal location: (873.870 242.470)
    Displacement: 33.065 um, e.g. 8.96 row height.
  Cell: U169 (invbdk)
    Input location: (901.809 188.367)
    Legal location: (873.870 190.810)
    Displacement: 28.046 um, e.g. 7.60 row height.
  Cell: U170 (invbdk)
    Input location: (902.324 169.737)
    Legal location: (888.630 150.220)
    Displacement: 23.842 um, e.g. 6.46 row height.
  Cell: U173 (invbdk)
    Input location: (901.809 113.847)
    Legal location: (885.350 117.010)
    Displacement: 16.760 um, e.g. 4.54 row height.
  Cell: U172 (invbdk)
    Input location: (902.839 132.477)
    Legal location: (888.630 128.080)
    Displacement: 14.874 um, e.g. 4.03 row height.
  Cell: U174 (invbdk)
    Input location: (902.324 95.457)
    Legal location: (888.630 91.180)
    Displacement: 14.346 um, e.g. 3.89 row height.
  Cell: REGS_inst/U12153 (bufbd7)
    Input location: (369.570 382.395)
    Legal location: (357.270 379.000)
    Displacement: 12.760 um, e.g. 3.46 row height.
  Cell: REGS_inst/U12146 (bufbd7)
    Input location: (376.950 373.455)
    Legal location: (364.650 371.620)
    Displacement: 12.436 um, e.g. 3.37 row height.
  Cell: REGS_inst/U12132 (bufbd7)
    Input location: (376.950 375.015)
    Legal location: (364.650 375.310)
    Displacement: 12.304 um, e.g. 3.33 row height.
  Cell: REGS_inst/U12046 (bufbd7)
    Input location: (258.260 574.260)
    Legal location: (260.510 585.640)
    Displacement: 11.600 um, e.g. 3.14 row height.

Total 10 cells has large displacement (e.g. > 11.070 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 240 horizontal rows
    8 pre-routes for placement blockage/checking
    249 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(907650,905600). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(907650,905600). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Successfully merge 6 nets of total 6 nets.
Updating the database ...
Information: Updating database...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Split 69 nets of total 69 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Fri Apr  5 10:27:30 2024
ROPT:    Running Stage 1 Eco Route             Fri Apr  5 10:27:30 2024

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Warning: Power net VDDO has no power preroutes, skip tie-off. (ZRT-101)
Warning: Power net VSSO has no power preroutes, skip tie-off. (ZRT-101)
Warning: Power net VDDQ has no power preroutes, skip tie-off. (ZRT-101)
Warning: Power net VSSQ has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   68  Alloctr   68  Proc    0 
[ECO: Extraction] Total (MB): Used   71  Alloctr   72  Proc 1702 
Num of eco nets = 38999
Num of open eco nets = 331
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   71  Alloctr   72  Proc    0 
[ECO: Init] Total (MB): Used   74  Alloctr   75  Proc 1702 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   79  Proc 1702 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,907.65,905.60)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   88  Proc 1702 
Net statistics:
Total number of nets     = 39003
Number of nets to route  = 331
Number of single or zero port nets = 356
Number of nets with min-layer-mode soft = 1016
Number of nets with min-layer-mode soft-cost-medium = 1016
Number of nets with max-layer-mode hard = 972
318 nets are partially connected,
 of which 318 are detail routed and 0 are global routed.
38316 nets are fully connected,
 of which 38316 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   98  Alloctr   99  Proc 1702 
Average gCell capacity  1.65	 on layer (1)	 METAL
Average gCell capacity  8.93	 on layer (2)	 METAL2
Average gCell capacity  8.94	 on layer (3)	 METAL3
Average gCell capacity  7.07	 on layer (4)	 METAL4
Average gCell capacity  4.42	 on layer (5)	 METAL5
Average gCell capacity  3.74	 on layer (6)	 METAL6
Average number of tracks per gCell 8.98	 on layer (1)	 METAL
Average number of tracks per gCell 9.00	 on layer (2)	 METAL2
Average number of tracks per gCell 8.98	 on layer (3)	 METAL3
Average number of tracks per gCell 7.17	 on layer (4)	 METAL4
Average number of tracks per gCell 4.55	 on layer (5)	 METAL5
Average number of tracks per gCell 3.81	 on layer (6)	 METAL6
Number of gCells = 363096
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   99  Alloctr  100  Proc 1702 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  100  Alloctr  101  Proc 1702 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  100  Alloctr  101  Proc 1702 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  100  Alloctr  101  Proc 1702 
Initial. Routing result:
Initial. Both Dirs: Overflow =   414 Max = 4 GRCs =   361 (0.30%)
Initial. H routing: Overflow =   365 Max = 4 (GRCs =  1) GRCs =   313 (0.52%)
Initial. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    48 (0.08%)
Initial. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    28 Max = 3 (GRCs =  1) GRCs =    29 (0.05%)
Initial. METAL3     Overflow =   347 Max = 4 (GRCs =  1) GRCs =   294 (0.49%)
Initial. METAL4     Overflow =    14 Max = 2 (GRCs =  2) GRCs =    12 (0.02%)
Initial. METAL5     Overflow =    18 Max = 1 (GRCs = 17) GRCs =    19 (0.03%)
Initial. METAL6     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.2 1.52 0.08 0.01 0.00 0.12 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   12.1 14.0 19.7 21.0 16.6 9.90 4.36 1.59 0.44 0.00 0.10 0.02 0.00 0.00
METAL3   9.63 10.7 15.5 17.7 16.1 12.5 7.99 4.84 2.97 0.00 1.38 0.39 0.07 0.01
METAL4   26.7 29.5 22.4 2.31 10.0 5.28 0.63 1.94 0.83 0.00 0.23 0.02 0.00 0.00
METAL5   37.2 19.4 15.6 10.1 0.00 6.86 4.39 2.49 2.27 0.00 1.48 0.00 0.03 0.00
METAL6   53.1 0.00 25.8 5.63 0.00 9.29 1.57 3.05 0.00 0.00 1.46 0.00 0.01 0.00
Total    39.5 12.5 16.5 9.48 7.15 7.34 3.16 2.32 1.08 0.00 0.79 0.07 0.02 0.00


Initial. Total Wire Length = 10081.68
Initial. Layer METAL wire length = 39.97
Initial. Layer METAL2 wire length = 3443.43
Initial. Layer METAL3 wire length = 3622.20
Initial. Layer METAL4 wire length = 1336.92
Initial. Layer METAL5 wire length = 824.82
Initial. Layer METAL6 wire length = 814.34
Initial. Total Number of Contacts = 1067
Initial. Via VIA12A count = 519
Initial. Via VIA23 count = 399
Initial. Via VIA34 count = 66
Initial. Via VIA45 count = 47
Initial. Via VIA56 count = 36
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  100  Alloctr  101  Proc 1702 
phase1. Routing result:
phase1. Both Dirs: Overflow =   411 Max = 4 GRCs =   358 (0.30%)
phase1. H routing: Overflow =   362 Max = 4 (GRCs =  1) GRCs =   311 (0.51%)
phase1. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    47 (0.08%)
phase1. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    28 Max = 3 (GRCs =  1) GRCs =    28 (0.05%)
phase1. METAL3     Overflow =   344 Max = 4 (GRCs =  1) GRCs =   292 (0.48%)
phase1. METAL4     Overflow =    14 Max = 2 (GRCs =  2) GRCs =    12 (0.02%)
phase1. METAL5     Overflow =    18 Max = 1 (GRCs = 17) GRCs =    19 (0.03%)
phase1. METAL6     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.2 1.52 0.08 0.01 0.00 0.12 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   12.1 14.0 19.7 21.0 16.6 9.90 4.34 1.58 0.43 0.00 0.10 0.02 0.00 0.00
METAL3   9.62 10.7 15.5 17.7 16.1 12.5 7.98 4.84 2.95 0.00 1.38 0.39 0.06 0.01
METAL4   26.7 29.5 22.4 2.31 10.0 5.29 0.62 1.93 0.83 0.00 0.23 0.02 0.00 0.00
METAL5   37.2 19.4 15.6 10.1 0.00 6.87 4.38 2.48 2.27 0.00 1.47 0.00 0.03 0.00
METAL6   53.1 0.00 25.8 5.63 0.00 9.27 1.57 3.05 0.00 0.00 1.46 0.00 0.01 0.00
Total    39.5 12.5 16.5 9.49 7.15 7.33 3.15 2.31 1.08 0.00 0.78 0.07 0.02 0.00


phase1. Total Wire Length = 10079.03
phase1. Layer METAL wire length = 39.97
phase1. Layer METAL2 wire length = 3400.12
phase1. Layer METAL3 wire length = 3623.43
phase1. Layer METAL4 wire length = 1388.98
phase1. Layer METAL5 wire length = 812.19
phase1. Layer METAL6 wire length = 814.34
phase1. Total Number of Contacts = 1067
phase1. Via VIA12A count = 517
phase1. Via VIA23 count = 400
phase1. Via VIA34 count = 67
phase1. Via VIA45 count = 47
phase1. Via VIA56 count = 36
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  100  Alloctr  101  Proc 1702 
phase2. Routing result:
phase2. Both Dirs: Overflow =   411 Max = 4 GRCs =   358 (0.30%)
phase2. H routing: Overflow =   362 Max = 4 (GRCs =  1) GRCs =   311 (0.51%)
phase2. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    47 (0.08%)
phase2. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =    28 Max = 3 (GRCs =  1) GRCs =    28 (0.05%)
phase2. METAL3     Overflow =   344 Max = 4 (GRCs =  1) GRCs =   292 (0.48%)
phase2. METAL4     Overflow =    14 Max = 2 (GRCs =  2) GRCs =    12 (0.02%)
phase2. METAL5     Overflow =    18 Max = 1 (GRCs = 17) GRCs =    19 (0.03%)
phase2. METAL6     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    98.2 1.52 0.08 0.01 0.00 0.12 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
METAL2   12.1 14.0 19.7 21.0 16.6 9.90 4.34 1.58 0.43 0.00 0.10 0.02 0.00 0.00
METAL3   9.62 10.7 15.5 17.7 16.1 12.5 7.98 4.84 2.95 0.00 1.38 0.39 0.06 0.01
METAL4   26.7 29.5 22.4 2.31 10.0 5.29 0.62 1.93 0.83 0.00 0.23 0.02 0.00 0.00
METAL5   37.2 19.4 15.6 10.1 0.00 6.87 4.38 2.48 2.27 0.00 1.47 0.00 0.03 0.00
METAL6   53.1 0.00 25.8 5.63 0.00 9.27 1.57 3.05 0.00 0.00 1.46 0.00 0.01 0.00
Total    39.5 12.5 16.5 9.49 7.15 7.33 3.15 2.31 1.08 0.00 0.78 0.07 0.02 0.00


phase2. Total Wire Length = 10079.03
phase2. Layer METAL wire length = 39.97
phase2. Layer METAL2 wire length = 3400.12
phase2. Layer METAL3 wire length = 3623.43
phase2. Layer METAL4 wire length = 1388.98
phase2. Layer METAL5 wire length = 812.19
phase2. Layer METAL6 wire length = 814.34
phase2. Total Number of Contacts = 1067
phase2. Via VIA12A count = 517
phase2. Via VIA23 count = 400
phase2. Via VIA34 count = 67
phase2. Via VIA45 count = 47
phase2. Via VIA56 count = 36
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  100  Alloctr  101  Proc 1702 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 25.04 %
Peak    vertical track utilization   = 105.00 %
Average horizontal track utilization = 30.12 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 1702 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   20  Alloctr   20  Proc    0 
[GR: Done] Total (MB): Used   98  Alloctr   99  Proc 1702 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used   84  Alloctr   86  Proc 1702 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: GR] Stage (MB): Used   82  Alloctr   82  Proc    0 
[ECO: GR] Total (MB): Used   84  Alloctr   86  Proc 1702 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   84  Alloctr   85  Proc 1702 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 753 of 2014


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   86  Alloctr   87  Proc 1702 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   86  Alloctr   87  Proc 1702 

Number of wires with overlap after iteration 1 = 351 of 1557


Wire length and via report:
---------------------------
Number of METAL wires: 171 		 poly_con: 0
Number of METAL2 wires: 740 		 VIA12A: 648
Number of METAL3 wires: 499 		 VIA23: 696
Number of METAL4 wires: 79 		 VIA34: 158
Number of METAL5 wires: 44 		 VIA45: 57
Number of METAL6 wires: 24 		 VIA56: 39
Total number of wires: 1557 		 vias: 1598

Total METAL wire length: 116.1
Total METAL2 wire length: 2177.1
Total METAL3 wire length: 3712.0
Total METAL4 wire length: 2458.0
Total METAL5 wire length: 959.4
Total METAL6 wire length: 1230.3
Total wire length: 10653.0

Longest METAL wire length: 5.3
Longest METAL2 wire length: 64.4
Longest METAL3 wire length: 149.2
Longest METAL4 wire length: 139.8
Longest METAL5 wire length: 234.8
Longest METAL6 wire length: 245.4


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   82  Proc 1702 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: CDR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: CDR] Total (MB): Used   80  Alloctr   82  Proc 1702 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/49 Partitions, Violations =	87
Checked	2/49 Partitions, Violations =	185
Checked	3/49 Partitions, Violations =	195
Checked	4/49 Partitions, Violations =	242
Checked	5/49 Partitions, Violations =	354
Checked	6/49 Partitions, Violations =	755
Checked	7/49 Partitions, Violations =	777
Checked	8/49 Partitions, Violations =	942
Checked	9/49 Partitions, Violations =	1085
Checked	10/49 Partitions, Violations =	1225
Checked	11/49 Partitions, Violations =	1356
Checked	12/49 Partitions, Violations =	1605
Checked	13/49 Partitions, Violations =	2044
Checked	14/49 Partitions, Violations =	2094
Checked	15/49 Partitions, Violations =	2119
Checked	16/49 Partitions, Violations =	2230
Checked	17/49 Partitions, Violations =	2441
Checked	18/49 Partitions, Violations =	2690
Checked	19/49 Partitions, Violations =	3068
Checked	20/49 Partitions, Violations =	3324
Checked	21/49 Partitions, Violations =	3334
Checked	22/49 Partitions, Violations =	3446
Checked	23/49 Partitions, Violations =	3614
Checked	24/49 Partitions, Violations =	3646
Checked	25/49 Partitions, Violations =	3856
Checked	26/49 Partitions, Violations =	3863
Checked	27/49 Partitions, Violations =	3866
Checked	28/49 Partitions, Violations =	3866
Checked	29/49 Partitions, Violations =	3938
Checked	30/49 Partitions, Violations =	4038
Checked	31/49 Partitions, Violations =	4064
Checked	32/49 Partitions, Violations =	4143
Checked	33/49 Partitions, Violations =	4172
Checked	34/49 Partitions, Violations =	4175
Checked	35/49 Partitions, Violations =	4175
Checked	36/49 Partitions, Violations =	4262
Checked	37/49 Partitions, Violations =	4332
Checked	38/49 Partitions, Violations =	4343
Checked	39/49 Partitions, Violations =	4344
Checked	40/49 Partitions, Violations =	4383
Checked	41/49 Partitions, Violations =	4383
Checked	42/49 Partitions, Violations =	4383
Checked	43/49 Partitions, Violations =	4407
Checked	44/49 Partitions, Violations =	4412
Checked	45/49 Partitions, Violations =	4412
Checked	46/49 Partitions, Violations =	4412
Checked	47/49 Partitions, Violations =	4412
Checked	48/49 Partitions, Violations =	4412
Checked	49/49 Partitions, Violations =	4412

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4412

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   85  Alloctr   86  Proc 1702 

Total Wire Length =                    1767418 micron
Total Number of Contacts =             286971
Total Number of Wires =                270514
Total Number of PtConns =              50248
Total Number of Routed Wires =       270514
Total Routed Wire Length =           1749973 micron
Total Number of Routed Contacts =       286971
	Layer       METAL :      20673 micron
	Layer      METAL2 :     477554 micron
	Layer      METAL3 :     607573 micron
	Layer      METAL4 :     299813 micron
	Layer      METAL5 :     220019 micron
	Layer      METAL6 :     141784 micron
	Via         VIA56 :       5851
	Via         VIA45 :       7862
	Via    VIA45(rot) :          1
	Via         VIA34 :      24620
	Via         VIA23 :     124313
	Via    VIA23(rot) :          1
	Via        VIA12A :      67051
	Via   VIA12A(rot) :        245
	Via        VIA12B :      55854
	Via        VIA12f :       1173

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.41% (1173 / 286971 vias)
 
    Layer VIA        =  0.94% (1173   / 124323  vias)
        Weight 1     =  0.94% (1173    vias)
        Un-optimized = 99.06% (123150  vias)
    Layer VIA2       =  0.00% (0      / 124314  vias)
        Un-optimized = 100.00% (124314  vias)
    Layer VIA3       =  0.00% (0      / 24620   vias)
        Un-optimized = 100.00% (24620   vias)
    Layer VIA4       =  0.00% (0      / 7863    vias)
        Un-optimized = 100.00% (7863    vias)
    Layer VIA5       =  0.00% (0      / 5851    vias)
        Un-optimized = 100.00% (5851    vias)
 
  Total double via conversion rate    =  0.00% (0 / 286971 vias)
 
    Layer VIA        =  0.00% (0      / 124323  vias)
    Layer VIA2       =  0.00% (0      / 124314  vias)
    Layer VIA3       =  0.00% (0      / 24620   vias)
    Layer VIA4       =  0.00% (0      / 7863    vias)
    Layer VIA5       =  0.00% (0      / 5851    vias)
 
  The optimized via conversion rate based on total routed via count =  0.41% (1173 / 286971 vias)
 
    Layer VIA        =  0.94% (1173   / 124323  vias)
        Weight 1     =  0.94% (1173    vias)
        Un-optimized = 99.06% (123150  vias)
    Layer VIA2       =  0.00% (0      / 124314  vias)
        Un-optimized = 100.00% (124314  vias)
    Layer VIA3       =  0.00% (0      / 24620   vias)
        Un-optimized = 100.00% (24620   vias)
    Layer VIA4       =  0.00% (0      / 7863    vias)
        Un-optimized = 100.00% (7863    vias)
    Layer VIA5       =  0.00% (0      / 5851    vias)
        Un-optimized = 100.00% (5851    vias)
 
Total number of nets = 39003, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/313 Partitions, Violations =	4381
Routed	2/313 Partitions, Violations =	4324
Routed	3/313 Partitions, Violations =	4283
Routed	4/313 Partitions, Violations =	4265
Routed	5/313 Partitions, Violations =	4216
Routed	6/313 Partitions, Violations =	4177
Routed	7/313 Partitions, Violations =	4104
Routed	8/313 Partitions, Violations =	4069
Routed	9/313 Partitions, Violations =	4040
Routed	10/313 Partitions, Violations =	3983
Routed	11/313 Partitions, Violations =	3933
Routed	12/313 Partitions, Violations =	3865
Routed	13/313 Partitions, Violations =	3791
Routed	14/313 Partitions, Violations =	3769
Routed	15/313 Partitions, Violations =	3704
Routed	16/313 Partitions, Violations =	3678
Routed	17/313 Partitions, Violations =	3649
Routed	18/313 Partitions, Violations =	3610
Routed	19/313 Partitions, Violations =	3598
Routed	20/313 Partitions, Violations =	3545
Routed	21/313 Partitions, Violations =	3515
Routed	22/313 Partitions, Violations =	3462
Routed	23/313 Partitions, Violations =	3439
Routed	24/313 Partitions, Violations =	3419
Routed	25/313 Partitions, Violations =	3382
Routed	26/313 Partitions, Violations =	3367
Routed	27/313 Partitions, Violations =	3357
Routed	28/313 Partitions, Violations =	3336
Routed	29/313 Partitions, Violations =	3325
Routed	30/313 Partitions, Violations =	3298
Routed	31/313 Partitions, Violations =	3288
Routed	32/313 Partitions, Violations =	3272
Routed	33/313 Partitions, Violations =	3240
Routed	34/313 Partitions, Violations =	3202
Routed	35/313 Partitions, Violations =	3189
Routed	36/313 Partitions, Violations =	3157
Routed	37/313 Partitions, Violations =	3149
Routed	38/313 Partitions, Violations =	3135
Routed	39/313 Partitions, Violations =	3115
Routed	40/313 Partitions, Violations =	3105
Routed	41/313 Partitions, Violations =	3095
Routed	42/313 Partitions, Violations =	3095
Routed	43/313 Partitions, Violations =	3053
Routed	44/313 Partitions, Violations =	3045
Routed	45/313 Partitions, Violations =	3027
Routed	46/313 Partitions, Violations =	3020
Routed	47/313 Partitions, Violations =	3007
Routed	48/313 Partitions, Violations =	3000
Routed	49/313 Partitions, Violations =	2988
Routed	50/313 Partitions, Violations =	2971
Routed	51/313 Partitions, Violations =	2959
Routed	52/313 Partitions, Violations =	2953
Routed	53/313 Partitions, Violations =	2947
Routed	54/313 Partitions, Violations =	2931
Routed	55/313 Partitions, Violations =	2925
Routed	56/313 Partitions, Violations =	2904
Routed	57/313 Partitions, Violations =	2898
Routed	58/313 Partitions, Violations =	2867
Routed	59/313 Partitions, Violations =	2843
Routed	60/313 Partitions, Violations =	2835
Routed	61/313 Partitions, Violations =	2824
Routed	62/313 Partitions, Violations =	2805
Routed	63/313 Partitions, Violations =	2783
Routed	64/313 Partitions, Violations =	2746
Routed	65/313 Partitions, Violations =	2734
Routed	66/313 Partitions, Violations =	2717
Routed	67/313 Partitions, Violations =	2700
Routed	68/313 Partitions, Violations =	2668
Routed	69/313 Partitions, Violations =	2625
Routed	70/313 Partitions, Violations =	2608
Routed	71/313 Partitions, Violations =	2556
Routed	72/313 Partitions, Violations =	2511
Routed	73/313 Partitions, Violations =	2461
Routed	74/313 Partitions, Violations =	2461
Routed	75/313 Partitions, Violations =	2433
Routed	76/313 Partitions, Violations =	2397
Routed	77/313 Partitions, Violations =	2362
Routed	78/313 Partitions, Violations =	2362
Routed	79/313 Partitions, Violations =	2307
Routed	80/313 Partitions, Violations =	2302
Routed	81/313 Partitions, Violations =	2302
Routed	82/313 Partitions, Violations =	2277
Routed	83/313 Partitions, Violations =	2264
Routed	84/313 Partitions, Violations =	2254
Routed	85/313 Partitions, Violations =	2244
Routed	86/313 Partitions, Violations =	2239
Routed	87/313 Partitions, Violations =	2229
Routed	88/313 Partitions, Violations =	2214
Routed	89/313 Partitions, Violations =	2202
Routed	90/313 Partitions, Violations =	2187
Routed	91/313 Partitions, Violations =	2187
Routed	92/313 Partitions, Violations =	2177
Routed	93/313 Partitions, Violations =	2145
Routed	94/313 Partitions, Violations =	2130
Routed	95/313 Partitions, Violations =	2110
Routed	96/313 Partitions, Violations =	2069
Routed	97/313 Partitions, Violations =	2023
Routed	98/313 Partitions, Violations =	2003
Routed	99/313 Partitions, Violations =	1998
Routed	100/313 Partitions, Violations =	1983
Routed	101/313 Partitions, Violations =	1964
Routed	102/313 Partitions, Violations =	1949
Routed	103/313 Partitions, Violations =	1934
Routed	104/313 Partitions, Violations =	1929
Routed	105/313 Partitions, Violations =	1904
Routed	106/313 Partitions, Violations =	1884
Routed	107/313 Partitions, Violations =	1879
Routed	108/313 Partitions, Violations =	1864
Routed	109/313 Partitions, Violations =	1859
Routed	110/313 Partitions, Violations =	1841
Routed	111/313 Partitions, Violations =	1811
Routed	112/313 Partitions, Violations =	1796
Routed	113/313 Partitions, Violations =	1766
Routed	114/313 Partitions, Violations =	1731
Routed	115/313 Partitions, Violations =	1691
Routed	116/313 Partitions, Violations =	1676
Routed	117/313 Partitions, Violations =	1636
Routed	118/313 Partitions, Violations =	1621
Routed	119/313 Partitions, Violations =	1621
Routed	120/313 Partitions, Violations =	1621
Routed	121/313 Partitions, Violations =	1616
Routed	122/313 Partitions, Violations =	1611
Routed	123/313 Partitions, Violations =	1576
Routed	124/313 Partitions, Violations =	1571
Routed	125/313 Partitions, Violations =	1556
Routed	126/313 Partitions, Violations =	1541
Routed	127/313 Partitions, Violations =	1516
Routed	128/313 Partitions, Violations =	1496
Routed	129/313 Partitions, Violations =	1477
Routed	130/313 Partitions, Violations =	1477
Routed	131/313 Partitions, Violations =	1472
Routed	132/313 Partitions, Violations =	1472
Routed	133/313 Partitions, Violations =	1467
Routed	134/313 Partitions, Violations =	1457
Routed	135/313 Partitions, Violations =	1452
Routed	136/313 Partitions, Violations =	1442
Routed	137/313 Partitions, Violations =	1431
Routed	138/313 Partitions, Violations =	1406
Routed	139/313 Partitions, Violations =	1381
Routed	140/313 Partitions, Violations =	1381
Routed	141/313 Partitions, Violations =	1366
Routed	142/313 Partitions, Violations =	1341
Routed	143/313 Partitions, Violations =	1336
Routed	144/313 Partitions, Violations =	1316
Routed	145/313 Partitions, Violations =	1306
Routed	146/313 Partitions, Violations =	1301
Routed	147/313 Partitions, Violations =	1291
Routed	148/313 Partitions, Violations =	1281
Routed	149/313 Partitions, Violations =	1281
Routed	150/313 Partitions, Violations =	1256
Routed	151/313 Partitions, Violations =	1246
Routed	152/313 Partitions, Violations =	1241
Routed	153/313 Partitions, Violations =	1216
Routed	154/313 Partitions, Violations =	1201
Routed	155/313 Partitions, Violations =	1181
Routed	156/313 Partitions, Violations =	1150
Routed	157/313 Partitions, Violations =	1135
Routed	158/313 Partitions, Violations =	1125
Routed	159/313 Partitions, Violations =	1120
Routed	160/313 Partitions, Violations =	1119
Routed	161/313 Partitions, Violations =	1099
Routed	162/313 Partitions, Violations =	1080
Routed	163/313 Partitions, Violations =	1075
Routed	164/313 Partitions, Violations =	1065
Routed	165/313 Partitions, Violations =	1035
Routed	166/313 Partitions, Violations =	1025
Routed	167/313 Partitions, Violations =	1005
Routed	168/313 Partitions, Violations =	995
Routed	169/313 Partitions, Violations =	970
Routed	170/313 Partitions, Violations =	955
Routed	171/313 Partitions, Violations =	940
Routed	172/313 Partitions, Violations =	915
Routed	173/313 Partitions, Violations =	910
Routed	174/313 Partitions, Violations =	905
Routed	175/313 Partitions, Violations =	895
Routed	176/313 Partitions, Violations =	870
Routed	177/313 Partitions, Violations =	865
Routed	178/313 Partitions, Violations =	865
Routed	179/313 Partitions, Violations =	860
Routed	180/313 Partitions, Violations =	830
Routed	181/313 Partitions, Violations =	825
Routed	182/313 Partitions, Violations =	820
Routed	183/313 Partitions, Violations =	820
Routed	184/313 Partitions, Violations =	810
Routed	185/313 Partitions, Violations =	775
Routed	186/313 Partitions, Violations =	755
Routed	187/313 Partitions, Violations =	720
Routed	188/313 Partitions, Violations =	711
Routed	189/313 Partitions, Violations =	706
Routed	190/313 Partitions, Violations =	696
Routed	191/313 Partitions, Violations =	686
Routed	192/313 Partitions, Violations =	681
Routed	193/313 Partitions, Violations =	621
Routed	194/313 Partitions, Violations =	587
Routed	195/313 Partitions, Violations =	562
Routed	196/313 Partitions, Violations =	551
Routed	197/313 Partitions, Violations =	551
Routed	198/313 Partitions, Violations =	541
Routed	199/313 Partitions, Violations =	511
Routed	200/313 Partitions, Violations =	490
Routed	201/313 Partitions, Violations =	475
Routed	202/313 Partitions, Violations =	469
Routed	203/313 Partitions, Violations =	464
Routed	204/313 Partitions, Violations =	459
Routed	205/313 Partitions, Violations =	444
Routed	206/313 Partitions, Violations =	439
Routed	207/313 Partitions, Violations =	393
Routed	208/313 Partitions, Violations =	393
Routed	209/313 Partitions, Violations =	388
Routed	210/313 Partitions, Violations =	378
Routed	211/313 Partitions, Violations =	373
Routed	212/313 Partitions, Violations =	361
Routed	213/313 Partitions, Violations =	351
Routed	214/313 Partitions, Violations =	336
Routed	215/313 Partitions, Violations =	328
Routed	216/313 Partitions, Violations =	321
Routed	217/313 Partitions, Violations =	316
Routed	218/313 Partitions, Violations =	309
Routed	219/313 Partitions, Violations =	296
Routed	220/313 Partitions, Violations =	289
Routed	221/313 Partitions, Violations =	286
Routed	222/313 Partitions, Violations =	286
Routed	223/313 Partitions, Violations =	281
Routed	224/313 Partitions, Violations =	273
Routed	225/313 Partitions, Violations =	267
Routed	226/313 Partitions, Violations =	257
Routed	227/313 Partitions, Violations =	255
Routed	228/313 Partitions, Violations =	252
Routed	229/313 Partitions, Violations =	249
Routed	230/313 Partitions, Violations =	247
Routed	231/313 Partitions, Violations =	244
Routed	232/313 Partitions, Violations =	242
Routed	233/313 Partitions, Violations =	239
Routed	234/313 Partitions, Violations =	228
Routed	235/313 Partitions, Violations =	226
Routed	236/313 Partitions, Violations =	209
Routed	237/313 Partitions, Violations =	206
Routed	238/313 Partitions, Violations =	204
Routed	239/313 Partitions, Violations =	202
Routed	240/313 Partitions, Violations =	202
Routed	241/313 Partitions, Violations =	200
Routed	242/313 Partitions, Violations =	200
Routed	243/313 Partitions, Violations =	194
Routed	244/313 Partitions, Violations =	190
Routed	245/313 Partitions, Violations =	187
Routed	246/313 Partitions, Violations =	184
Routed	247/313 Partitions, Violations =	142
Routed	248/313 Partitions, Violations =	138
Routed	249/313 Partitions, Violations =	136
Routed	250/313 Partitions, Violations =	128
Routed	251/313 Partitions, Violations =	126
Routed	252/313 Partitions, Violations =	122
Routed	253/313 Partitions, Violations =	120
Routed	254/313 Partitions, Violations =	114
Routed	255/313 Partitions, Violations =	111
Routed	256/313 Partitions, Violations =	110
Routed	257/313 Partitions, Violations =	109
Routed	258/313 Partitions, Violations =	108
Routed	259/313 Partitions, Violations =	98
Routed	260/313 Partitions, Violations =	97
Routed	261/313 Partitions, Violations =	96
Routed	262/313 Partitions, Violations =	94
Routed	263/313 Partitions, Violations =	93
Routed	264/313 Partitions, Violations =	93
Routed	265/313 Partitions, Violations =	92
Routed	266/313 Partitions, Violations =	90
Routed	267/313 Partitions, Violations =	88
Routed	268/313 Partitions, Violations =	87
Routed	269/313 Partitions, Violations =	86
Routed	270/313 Partitions, Violations =	85
Routed	271/313 Partitions, Violations =	78
Routed	272/313 Partitions, Violations =	72
Routed	273/313 Partitions, Violations =	67
Routed	274/313 Partitions, Violations =	63
Routed	275/313 Partitions, Violations =	57
Routed	276/313 Partitions, Violations =	54
Routed	277/313 Partitions, Violations =	51
Routed	278/313 Partitions, Violations =	49
Routed	279/313 Partitions, Violations =	47
Routed	280/313 Partitions, Violations =	45
Routed	281/313 Partitions, Violations =	40
Routed	282/313 Partitions, Violations =	39
Routed	283/313 Partitions, Violations =	38
Routed	284/313 Partitions, Violations =	37
Routed	285/313 Partitions, Violations =	35
Routed	286/313 Partitions, Violations =	34
Routed	287/313 Partitions, Violations =	33
Routed	288/313 Partitions, Violations =	32
Routed	289/313 Partitions, Violations =	31
Routed	290/313 Partitions, Violations =	30
Routed	291/313 Partitions, Violations =	29
Routed	292/313 Partitions, Violations =	28
Routed	293/313 Partitions, Violations =	27
Routed	294/313 Partitions, Violations =	26
Routed	295/313 Partitions, Violations =	25
Routed	296/313 Partitions, Violations =	24
Routed	297/313 Partitions, Violations =	23
Routed	298/313 Partitions, Violations =	22
Routed	299/313 Partitions, Violations =	22
Routed	300/313 Partitions, Violations =	21
Routed	301/313 Partitions, Violations =	20
Routed	302/313 Partitions, Violations =	19
Routed	303/313 Partitions, Violations =	18
Routed	304/313 Partitions, Violations =	17
Routed	305/313 Partitions, Violations =	16
Routed	306/313 Partitions, Violations =	15
Routed	307/313 Partitions, Violations =	14
Routed	308/313 Partitions, Violations =	13
Routed	309/313 Partitions, Violations =	11
Routed	310/313 Partitions, Violations =	10
Routed	311/313 Partitions, Violations =	9
Routed	312/313 Partitions, Violations =	8
Routed	313/313 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Same net spacing : 6
	Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:10
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 0] Total (MB): Used   85  Alloctr   87  Proc 1702 

End DR iteration 0 with 313 parts

Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	1
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:10
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 1] Total (MB): Used   85  Alloctr   87  Proc 1702 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1767514 micron
Total Number of Contacts =             286950
Total Number of Wires =                271177
Total Number of PtConns =              50450
Total Number of Routed Wires =       271177
Total Routed Wire Length =           1750016 micron
Total Number of Routed Contacts =       286950
	Layer       METAL :      20703 micron
	Layer      METAL2 :     477856 micron
	Layer      METAL3 :     607600 micron
	Layer      METAL4 :     299596 micron
	Layer      METAL5 :     219992 micron
	Layer      METAL6 :     141766 micron
	Via         VIA56 :       5849
	Via         VIA45 :       7865
	Via    VIA45(rot) :          1
	Via         VIA34 :      24639
	Via         VIA23 :     124305
	Via    VIA23(rot) :          1
	Via        VIA12A :      66963
	Via   VIA12A(rot) :        247
	Via        VIA12B :      55853
	Via        VIA12f :       1227

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 
  Total double via conversion rate    =  0.00% (0 / 286950 vias)
 
    Layer VIA        =  0.00% (0      / 124290  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
 
  The optimized via conversion rate based on total routed via count =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:10
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   84  Alloctr   86  Proc 1702 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   85  Alloctr   87  Proc 1702 
[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   81  Alloctr   83  Proc 1702 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   81  Alloctr   83  Proc 1702 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = EX_MEM_inst/dff9/n57
Net 2 = EX_MEM_inst/dff9/n62
Net 3 = EX_MEM_inst/dff8/n7
Net 4 = EX_MEM_inst/dff2/n6
Net 5 = ID_EX_inst/dff1/n32
Net 6 = ID_EX_inst/dff11/n7
Net 7 = ID_EX_inst/dff11/n8
Net 8 = ID_EX_inst/dff11/n11
Net 9 = ID_EX_inst/dff11/n14
Net 10 = EX_inst/n1047
Net 11 = EX_inst/n945
Net 12 = EX_inst/n946
Net 13 = MEM_inst/n160
Net 14 = ID_inst/n409
Net 15 = ID_inst/n8
Net 16 = ID_inst/n13
Net 17 = ID_inst/n30
Net 18 = ID_inst/n41
Net 19 = REGS_inst/n183
Net 20 = n477
Net 21 = n383
Net 22 = n393
Net 23 = n401
Net 24 = n334
Net 25 = n337
Net 26 = n342
Net 27 = n344
Net 28 = n349
Net 29 = n359
Net 30 = n361
Net 31 = n369
Net 32 = n373
Net 33 = n271
Net 34 = n273
Net 35 = n275
Net 36 = n314
Net 37 = n242
Net 38 = n250
Net 39 = n254
Net 40 = n261
Net 41 = n263
Net 42 = n265
Net 43 = n267
Net 44 = n69
Net 45 = VDD
Net 46 = VSS
Net 47 = n4
Net 48 = Multiplier_inst/add_104/n599
Net 49 = Multiplier_inst/add_104/n279
Net 50 = Divider_inst/n142
Net 51 = clk_G1B6I525
Net 52 = Divider_inst/n972
Net 53 = clk_G1B6I641
Net 54 = CHECK_inst/n120
Net 55 = CHECK_inst/n170
Net 56 = CHECK_inst/n44
Net 57 = PC_inst/pc_o[29]
Net 58 = clk_G1B5I204
Net 59 = clk_G1B3I1
Net 60 = clk_G1B2I6
Net 61 = id_rs1_addr_o[0]
Net 62 = id_rs1_addr_o[4]
Net 63 = IF_ID_inst/dff2/n45
Net 64 = ID_inst/n244
Net 65 = ID_inst/n300
Net 66 = ID_inst/n496
Net 67 = check_rs1_data_o[7]
Net 68 = if_id_inst_addr_o[58]
Net 69 = if_id_rom_inst_o[23]
Net 70 = regs_reg1_rdata_o[7]
Net 71 = REGS_inst/n826
Net 72 = REGS_inst/regs[7][28]
Net 73 = REGS_inst/regs[1][36]
Net 74 = REGS_inst/regs[20][25]
Net 75 = REGS_inst/regs[23][44]
Net 76 = REGS_inst/regs[31][28]
Net 77 = REGS_inst/regs[31][41]
Net 78 = REGS_inst/regs[18][35]
Net 79 = REGS_inst/regs[20][42]
Net 80 = REGS_inst/regs[20][37]
Net 81 = REGS_inst/regs[23][33]
Net 82 = REGS_inst/n4054
Net 83 = REGS_inst/n615
Net 84 = REGS_inst/n685
Net 85 = REGS_inst/n737
Net 86 = REGS_inst/n4428
Net 87 = REGS_inst/regs[22][33]
Net 88 = REGS_inst/regs[15][62]
Net 89 = REGS_inst/n6375
Net 90 = MEM_inst/n62
Net 91 = MEM_inst/n61
Net 92 = MEM_inst/n489
Net 93 = MEM_inst/n488
Net 94 = MEM_inst/n487
Net 95 = MEM_inst/n192
Net 96 = EX_inst/n1633
Net 97 = EX_inst/n1634
Net 98 = EX_inst/n1635
Net 99 = EX_inst/n1636
Net 100 = ID_EX_inst/dff11/n38
.... and 453 other nets
Total number of changed nets = 553 (out of 39003)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   81  Alloctr   83  Proc 1702 
[ECO: DR] Elapsed real time: 0:00:15 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:13 total=0:00:15
[ECO: DR] Stage (MB): Used   79  Alloctr   80  Proc    0 
[ECO: DR] Total (MB): Used   81  Alloctr   83  Proc 1702 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1767514 micron
Total Number of Contacts =             286950
Total Number of Wires =                271177
Total Number of PtConns =              50450
Total Number of Routed Wires =       271177
Total Routed Wire Length =           1750016 micron
Total Number of Routed Contacts =       286950
	Layer       METAL :      20703 micron
	Layer      METAL2 :     477856 micron
	Layer      METAL3 :     607600 micron
	Layer      METAL4 :     299596 micron
	Layer      METAL5 :     219992 micron
	Layer      METAL6 :     141766 micron
	Via         VIA56 :       5849
	Via         VIA45 :       7865
	Via    VIA45(rot) :          1
	Via         VIA34 :      24639
	Via         VIA23 :     124305
	Via    VIA23(rot) :          1
	Via        VIA12A :      66963
	Via   VIA12A(rot) :        247
	Via        VIA12B :      55853
	Via        VIA12f :       1227

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 
  Total double via conversion rate    =  0.00% (0 / 286950 vias)
 
    Layer VIA        =  0.00% (0      / 124290  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
 
  The optimized via conversion rate based on total routed via count =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 

Total number of nets = 39003
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1767514 micron
Total Number of Contacts =             286950
Total Number of Wires =                271177
Total Number of PtConns =              50450
Total Number of Routed Wires =       271177
Total Routed Wire Length =           1750016 micron
Total Number of Routed Contacts =       286950
	Layer       METAL :      20703 micron
	Layer      METAL2 :     477856 micron
	Layer      METAL3 :     607600 micron
	Layer      METAL4 :     299596 micron
	Layer      METAL5 :     219992 micron
	Layer      METAL6 :     141766 micron
	Via         VIA56 :       5849
	Via         VIA45 :       7865
	Via    VIA45(rot) :          1
	Via         VIA34 :      24639
	Via         VIA23 :     124305
	Via    VIA23(rot) :          1
	Via        VIA12A :      66963
	Via   VIA12A(rot) :        247
	Via        VIA12B :      55853
	Via        VIA12f :       1227

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 
  Total double via conversion rate    =  0.00% (0 / 286950 vias)
 
    Layer VIA        =  0.00% (0      / 124290  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
 
  The optimized via conversion rate based on total routed via count =  0.43% (1227 / 286950 vias)
 
    Layer VIA        =  0.99% (1227   / 124290  vias)
        Weight 1     =  0.99% (1227    vias)
        Un-optimized = 99.01% (123063  vias)
    Layer VIA2       =  0.00% (0      / 124306  vias)
        Un-optimized = 100.00% (124306  vias)
    Layer VIA3       =  0.00% (0      / 24639   vias)
        Un-optimized = 100.00% (24639   vias)
    Layer VIA4       =  0.00% (0      / 7866    vias)
        Un-optimized = 100.00% (7866    vias)
    Layer VIA5       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 553 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:14 total=0:00:16
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1702 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Fri Apr  5 10:27:46 2024

  Loading design 'TOP_RISCV'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 193 Mbytes -- main task 631 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:27:58 2024
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.08
  Critical Path Slack:           1.67
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          3.12
  Critical Path Slack:           0.82
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.21
  Critical Path Slack:           0.51
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          4.73
  Critical Path Slack:           0.20
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         67
  Hierarchical Port Count:      15920
  Leaf Cell Count:              38464
  Buf/Inv Cell Count:            6455
  Buf Cell Count:                2761
  Inv Cell Count:                4081
  CT Buf/Inv Cell Count:          980
  Combinational Cell Count:     33607
  Sequential Cell Count:         4857
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    56155.250000
  Noncombinational Area: 29626.000000
  Buf/Inv Area:          11135.750000
  Total Buffer Area:          7000.75
  Total Inverter Area:        6263.50
  Macro/Black Box Area:      0.000000
  Net Area:              27643.145373
  Net XLength        :      858733.88
  Net YLength        :      904288.25
  -----------------------------------
  Cell Area:             85781.250000
  Design Area:          113424.395373
  Net Length        :      1763022.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         40638
  Nets With Violations:           142
  Max Trans Violations:           142
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               44.88
  -----------------------------------------
  Overall Compile Time:               46.02
  Overall Compile Wall Clock Time:    48.62

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 142
ROPT:    Number of Route Violation: 0 
1
#报告物理信息
#report_design -physical
redirect -tee route_opt.physical {report_design -physical}
 
****************************************
Report : design
        -physical
Design : TOP_RISCV
Version: L-2016.03-SP1
Date   : Fri Apr  5 10:27:59 2024
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125
****************************** P&R Summary ********************************
Date : Fri Apr  5 10:27:59 2024
Machine Host Name: IC
Working Directory: /home/IC/Desktop/risc_cpu/syn/icc
Library Name:      TOP_RISCV
Cell Name:         TOP_RISCV.CEL;1
Design Statistics:
    Number of Module Cells:        38464
    Number of Pins:                206721
    Number of IO Pins:             195
    Number of Nets:                39003
    Average Pins Per Net (Signal): 3.21302

Chip Utilization:
    Total Std Cell Area:           519113.81
    Core Size:     width 887.65, height 885.60; area 786102.84
    Chip Size:     width 907.65, height 905.60; area 821967.84
    Std cells utilization:         66.04% 
    Cell/Core Ratio:               66.04%
    Cell/Chip Ratio:               63.16%
    Number of Cell Rows:            240

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	an02d1		STD	9619
	nd02d0		STD	4811
	denrq1		STD	2346
	nd02d1		STD	2035
	inv0d1		STD	1690
	aor222d1	STD	1505
	dfnrq1		STD	1278
	aor22d1		STD	1110
	nr02d0		STD	847
	inv0d0		STD	829
	bufbd1		STD	746
	nr02d1		STD	718
	xr02d1		STD	564
	invbd2		STD	548
	oai21d1		STD	491
	aor221d1	STD	473
	mx02d0		STD	436
	xn02d1		STD	423
	clk2d2		STD	387
	aoi2222d1	STD	365
	dfnrq2		STD	356
	bufbd7		STD	341
	nd02d2		STD	323
	invbd4		STD	272
	aoi21d1		STD	266
	buffd7		STD	223
	bufbd4		STD	209
	aoi222d1	STD	187
	aor211d1	STD	183
	bufbd2		STD	180
	or02d1		STD	175
	ah01d0		STD	168
	an02d0		STD	165
	lanhq1		STD	160
	buffd1		STD	156
	nd02d4		STD	146
	buffd2		STD	131
	lanhq2		STD	131
	dfnrq4		STD	128
	lanlq2		STD	127
	laclq1		STD	123
	bufbda		STD	120
	nd12d0		STD	118
	nd04d1		STD	117
	nd03d0		STD	115
	nr04d1		STD	110
	invbdk		STD	105
	oai2222d1	STD	95
	an02d7		STD	89
	aor21d1		STD	88
	bufbdk		STD	86
	aor22d2		STD	83
	buffd4		STD	75
	invbd7		STD	72
	aoim22d1	STD	64
	aoi21d4		STD	62
	nr02d2		STD	61
	bufbd3		STD	61
	inv0d2		STD	59
	an02d2		STD	58
	mx04d1		STD	58
	dfnrn2		STD	58
	an03d1		STD	57
	dfnrn1		STD	55
	inv0da		STD	55
	mx04d2		STD	54
	nr03d0		STD	53
	aor221d2	STD	49
	nd03d2		STD	47
	ora21d1		STD	42
	nr02d4		STD	42
	invbdf		STD	42
	bufbdf		STD	42
	an04d1		STD	41
	nd12d1		STD	41
	dfnrb1		STD	39
	denrq2		STD	32
	nd02d7		STD	32
	aoi221d4	STD	27
	aor222d4	STD	22
	invbda		STD	22
	aor211d2	STD	21
	ad01d1		STD	18
	aor31d1		STD	17
	or03d1		STD	15
	aor222d2	STD	15
	lanlq1		STD	15
	aon211d1	STD	14
	oai2222d2	STD	14
	an02d4		STD	13
	an12d1		STD	13
	ora311d1	STD	13
	an04d2		STD	13
	mx02d1		STD	13
	aor21d4		STD	12
	mx02d2		STD	12
	an12d2		STD	11
	nd04d2		STD	11
	xn02d7		STD	10
	ad01d2		STD	10
	or04d1		STD	9
	nr03d1		STD	9
	aoi2222d2	STD	9
	ora211d1	STD	9
	oai321d1	STD	9
	aoi222d4	STD	8
	aoi22d1		STD	8
	ora31d1		STD	8
	aoi21d2		STD	8
	oai322d1	STD	7
	aor21d2		STD	7
	nd03d1		STD	7
	ora21d2		STD	7
	mi02d0		STD	7
	oaim22d1	STD	7
	nd04d0		STD	6
	an03d2		STD	6
	nr04d2		STD	5
	aor31d2		STD	5
	nd03d4		STD	5
	aor311d2	STD	5
	aoi31d1		STD	5
	oai222d1	STD	4
	aoim21d1	STD	4
	oai21d4		STD	4
	oai211d1	STD	4
	xr02d4		STD	4
	dfnrn4		STD	4
	aoi221d1	STD	3
	nd03da		STD	3
	nd12d2		STD	3
	oan211d1	STD	3
	ora21d4		STD	3
	xr02d2		STD	3
	oai21d2		STD	3
	mi02d2		STD	3
	or03d2		STD	3
	aoi211d1	STD	3
	aoi222d2	STD	3
	dfnrb2		STD	3
	oai22d1		STD	3
	nd13d1		STD	3
	nr02d7		STD	3
	or04d0		STD	2
	aoi311d1	STD	2
	aor311d1	STD	2
	an12d4		STD	2
	oaim211d2	STD	2
	oaim21d1	STD	2
	aoi321d1	STD	2
	dl03d2		STD	2
	or02d2		STD	2
	oaim21d2	STD	2
	aor31d4		STD	2
	aoim21d2	STD	2
	nd02da		STD	2
	nr13d2		STD	2
	oaim211d1	STD	2
	aoim2m11d1	STD	1
	aor221d4	STD	1
	aon211d4	STD	1
	aoi322d1	STD	1
	nr23d1		STD	1
	xn02d2		STD	1
	ad01d0		STD	1
	aoim22d2	STD	1
	buffd3		STD	1
	ora31d2		STD	1
	mi02d1		STD	1
	nd13d4		STD	1
	nd04d4		STD	1
	aoim311d1	STD	1
	oai311d1	STD	1
	aor22d4		STD	1
	aoi211d2	STD	1
	lanlq4		STD	1
	lanhq4		STD	1
	buffda		STD	1
	oaim22d2	STD	1
	or04d2		STD	1
	aoi22d2		STD	1
	nd12d4		STD	1
	nr23d2		STD	1
	nr02da		STD	1
	an02da		STD	1
	or03d0		STD	1
	oaim2m11d1	STD	1
	oai221d1	STD	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
    layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
    layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
    layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
     
    Average gCell capacity  1.65	 on layer (1)	 METAL
    Average gCell capacity  8.93	 on layer (2)	 METAL2
    Average gCell capacity  8.94	 on layer (3)	 METAL3
    Average gCell capacity  7.07	 on layer (4)	 METAL4
    Average gCell capacity  4.42	 on layer (5)	 METAL5
    Average gCell capacity  3.74	 on layer (6)	 METAL6
     
    Initial. Both Dirs: Overflow =   414 Max = 4 GRCs =   361 (0.30%)
    Initial. H routing: Overflow =   365 Max = 4 (GRCs =  1) GRCs =   313 (0.52%)
    Initial. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    48 (0.08%)
     
    phase1. Both Dirs: Overflow =   411 Max = 4 GRCs =   358 (0.30%)
    phase1. H routing: Overflow =   362 Max = 4 (GRCs =  1) GRCs =   311 (0.51%)
    phase1. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    47 (0.08%)
     
    phase2. Both Dirs: Overflow =   411 Max = 4 GRCs =   358 (0.30%)
    phase2. H routing: Overflow =   362 Max = 4 (GRCs =  1) GRCs =   311 (0.51%)
    phase2. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    47 (0.08%)
     
    Total Wire Length = 10079.03
    Layer METAL wire length = 39.97
    Layer METAL2 wire length = 3400.12
    Layer METAL3 wire length = 3623.43
    Layer METAL4 wire length = 1388.98
    Layer METAL5 wire length = 812.19
    Layer METAL6 wire length = 814.34
    Total Number of Contacts = 1067
    Via VIA12A count = 517
    Via VIA23 count = 400
    Via VIA34 count = 67
    Via VIA45 count = 47
    Via VIA56 count = 36
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 1702

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 753 of 2014

    Number of wires with overlap after iteration 1 = 351 of 1557

    Total METAL wire length: 116.1
    Total METAL2 wire length: 2177.1
    Total METAL3 wire length: 3712.0
    Total METAL4 wire length: 2458.0
    Total METAL5 wire length: 959.4
    Total METAL6 wire length: 1230.3
    Total wire length: 10653.0

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 1702

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	752
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	302
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	111
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	166
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	87
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	132
     
    Iteration 6: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	70
     
    Iteration 7: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	67
     
    Iteration 8: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	62
     
    Iteration 9: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:47
    Elapsed cpu time: sys = 0:00:03 usr = 0:00:44 total = 0:00:47
    Total Proc Memory(MB): 1702
     
    Cumulative run time upto current stage: Elapsed = 0:00:47 CPU = 0:00:47
     
    DR finished with 7 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 38925
    7 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1702
     
    Cumulative run time upto current stage: Elapsed = 0:00:47 CPU = 0:00:47
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

     
    Elapsed real time: 0:00:10
    Elapsed cpu time: sys = 0:00:01 usr = 0:00:09 total = 0:00:10
    Total Proc Memory(MB): 1702
     
    Cumulative run time upto current stage: Elapsed = 0:00:57 CPU = 0:00:57
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 39003
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1702
     
    Cumulative run time upto current stage: Elapsed = 0:00:57 CPU = 0:00:57
     
    Total Wire Length =                    1767514 micron
    Total Number of Contacts =             286950
    Total Number of Wires =                271177
    Total Number of PtConns =              50450
    Total Number of Routed Wires =       271177
    Total Routed Wire Length =           1750016 micron
    Total Number of Routed Contacts =       286950
    	Layer       METAL :      20703 micron
    	Layer      METAL2 :     477856 micron
    	Layer      METAL3 :     607600 micron
    	Layer      METAL4 :     299596 micron
    	Layer      METAL5 :     219992 micron
    	Layer      METAL6 :     141766 micron
    	Via         VIA56 :       5849
    	Via         VIA45 :       7865
    	Via    VIA45(rot) :          1
    	Via         VIA34 :      24639
    	Via         VIA23 :     124305
    	Via    VIA23(rot) :          1
    	Via        VIA12A :      66963
    	Via   VIA12A(rot) :        247
    	Via        VIA12B :      55853
    	Via        VIA12f :       1227
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate =  0.43% (1227 / 286950 vias)
     
        Layer VIA        =  0.99% (1227   / 124290  vias)
            Weight 1     =  0.99% (1227    vias)
            Un-optimized = 99.01% (123063  vias)
        Layer VIA2       =  0.00% (0      / 124306  vias)
            Un-optimized = 100.00% (124306  vias)
        Layer VIA3       =  0.00% (0      / 24639   vias)
            Un-optimized = 100.00% (24639   vias)
        Layer VIA4       =  0.00% (0      / 7866    vias)
            Un-optimized = 100.00% (7866    vias)
        Layer VIA5       =  0.00% (0      / 5849    vias)
            Un-optimized = 100.00% (5849    vias)
     
      Total double via conversion rate    =  0.00% (0 / 286950 vias)
     
        Layer VIA        =  0.00% (0      / 124290  vias)
        Layer VIA2       =  0.00% (0      / 124306  vias)
        Layer VIA3       =  0.00% (0      / 24639   vias)
        Layer VIA4       =  0.00% (0      / 7866    vias)
        Layer VIA5       =  0.00% (0      / 5849    vias)
     
      The optimized via conversion rate based on total routed via count =  0.43% (1227 / 286950 vias)
     
        Layer VIA        =  0.99% (1227   / 124290  vias)
            Weight 1     =  0.99% (1227    vias)
            Un-optimized = 99.01% (123063  vias)
        Layer VIA2       =  0.00% (0      / 124306  vias)
            Un-optimized = 100.00% (124306  vias)
        Layer VIA3       =  0.00% (0      / 24639   vias)
            Un-optimized = 100.00% (24639   vias)
        Layer VIA4       =  0.00% (0      / 7866    vias)
            Un-optimized = 100.00% (7866    vias)
        Layer VIA5       =  0.00% (0      / 5849    vias)
            Un-optimized = 100.00% (5849    vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal5 Wire Length(count):               3584.60(4)
    metal6 Wire Length(count):               3576.40(4)
  ==============================================
    Total Wire Length(count):                7161.00(8)
    Number of via5 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             216542.85(241)
  ==============================================
    Total Wire Length(count):              216542.85(241)
    Number of via1 Contacts:            482
    Number of via2 Contacts:            482
    Number of via3 Contacts:            482
    Number of via4 Contacts:            482
    Number of via5 Contacts:            482
  ==============================================
    Total Number of Contacts:     2410

Signal Wiring Statistics:
    metal1 Wire Length(count):              22598.19(28330)
    metal2 Wire Length(count):             477919.45(174554)
    metal3 Wire Length(count):             607590.17(90940)
    metal4 Wire Length(count):             299620.51(19086)
    metal5 Wire Length(count):             220015.53(8942)
    metal6 Wire Length(count):             141762.73(4023)
  ==============================================
    Total Wire Length(count):             1769506.57(325875)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA12A(1)             67210	       54.1
        via1          VIA12B(2)             55853	       44.9
        via1          VIA12f(9)              1227	      0.987
        via2           VIA23(3)            124306	        100
        via3           VIA34(4)             24639	        100
        via4           VIA45(5)              7866	        100
        via5           VIA56(6)              5849	        100
  ==============================================
    Total Number of Contacts:    286950

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         19105.66 ( 2.22%)          3492.53 ( 0.38%)
    metal2         13379.28 ( 1.56%)        464540.16 (51.02%)
    metal3        605168.83 (70.45%)          2421.34 ( 0.27%)
    metal4          1777.90 ( 0.21%)        297842.60 (32.71%)
    metal5        219162.88 (25.51%)           852.65 ( 0.09%)
    metal6           410.60 ( 0.05%)        141352.13 (15.52%)
  ==============================================================
    Total         859005.16                 910501.42
1
save_mw_cel -as TOP_RISCV_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named TOP_RISCV_routed. (UIG-5)
1
############################################################
# 7、输出文件
############################################################
file mkdir files
write  -format ddc  -hierarchy   -output files/$MODULE_NAME.apr.ddc
Writing ddc file 'files/TOP_RISCV.apr.ddc'.
1
write  -format verilog -hierarchy -output files/$MODULE_NAME.netlist.v
Error: Format 'verilog' is not a valid write format. (UID-32)
0
write_verilog -no_tap_cells files/$MODULE_NAME.lvs.v -pg -no_core_filler_cells
Generating description for top level cell.
Processing module Multiplier_DW01_inc_3
Processing module Multiplier_DW01_sub_2
Processing module Multiplier_DW01_sub_3
Processing module Multiplier_DW01_add_1
Processing module Multiplier_DW01_inc_1
Processing module Multiplier_DW01_inc_0
Processing module Multiplier
Processing module DFF_SET_DW1_7
Processing module DFF_SET_DW5_2
Processing module DFF_SET_DW64_8
Processing module DFF_SET_DW64_9
Processing module DFF_SET_DW64_10
Processing module DFF_SET_DW32_3
Processing module DFF_SET_DW1_4
Processing module DFF_SET_DW1_5
Processing module DFF_SET_DW32_2
Processing module DFF_SET_DW64_4
Processing module DFF_SET_DW64_5
Processing module DFF_SET_DW1_6
Processing module DFF_SET_DW64_6
Processing module DFF_SET_DW64_7
Processing module ID_EX
Processing module REGS
Processing module ID_DW01_add_7
Processing module ID_DW01_add_6
Processing module ID
Processing module DFF_SET_DW32_4
Processing module DFF_SET_DW64_11
Processing module IF_ID
Processing module IF
Processing module PC_DW01_add_0
Processing module DFF_SET_DW64_12
Processing module PC
Processing module CHECK
Processing module Divider_DW01_sub_4
Processing module Divider_DW01_sub_1
Processing module Divider_DW01_sub_0
Processing module Divider_DW01_inc_0
Processing module Divider_DW01_sub_3
Processing module Divider_DW01_sub_2
Processing module Divider_DW_cmp_0
Processing module Divider
Processing module CLINT
Processing module CSR_REGS
Processing module WB
Processing module DFF_SET_DW1_0
Processing module DFF_SET_DW64_0
Processing module DFF_SET_DW5_0
Processing module MEM_WB
Processing module MEM
Processing module DFF_SET_DW5_1
Processing module DFF_SET_DW64_1
Processing module DFF_SET_DW32_0
Processing module DFF_SET_DW64_2
Processing module DFF_SET_DW32_1
Processing module DFF_SET_DW1_1
Processing module DFF_SET_DW1_2
Processing module DFF_SET_DW1_3
Processing module DFF_SET_DW64_3
Processing module EX_MEM
Processing module CTRL
Processing module EX_DW_cmp_1
Processing module EX_DW01_sub_1
Processing module EX_DW01_add_2
Processing module EX_DW01_add_3
Processing module EX_DW01_cmp6_1
Processing module EX
Processing module TOP_RISCV
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog -no_tap_cells files/$MODULE_NAME.sim.v -no_core_filler_cells
Generating description for top level cell.
Processing module Multiplier_DW01_inc_3
Processing module Multiplier_DW01_sub_2
Processing module Multiplier_DW01_sub_3
Processing module Multiplier_DW01_add_1
Processing module Multiplier_DW01_inc_1
Processing module Multiplier_DW01_inc_0
Processing module Multiplier
Processing module DFF_SET_DW1_7
Processing module DFF_SET_DW5_2
Processing module DFF_SET_DW64_8
Processing module DFF_SET_DW64_9
Processing module DFF_SET_DW64_10
Processing module DFF_SET_DW32_3
Processing module DFF_SET_DW1_4
Processing module DFF_SET_DW1_5
Processing module DFF_SET_DW32_2
Processing module DFF_SET_DW64_4
Processing module DFF_SET_DW64_5
Processing module DFF_SET_DW1_6
Processing module DFF_SET_DW64_6
Processing module DFF_SET_DW64_7
Processing module ID_EX
Processing module REGS
Processing module ID_DW01_add_7
Processing module ID_DW01_add_6
Processing module ID
Processing module DFF_SET_DW32_4
Processing module DFF_SET_DW64_11
Processing module IF_ID
Processing module IF
Processing module PC_DW01_add_0
Processing module DFF_SET_DW64_12
Processing module PC
Processing module CHECK
Processing module Divider_DW01_sub_4
Processing module Divider_DW01_sub_1
Processing module Divider_DW01_sub_0
Processing module Divider_DW01_inc_0
Processing module Divider_DW01_sub_3
Processing module Divider_DW01_sub_2
Processing module Divider_DW_cmp_0
Processing module Divider
Processing module CLINT
Processing module CSR_REGS
Processing module WB
Processing module DFF_SET_DW1_0
Processing module DFF_SET_DW64_0
Processing module DFF_SET_DW5_0
Processing module MEM_WB
Processing module MEM
Processing module DFF_SET_DW5_1
Processing module DFF_SET_DW64_1
Processing module DFF_SET_DW32_0
Processing module DFF_SET_DW64_2
Processing module DFF_SET_DW32_1
Processing module DFF_SET_DW1_1
Processing module DFF_SET_DW1_2
Processing module DFF_SET_DW1_3
Processing module DFF_SET_DW64_3
Processing module EX_MEM
Processing module CTRL
Processing module EX_DW_cmp_1
Processing module EX_DW01_sub_1
Processing module EX_DW01_add_2
Processing module EX_DW01_add_3
Processing module EX_DW01_cmp6_1
Processing module EX
Processing module TOP_RISCV
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
save_mw_cel -as TOP_RISCV_final
Information: Saved design named TOP_RISCV_final. (UIG-5)
1
close_mw_cel
Removing physical design 'TOP_RISCV'
1
write_stream -cells TOP_RISCV_final riscv_cpu.gdsii
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
No layer map file is used during stream out!
Skip layer map file
Outputting Cell TOP_RISCV_final.CEL
====> TOTAL CELLS OUTPUT: 1 <====
Outputting Contact $$VIA12A
Outputting Contact $$VIA12B
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA12f
Outputting Contact $$VIA56f_940_940_3_3
Outputting Contact $$VIA56f_940_940_3_1
Outputting Contact $$VIA45_800_800_4_1
Outputting Contact $$VIA34_410_410_7_1
Outputting Contact $$VIA23_410_410_7_1
Outputting Contact $$VIA12A_410_410_7_1
write_gds completed successfully!
1
close_mw_lib
1
1
icc_shell> start_gui 
icc_shell> Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> open_mw_lib TOP_RISCV
{TOP_RISCV}
icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_final
open_mw_cel TOP_RISCV_final
Preparing data for query................... 
Information: Opened "TOP_RISCV_final.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/TOP_RISCV" library. (MWUI-068)
{TOP_RISCV_final}
icc_shell> icc_shell> 
icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_cts
open_mw_cel TOP_RISCV_cts
Preparing data for query................... 
Information: Opened "TOP_RISCV_cts.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/TOP_RISCV" library. (MWUI-068)
{TOP_RISCV_cts}
icc_shell> icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_floorplanned
open_mw_cel TOP_RISCV_floorplanned
Preparing data for query................... 
Information: Opened "TOP_RISCV_floorplanned.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/TOP_RISCV" library. (MWUI-068)
{TOP_RISCV_floorplanned}
icc_shell> icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_placed
open_mw_cel TOP_RISCV_placed
Preparing data for query................... 
Information: Opened "TOP_RISCV_placed.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/TOP_RISCV" library. (MWUI-068)
{TOP_RISCV_placed}
icc_shell> icc_shell> ::iccGUI::open_mw_cel  TOP_RISCV_routed
open_mw_cel TOP_RISCV_routed
Preparing data for query................... 
Information: Opened "TOP_RISCV_routed.CEL;1" from "/home/IC/Desktop/risc_cpu/syn/icc/TOP_RISCV" library. (MWUI-068)
{TOP_RISCV_routed}
icc_shell> icc_shell> icc_shell> ex
exec                              expand_objects                    export_icc2_frame                 extract_blockage_pin_via          extract_fram_property             extract_rp_group                  
exit                              explore_power_switch              expr                              extract_fp_rail_to_constraints    extract_hier_antenna_property     extract_zrt_hier_antenna_property 
expand_flip_chip_cell_locations   export_advanced_technology_rules  extend_mw_layers                  extract_fp_relative_location      extract_rc                        
icc_shell> exit 

Memory usage for main task 665 Mbytes.
Memory usage for this session 665 Mbytes.
CPU usage for this session 317 seconds ( 0.09 hours ).

Thank you...
Exit IC Compiler!
