Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@161:171@HdlIdDef
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;


Diff Content:
- 166   wire    [ 3:0]      rx_frame_d_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@164:174
  // internal signals

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;

  // drp interface signals

  assign up_drp_rdata = 32'd0;

Clone Blocks 2:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@157:167
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;

Clone Blocks 3:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@164:174
  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;

  // local parameters


Clone Blocks 4:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@155:165
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [11:0]      rx_data_1_s;
  wire    [11:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;

  // drp interface signals

Clone Blocks 5:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@163:173

  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;

  // local parameters

Clone Blocks 6:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@162:172
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;

  // drp interface signals

Clone Blocks 7:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@166:176
  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;

  // local parameters

  localparam CYCLONE5 = 101;
  localparam ARRIA10  = 103;

Clone Blocks 8:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@162:172
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;


Clone Blocks 9:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@165:175

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;

  // drp interface signals

  assign up_drp_rdata = 32'd0;
  assign up_drp_ready = 1'd0;

Clone Blocks 10:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@161:171
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;

Clone Blocks 11:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@165:175

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;
  wire    [ 5:0]      rx_data_3_s;
  wire    [ 5:0]      rx_data_2_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;

  // local parameters

  localparam CYCLONE5 = 101;

Clone Blocks 12:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@163:173

  // internal signals

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;
  wire    [ 5:0]      rx_data_0_s;
  wire    [ 1:0]      rx_frame_s;
  wire                locked_s;

  // drp interface signals


