// Seed: 2763043401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = id_2;
  tri0 id_6 = id_1 - 1, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wand id_14 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_20(
      .id_0(id_17), .id_1(id_17), .id_2((1)), .id_3(1'b0), .id_4((1))
  );
  xnor (id_4, id_14, id_1, id_9, id_12, id_7, id_18, id_2, id_20, id_19, id_16, id_5, id_8, id_3);
  module_0(
      id_16, id_7, id_16, id_4
  );
endmodule
