vendor_name = ModelSim
source_file = 1, D:/GITEA/GitHub/ES/pcbteach/TestBench01/or_gate.vhd
source_file = 1, D:/GITEA/GitHub/ES/pcbteach/TestBench01/TestBench01.vhd
source_file = 1, D:/GITEA/GitHub/ES/pcbteach/TestBench01/db/TestBench01.cbx.xml
source_file = 1, d:/intelfpga/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = or_gate
instance = comp, \q~output\, q~output, or_gate, 1
instance = comp, \b~input\, b~input, or_gate, 1
instance = comp, \a~input\, a~input, or_gate, 1
instance = comp, \q~0\, q~0, or_gate, 1
