
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/654.roms_s-1613B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2910547 heartbeat IPC: 3.43578 cumulative IPC: 3.43578 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5820979 heartbeat IPC: 3.43592 cumulative IPC: 3.43585 (Simulation time: 0 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8731400 heartbeat IPC: 3.43593 cumulative IPC: 3.43588 (Simulation time: 0 hr 8 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11641871 heartbeat IPC: 3.43587 cumulative IPC: 3.43587 (Simulation time: 0 hr 11 min 54 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15087050 heartbeat IPC: 2.90261 cumulative IPC: 3.3141 (Simulation time: 0 hr 15 min 27 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15087050 (Simulation time: 0 hr 15 min 27 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 31762373 heartbeat IPC: 0.599689 cumulative IPC: 0.599689 (Simulation time: 0 hr 17 min 54 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 48400679 heartbeat IPC: 0.601023 cumulative IPC: 0.600355 (Simulation time: 0 hr 20 min 30 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 65027363 heartbeat IPC: 0.601443 cumulative IPC: 0.600717 (Simulation time: 0 hr 23 min 0 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 81646896 heartbeat IPC: 0.601702 cumulative IPC: 0.600963 (Simulation time: 0 hr 25 min 33 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 98268262 heartbeat IPC: 0.601635 cumulative IPC: 0.601097 (Simulation time: 0 hr 28 min 5 sec) 
Finished CPU 0 instructions: 50000001 cycles: 83181213 cumulative IPC: 0.601097 (Simulation time: 0 hr 28 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.601097 instructions: 50000001 cycles: 83181213
ITLB TOTAL     ACCESS:    7481238  HIT:    7481230  MISS:          8  HIT %:    99.9999  MISS %: 0.000106934   MPKI: 0.00016
ITLB LOAD TRANSLATION ACCESS:    7481238  HIT:    7481230  MISS:          8  HIT %:    99.9999  MISS %: 0.000106934   MPKI: 0.00016
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 283.75 cycles
ITLB RQ	ACCESS:    9852634	FORWARD:          0	MERGED:    2371396	TO_CACHE:    7481238

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:   10129575  HIT:   10128320  MISS:       1255  HIT %:    99.9876  MISS %:  0.0123895   MPKI: 0.0251
DTLB LOAD TRANSLATION ACCESS:   10129575  HIT:   10128320  MISS:       1255  HIT %:    99.9876  MISS %:  0.0123895   MPKI: 0.0251
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 77.5522 cycles
DTLB RQ	ACCESS:   12244015	FORWARD:          0	MERGED:    2114386	TO_CACHE:   10129629

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:     223069  HIT:     221805  MISS:       1264  HIT %:    99.4334  MISS %:   0.566641   MPKI: 0.02528
STLB LOAD TRANSLATION ACCESS:       1263  HIT:          0  MISS:       1263  HIT %:          0  MISS %:        100   MPKI: 0.02526
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     221806  HIT:     221805  MISS:          1  HIT %:    99.9995  MISS %: 0.000450844   MPKI: 2e-05
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          1  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          1 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:          1 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 69.818 cycles
STLB RQ	ACCESS:    1223106	FORWARD:          0	MERGED:    1000036	TO_CACHE:     223070

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13463907  HIT:   13402829  MISS:      61078  HIT %:    99.5464  MISS %:   0.453642   MPKI: 1.22156
L1D LOAD      ACCESS:    7317066  HIT:    7315866  MISS:       1200  HIT %:    99.9836  MISS %:     0.0164   MPKI: 0.024
L1D RFO       ACCESS:    4925170  HIT:    4902080  MISS:      23090  HIT %:    99.5312  MISS %:   0.468816   MPKI: 0.4618
L1D PREFETCH  ACCESS:    1221671  HIT:    1184883  MISS:      36788  HIT %:    96.9887  MISS %:    3.01129   MPKI: 0.73576
L1D PREFETCH  REQUESTED:    2444883  ISSUED:    2443688  USEFUL:      33676  USELESS:       3112
L1D USEFUL LOAD PREFETCHES:      33676 PREFETCH ISSUED TO LOWER LEVEL:      36790  ACCURACY: 91.5357
L1D TIMELY PREFETCHES:      33676 LATE PREFETCHES: 73 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 36790 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 96.2455 cycles
L1D RQ	ACCESS:    9862439	FORWARD:          0	MERGED:    2537139	TO_CACHE:    7318784
L1D WQ	ACCESS:    5290946	FORWARD:       6518	MERGED:     365715	TO_CACHE:    4925231
L1D PQ	ACCESS:    1221845	FORWARD:          0	MERGED:          0	TO_CACHE:    1221843

Revised Interactions: positive negative neutral
L1D_interactions 33397 3086 1576 87.7506 8.10846 4.14094
L1D_positive 0.116777 96.9129 2.97033
L1D_negative 0.259235 0.194426 0.0324044 85.1264 14.3876
L1D_neutral 100 0 0
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 2608218
L1D ROI Sum of L1D PQ occupancy: 17999476
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9852612  HIT:    9852506  MISS:        106  HIT %:    99.9989  MISS %: 0.00107586   MPKI: 0.00212
L1I LOAD      ACCESS:    9852612  HIT:    9852506  MISS:        106  HIT %:    99.9989  MISS %: 0.00107586   MPKI: 0.00212
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 157.189 cycles
L1I RQ	ACCESS:   14414347	FORWARD:          0	MERGED:    4561713	TO_CACHE:    9852634

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:    3280393  HIT:    2915465  MISS:     364928  HIT %:    88.8755  MISS %:    11.1245   MPKI: 7.29856
BTB BRANCH_DIRECT_JUMP	ACCESS:     365125  HIT:     365095  MISS:         30
BTB BRANCH_INDIRECT	ACCESS:         16  HIT:         15  MISS:          1
BTB BRANCH_CONDITIONAL	ACCESS:    1456318  HIT:    1456228  MISS:         90
BTB BRANCH_DIRECT_CALL	ACCESS:     729466  HIT:     729429  MISS:         37
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     729468  HIT:     364698  MISS:     364770
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     236643  HIT:     173372  MISS:      63271  HIT %:    73.2631  MISS %:    26.7369   MPKI: 1.26542
L2C LOAD      ACCESS:       1306  HIT:        168  MISS:       1138  HIT %:    12.8637  MISS %:    87.1363   MPKI: 0.02276
L2C DATA LOAD MPKI: 0.02064
L2C INSTRUCTION LOAD MPKI: 0.00212
L2C RFO       ACCESS:      23090  HIT:          3  MISS:      23087  HIT %:  0.0129926  MISS %:     99.987   MPKI: 0.46174
L2C PREFETCH  ACCESS:     187881  HIT:     149334  MISS:      38547  HIT %:    79.4833  MISS %:    20.5167   MPKI: 0.77094
L2C DATA PREFETCH MPKI: 0.77094
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      23102  HIT:      22794  MISS:        308  HIT %:    98.6668  MISS %:    1.33322   MPKI: 0.00616
L2C LOAD TRANSLATION ACCESS:       1263  HIT:       1072  MISS:        191  HIT %:    84.8773  MISS %:    15.1227   MPKI: 0.00382
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:     169231  ISSUED:     169231  USEFUL:        170  USELESS:      38157
L2C USEFUL LOAD PREFETCHES:        170 PREFETCH ISSUED TO LOWER LEVEL:      38564  ACCURACY: 0.440826
L2C TIMELY PREFETCHES:        170 LATE PREFETCHES: 17 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 32840 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 159.537 cycles
L2C RQ	ACCESS:      25660	FORWARD:          0	MERGED:          0	TO_CACHE:      25660
L2C WQ	ACCESS:      23102	FORWARD:          0	MERGED:          0	TO_CACHE:      23102
L2C PQ	ACCESS:     206019	FORWARD:          0	MERGED:      17844	TO_CACHE:     188175

Revised Interactions: positive negative neutral
L2C_interactions 0 0 0 -nan -nan -nan
L2C_positive -nan -nan -nan
L2C_negative -nan -nan -nan -nan -nan
L2C_neutral -nan -nan -nan
L2C Instructions Evicting Data 105
L2C Translations Evicting Data 189
L2C Data Evicting Data 62355
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 119
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 1
L2C Data Evicting Translations 192
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       1264  HIT:       1264  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:       1264  HIT:       1264  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:       1264  HIT:       1264  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:       1264  HIT:       1264  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:       1263  HIT:       1263  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:      86193  HIT:      23315  MISS:      62878  HIT %:    27.0498  MISS %:    72.9502   MPKI: 1.25756
LLC LOAD      ACCESS:       1121  HIT:          3  MISS:       1118  HIT %:   0.267618  MISS %:    99.7324   MPKI: 0.02236
LLC RFO       ACCESS:      23087  HIT:          1  MISS:      23086  HIT %: 0.00433144  MISS %:    99.9957   MPKI: 0.46172
LLC PREFETCH  ACCESS:      38564  HIT:         85  MISS:      38479  HIT %:   0.220413  MISS %:    99.7796   MPKI: 0.76958
LLC WRITEBACK ACCESS:      23230  HIT:      23223  MISS:          7  HIT %:    99.9699  MISS %:  0.0301334   MPKI: 0.00014
LLC LOAD TRANSLATION ACCESS:        191  HIT:          3  MISS:        188  HIT %:    1.57068  MISS %:    98.4293   MPKI: 0.00376
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:      39948
LLC USEFUL LOAD PREFETCHES:          2 PREFETCH ISSUED TO LOWER LEVEL:      38479  ACCURACY: 0.00519764
LLC TIMELY PREFETCHES:          2 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 130.488 cycles
LLC RQ	ACCESS:      24399	FORWARD:          0	MERGED:          0	TO_CACHE:      24399
LLC WQ	ACCESS:      23230	FORWARD:          0	MERGED:          0	TO_CACHE:      23230
LLC PQ	ACCESS:      38564	FORWARD:          0	MERGED:          0	TO_CACHE:      38564

Revised Interactions: positive negative neutral
LLC_interactions 0 0 0 -nan -nan -nan
LLC_positive -nan -nan -nan
LLC_negative -nan -nan -nan -nan -nan
LLC_neutral -nan -nan -nan
LLC Dense regions hint to LLC: 0

RAW hits: 1452788
Loads Generated: 11315228
Loads sent to L1D: 9862439
Stores Generated: 5290943
Stores sent to L1D: 5290946
Major fault: 0 Minor fault: 4460
Allocated PAGES: 4460

stream: 
stream:times selected: 1955336
stream:pref_filled: 162829
stream:pref_useful: 152096
stream:pref_late: 197
stream:misses: 16
stream:misses_by_poll: 0

CS: 
CS:times selected: 301697
CS:pref_filled: 10650
CS:pref_useful: 10400
CS:pref_late: 8
CS:misses: 8982
CS:misses_by_poll: 13

CPLX: 
CPLX:times selected: 1653539
CPLX:pref_filled: 337
CPLX:pref_useful: 15
CPLX:pref_late: 1
CPLX:misses: 80
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 9
NL:pref_filled: 3
NL:pref_useful: 3
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 3910581
total_filled: 36788
total_useful: 33676
total_late: 206
total_polluted: 13
total_misses_after_warmup: 2918
conflicts: 256
Degree Incremented Times: 140964
Degree Decremented Times: 0

L1 IP Table Write Accesses: 6953074
L1 IP Table Read Accesses: 6952818
L1 RST Write Accesses: 805131
L1 RST Read Accesses: 1610262
L1 CSPT Write Accesses: 805131
L1 CSPT Read Accesses: 2895176
L1 RR Filter Tag Write Accesses: 1223040
L1 RR Filter Tag Read Accesses: 132406477
L1 IP Table Tag Write Accesses: 7318784
L1 IP Table Tag Read Accesses: 7318784
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 6331264
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 6126409
test: 906196
L2 IP Table Read Accesses: 67800
L2 IP Table Write Accesses: 66639
L2 IP Table Tag Read Accesses: 33917
L2 IP Table Tag Write Accesses: 33917

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      26171  ROW_BUFFER_MISS:      36700
 DBUS_CONGESTED:          3
 WQ ROW_BUFFER_HIT:       2770  ROW_BUFFER_MISS:      18362  FULL:          0

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 74938503
0banks busy for write cycles: 15848
1banks busy for read cycles: 5356211
1banks busy for write cycles: 2397607
2banks busy for read cycles: 44086
2banks busy for write cycles: 70341
3banks busy for read cycles: 16694
3banks busy for write cycles: 25522
4banks busy for read cycles: 15797
4banks busy for write cycles: 22377
5banks busy for read cycles: 17112
5banks busy for write cycles: 19355
6banks busy for read cycles: 33414
6banks busy for write cycles: 17030
7banks busy for read cycles: 110179
7banks busy for write cycles: 38669
8banks busy for read cycles: 24830
8banks busy for write cycles: 17639

CPU 0 Branch Prediction Accuracy: 99.963% MPKI: 0.0378 Average ROB Occupancy at Mispredict: 13.3989
Branch types
NOT_BRANCH: 44889285 89.7786%
BRANCH_DIRECT_JUMP: 365125 0.73025%
BRANCH_INDIRECT: 16 3.2e-05%
BRANCH_CONDITIONAL: 3286278 6.57256%
BRANCH_DIRECT_CALL: 729466 1.45893%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 729468 1.45894%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     33676        73        73      3112     36788   2443688   2444883
@Sumon_Early_by_class_L1D     27049      6617        10         0
@Sumon_Late_by_class_L1D        45         3         1         0

@Sumon_Early_by_cycle_L1D       306       414       465       496      1943      7432       384       412      6625     15171         2        26
@Sumon_Late_by_cycle_L1D         4         4        19         0        22         0
@Sumon_Early_stream_L1D       278       373       418       403       382      7427       382       362      1834     15169         2        19
@Sumon_Early_CS_L1D        28        41        46        93      1561         5         2        50      4791         0         0         0
@Sumon_Early_CPLX_L1D         0         0         1         0         0         0         0         0         0         2         0         7
@Sumon_Late_stream_L1D         4         3        17         0        21         0
@Sumon_Late_CS_L1D         0         0         2         0         1         0
@Sumon_Late_CPLX_L1D         0         1         0         0         0         0
@sumon_overall_L2C       170        17         0     38157     38547    169231    169231
@Sumon_Early_by_class_L2C       144        20         5         0
@Sumon_Late_by_class_L2C        14         3         0         0

@Sumon_Early_by_cycle_L2C         1         3         3         4        10        21        10         0         7        92         0        19
@Sumon_Late_by_cycle_L2C         0         0         0         0        17         0
@Sumon_Early_stream_L2C         1         3         2         3         6        19        10         0         0        86         0        14
@Sumon_Early_CS_L2C         0         0         1         1         4         2         0         0         6         6         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         5
@Sumon_Late_stream_L2C         0         0         0         0        14         0
@Sumon_Late_CS_L2C         0         0         0         0         3         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 4460
