<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/chipscope/klm_scrod_b2tt/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml klm_scrod.twx klm_scrod.ncd -o
klm_scrod.twr klm_scrod.pcf

</twCmdLine><twDesign>klm_scrod.ncd</twDesign><twDesignPath>klm_scrod.ncd</twDesignPath><twPCF>klm_scrod.pcf</twPCF><twPcfPath>klm_scrod.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.390</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.033</twDel><twSUTime>0.322</twSUTime><twTotPathDel>3.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y147.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.035</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.864</twDel><twSUTime>0.136</twSUTime><twTotPathDel>2.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y147.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.837</twLogDel><twRouteDel>1.163</twRouteDel><twTotDel>2.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X93Y148.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.404</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.047</twDel><twSUTime>0.322</twSUTime><twTotPathDel>1.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>1.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X93Y148.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.764</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.584</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y147.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.079</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.066</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y147.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y147.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>1.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.860</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.680</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>1.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X95Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X95Y148.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y148.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>1.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.516</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.516</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y149.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y149.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>2.607</twRouteDel><twTotDel>3.516</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.504</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.504</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y149.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y149.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.632</twRouteDel><twTotDel>3.504</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.406</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.406</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X98Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y150.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y150.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y150.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y149.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y149.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.406</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.515</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.713</twDel><twSUTime>0.280</twSUTime><twTotPathDel>1.993</twTotPathDel><twClkSkew dest = "2.208" src = "3.484">1.276</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.157" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X100Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y148.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>1.993</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.348</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.966</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.121</twTotPathDel><twClkSkew dest = "2.128" src = "1.601">-0.527</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.157" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X100Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y148.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.732</twRouteDel><twTotDel>1.121</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>386</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.478</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X120Y117.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.522</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>7.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_TDI_reg</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X126Y189.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDI_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.DI</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">7.007</twDelInfo><twComp>icon_control0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>7.007</twRouteDel><twTotDel>7.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X69Y158.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.741</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>7.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.921</twRouteDel><twTotDel>7.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.295</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>6.670</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>5.404</twRouteDel><twTotDel>6.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.484</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twTotPathDel>6.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>5.215</twRouteDel><twTotDel>6.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X69Y158.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.757</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>7.208</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>5.921</twRouteDel><twTotDel>7.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.311</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>6.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>5.404</twRouteDel><twTotDel>6.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.500</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>6.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y167.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y167.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y158.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>icon_control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y158.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>5.215</twRouteDel><twTotDel>6.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X99Y145.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y145.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y72.ADDRAWRADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y146.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y72.ADDRAWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y72.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y72.ADDRAWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.299</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y146.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y72.ADDRAWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y72.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X3Y74.CLKA" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.876" period="30.000" constraintValue="30.000" deviceLimit="3.124" freqLimit="320.102" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK" locationPin="RAMB8_X3Y72.CLKAWRCLK" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" logResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.048</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathFromToDelay"><twSlack>10.952</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y149.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.954</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X101Y150.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>10.956</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>4.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>2.974</twRouteDel><twTotDel>4.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X101Y150.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>10.976</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>2.974</twRouteDel><twTotDel>3.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X103Y153.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="64"><twSlack>1.747</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y153.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.211</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>2.000</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y149.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.211</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>2.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>2.003</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y149.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.128</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>2.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="67" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.988</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y172.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>14.012</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y172.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.953</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y172.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="70"><twSlack>0.472</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y172.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y172.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="71" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>693</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.335</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.952</twDel><twSUTime>0.348</twSUTime><twTotPathDel>7.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>6.034</twRouteDel><twTotDel>7.300</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.214</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.831</twDel><twSUTime>0.348</twSUTime><twTotPathDel>7.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.876</twRouteDel><twTotDel>7.179</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.146</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.763</twDel><twSUTime>0.348</twSUTime><twTotPathDel>7.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>7.111</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.311</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.952</twDel><twSUTime>0.324</twSUTime><twTotPathDel>7.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>6.034</twRouteDel><twTotDel>7.276</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.190</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.831</twDel><twSUTime>0.324</twSUTime><twTotPathDel>7.155</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>5.876</twRouteDel><twTotDel>7.155</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.122</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.763</twDel><twSUTime>0.324</twSUTime><twTotPathDel>7.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.291</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.952</twDel><twSUTime>0.304</twSUTime><twTotPathDel>7.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>6.034</twRouteDel><twTotDel>7.256</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.170</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.831</twDel><twSUTime>0.304</twSUTime><twTotPathDel>7.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X103Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y153.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>5.876</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.102</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>6.763</twDel><twSUTime>0.304</twSUTime><twTotPathDel>7.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X96Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y148.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y148.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y125.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>5.845</twRouteDel><twTotDel>7.067</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X101Y149.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMinDelay" ><twTotDel>0.423</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.399</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X98Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y149.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X84Y163.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMinDelay" ><twTotDel>0.571</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.409</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.606</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y162.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y163.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y163.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X85Y163.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMinDelay" ><twTotDel>0.596</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.416</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y162.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y163.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y163.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising">sys_clk_ib</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="96" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>238</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B4), 10 paths
</twPathRptBanner><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.046</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.689</twDel><twSUTime>0.322</twSUTime><twTotPathDel>4.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X88Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y163.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y162.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>2.693</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.044</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.687</twDel><twSUTime>0.322</twSUTime><twTotPathDel>4.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X88Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y163.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y162.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y162.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.318</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>4.009</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.972</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.615</twDel><twSUTime>0.322</twSUTime><twTotPathDel>3.937</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X88Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y163.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y162.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y162.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y150.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y150.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.276</twLogDel><twRouteDel>2.661</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X120Y136.A2), 2 paths
</twPathRptBanner><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.396</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.396</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X105Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;6&gt;</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>3.396</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.866</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.866</twTotPathDel><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X105Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y142.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y142.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;6&gt;</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>2.866</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X116Y151.A2), 2 paths
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.391</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.391</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X105Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;13&gt;</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.741</twRouteDel><twTotDel>3.391</twTotDel><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.848</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>2.848</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X105Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y142.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;13&gt;</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.198</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.527" period="7.861" constraintValue="3.930" deviceLimit="1.667" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="6.009" period="7.861" constraintValue="7.861" deviceLimit="1.852" freqLimit="539.957" physResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" logResource="b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="b2tt_ins/gen_useextclk0.map_clk/clk_127"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.250</twMinPer></twConstHead><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y19.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1791.666</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP &quot;TNM_TTB&quot; 100000 ns HIGH 12 ns;</twPinLimitBanner><twPinLimit anchorID="128" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" locationPin="SLICE_X16Y144.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"/><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR" locationPin="SLICE_X20Y137.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="98208.333" period="100000.000" constraintValue="12.000" deviceLimit="0.215" physResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" logResource="conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR" locationPin="SLICE_X4Y128.SR" clockNet="conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;</twConstName><twItemCnt>32514</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>77</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.009</twMaxDel></twConstHead><twPathRptBanner iPaths="780" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5 (SLICE_X65Y54.B1), 780 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>6.713</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twTotPathDel>9.004</twTotPathDel><twClkSkew dest = "0.781" src = "0.706">-0.075</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X70Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X70Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;7&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;7&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;6&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;_rt</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twBEL></twPathDel><twLogDel>2.170</twLogDel><twRouteDel>6.834</twRouteDel><twTotDel>9.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>6.755</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twTotPathDel>8.962</twTotPathDel><twClkSkew dest = "0.781" src = "0.706">-0.075</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X70Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X70Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;7&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;7&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;6&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;_rt</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twBEL></twPathDel><twLogDel>2.170</twLogDel><twRouteDel>6.792</twRouteDel><twTotDel>8.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>6.864</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twTotPathDel>8.918</twTotPathDel><twClkSkew dest = "0.781" src = "0.641">-0.140</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X89Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X89Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;10&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;10&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y45.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;2&gt;&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/Mmux_dmin11</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;6&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;3&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2&lt;5&gt;_rt</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>6.709</twRouteDel><twTotDel>8.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="564" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (SLICE_X44Y47.CX), 564 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>6.757</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>8.872</twTotPathDel><twClkSkew dest = "0.244" src = "0.257">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin41</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.884</twLogDel><twRouteDel>6.988</twRouteDel><twTotDel>8.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>6.856</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>8.773</twTotPathDel><twClkSkew dest = "0.244" src = "0.257">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.884</twLogDel><twRouteDel>6.889</twRouteDel><twTotDel>8.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>6.888</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twTotPathDel>8.741</twTotPathDel><twClkSkew dest = "0.244" src = "0.257">0.013</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin61</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2</twBEL></twPathDel><twLogDel>1.884</twLogDel><twRouteDel>6.857</twRouteDel><twTotDel>8.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="564" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4 (SLICE_X48Y51.AX), 564 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>6.795</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twTotPathDel>8.814</twTotPathDel><twClkSkew dest = "0.788" src = "0.821">0.033</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X28Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>6.973</twRouteDel><twTotDel>8.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>6.953</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twTotPathDel>8.656</twTotPathDel><twClkSkew dest = "0.788" src = "0.821">0.033</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X28Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>6.815</twRouteDel><twTotDel>8.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>7.059</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twTotPathDel>8.552</twTotPathDel><twClkSkew dest = "0.788" src = "0.819">0.031</twClkSkew><twDelConst>15.722</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X33Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>conc_intfc_ins/tdc_dout&lt;2&gt;&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N0</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d24_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t&lt;1&gt;&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>6.726</twRouteDel><twTotDel>8.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;
        TS_TTD_CLK * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X63Y63.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="150"><twSlack>0.442</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X63Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;0&gt;11_INV_0</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X63Y63.B5), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.485</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X63Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;1&gt;11</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (SLICE_X63Y63.C3), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.509</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType="FF">conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twSrc><twDest BELType='FF'>conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X63Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>conc_intfc_ins/tmodr_ins/rdfail_ctr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor&lt;2&gt;11</twBEL><twBEL>conc_intfc_ins/tmodr_ins/rdfail_ctr_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>55</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>55</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.667</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tmg_ctrl_ins/tdcrst_shift_33 (SLICE_X74Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>0.263</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">tmg_ctrl_ins/tdcrst_shift_33</twDest><twTotPathDel>3.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>tmg_ctrl_ins/tdcrst_shift_33</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X84Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>tmg_ctrl_ins/tdcrst_shift&lt;35&gt;</twComp><twBEL>tmg_ctrl_ins/tdcrst_shift_33</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tmg_ctrl_ins/tdcrst_shift_32 (SLICE_X74Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.274</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">tmg_ctrl_ins/tdcrst_shift_32</twDest><twTotPathDel>3.656</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>tmg_ctrl_ins/tdcrst_shift_32</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X84Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>tmg_ctrl_ins/tdcrst_shift&lt;35&gt;</twComp><twBEL>tmg_ctrl_ins/tdcrst_shift_32</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tmg_ctrl_ins/tdcrst_shift_34 (SLICE_X74Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.297</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType="FF">tmg_ctrl_ins/tdcrst_shift_34</twDest><twTotPathDel>3.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_pa/sig_reset_1</twSrc><twDest BELType='FF'>tmg_ctrl_ins/tdcrst_shift_34</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X84Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa/sig_reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp><twBEL>b2tt_ins/map_decode/map_pa_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>b2tt_ins/sig_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_runreset</twComp><twBEL>b2tt_ins/map_decode_runreset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>b2tt_runreset</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>tmg_ctrl_ins/tdcrst_shift&lt;35&gt;</twComp><twBEL>tmg_ctrl_ins/tdcrst_shift_34</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X85Y87.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="160"><twSlack>0.422</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y87.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y87.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X87Y88.CX), 1 path
</twPathRptBanner><twRacePath anchorID="161"><twSlack>0.459</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X85Y87.BX), 1 path
</twPathRptBanner><twRacePath anchorID="162"><twSlack>0.516</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X84Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="163" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.687</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X103Y90.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>2.243</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twTotPathDel>1.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y87.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.169</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.518</twLogDel><twRouteDel>1.169</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X103Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>2.289</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>1.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>1.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X103Y90.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.306</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>1.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>1.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP
        &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X92Y88.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="170"><twSlack>0.619</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X89Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.373</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X92Y88.AX), 1 path
</twPathRptBanner><twRacePath anchorID="171"><twSlack>0.623</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X89Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X95Y90.BX), 1 path
</twPathRptBanner><twRacePath anchorID="172"><twSlack>0.701</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X88Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="173" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="174"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="175" type="MINPERIOD" name="Tbcper_I" slack="6.131" period="7.861" constraintValue="7.861" deviceLimit="1.730" freqLimit="578.035" physResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" logResource="b2tt_ins/gen_useextclk0.map_clk/map_invg/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tockper" slack="6.458" period="7.861" constraintValue="7.861" deviceLimit="1.403" freqLimit="712.758" physResource="b2tt_ins/map_encode/map_od/sig_oq/CLK1" logResource="b2tt_ins/map_encode/map_od/map_od/CK1" locationPin="OLOGIC_X18Y3.CLK1" clockNet="b2tt_ins/clk_inv"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tickper" slack="7.047" period="7.861" constraintValue="7.861" deviceLimit="0.814" freqLimit="1228.501" physResource="b2tt_ins/map_decode/map_is/sig_raw2&lt;1&gt;/CLK1" logResource="b2tt_ins/map_decode/map_is/map_id/CLK1" locationPin="ILOGIC_X19Y3.CLK1" clockNet="b2tt_ins/clk_inv"/></twPinLimitRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twConstName><twItemCnt>97266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13707</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.993</twMinPer></twConstHead><twPathRptBanner iPaths="355" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3 (SLICE_X86Y47.SR), 355 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.868</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twTotPathDel>6.899</twTotPathDel><twClkSkew dest = "0.247" src = "0.252">0.005</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>4.567</twRouteDel><twTotDel>6.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twTotPathDel>6.894</twTotPathDel><twClkSkew dest = "0.247" src = "0.252">0.005</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twBEL></twPathDel><twLogDel>2.402</twLogDel><twRouteDel>4.492</twRouteDel><twTotDel>6.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.913</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twTotPathDel>6.854</twTotPathDel><twClkSkew dest = "0.247" src = "0.252">0.005</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>4.522</twRouteDel><twTotDel>6.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="355" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1 (SLICE_X85Y47.SR), 355 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.890</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twTotPathDel>6.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>6.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.895</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twTotPathDel>6.877</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twBEL></twPathDel><twLogDel>2.404</twLogDel><twRouteDel>4.473</twRouteDel><twTotDel>6.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twTotPathDel>6.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>4.503</twRouteDel><twTotDel>6.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="355" iCriticalPaths="0" sType="EndPoint">Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0 (SLICE_X84Y47.SR), 355 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.894</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twTotPathDel>6.878</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_4</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.548</twRouteDel><twTotDel>6.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.899</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_3</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twBEL></twPathDel><twLogDel>2.400</twLogDel><twRouteDel>4.473</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.939</twSlack><twSrc BELType="FF">b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType="FF">b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twTotPathDel>6.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.861</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.163" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.089</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>b2tt_ins/map_decode/map_2b/buf_bit10_5</twSrc><twDest BELType='FF'>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X85Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_2b/buf_bit10_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>b2tt_ins/map_decode/bit10&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>b2tt_ins/map_decode/map_10/map_de/Mmux_dout313</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;6&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/map_de/Mmux_dout331</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>b2tt_ins/map_decode/map_10/sig_8b&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_10/buf_8b&lt;7&gt;</twComp><twBEL>b2tt_ins/map_decode/map_10/octet&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>b2tt_ins/map_decode/octet&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n035521</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03552</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03551</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n03553</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1</twComp><twBEL>b2tt_ins/map_decode/map_oc/_n03553</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/_n0355</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4</twComp><twBEL>b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.503</twRouteDel><twTotDel>6.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X95Y151.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.065" src = "0.061">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X97Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y151.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y151.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_6 (SLICE_X100Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="FF">PROD_GEN.daq_gen_ins/tx_d_6</twSrc><twDest BELType="FF">conc_intfc_ins/Mshreg_daq_data_q_0_6</twDest><twTotPathDel>0.351</twTotPathDel><twClkSkew dest = "0.036" src = "0.032">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PROD_GEN.daq_gen_ins/tx_d_6</twSrc><twDest BELType='FF'>conc_intfc_ins/Mshreg_daq_data_q_0_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X101Y73.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>daq_data&lt;14&gt;</twComp><twBEL>PROD_GEN.daq_gen_ins/tx_d_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>daq_data&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X100Y74.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>conc_intfc_ins/daq_data_q_0&lt;2&gt;</twComp><twBEL>conc_intfc_ins/Mshreg_daq_data_q_0_6</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X3Y38.DIPADIP1), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">conc_intfc_ins/daq_fifo_di_17</twSrc><twDest BELType="RAM">conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.374</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/daq_fifo_di_17</twSrc><twDest BELType='RAM'>conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twSrcClk><twPathDel><twSite>SLICE_X85Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>conc_intfc_ins/daq_fifo_di&lt;17&gt;</twComp><twBEL>conc_intfc_ins/daq_fifo_di_17</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y38.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>conc_intfc_ins/daq_fifo_di&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y38.CLKAWRCLK</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.861">sys_clk_ib</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="204" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="205" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="1.611" period="7.861" constraintValue="7.861" deviceLimit="6.250" freqLimit="160.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="sys_clk_ib"/><twPinLimit anchorID="206" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.736" period="7.861" constraintValue="7.861" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK00" clockNet="sys_clk_ib"/></twPinLimitRpt></twConst><twConst anchorID="207" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twConstName><twItemCnt>4820</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3543</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.916</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (SLICE_X70Y81.DX), 43 paths
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.572</twTotPathDel><twClkSkew dest = "0.245" src = "0.251">0.006</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X82Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;5&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y85.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1&lt;0&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y86.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;0&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>3.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.554</twTotPathDel><twClkSkew dest = "0.245" src = "0.252">0.007</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X81Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X81Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1&lt;4&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1&lt;0&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>3.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twSrc><twDest BELType="FF">conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twTotPathDel>3.526</twTotPathDel><twClkSkew dest = "0.245" src = "0.252">0.007</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twSrc><twDest BELType='FF'>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X80Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X80Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;2&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1&lt;0&gt;1</twBEL><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>conc_intfc_ins/trg_fifo_full</twComp><twBEL>conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>2.095</twRouteDel><twTotDel>3.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X94Y48.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">conc_intfc_ins/tmodr_ins/src_re_q0_10</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>3.521</twTotPathDel><twClkSkew dest = "0.243" src = "0.254">0.011</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tmodr_ins/src_re_q0_10</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X75Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tmodr_ins/src_re_q0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>conc_intfc_ins/tdc_rden&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;10&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>3.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.105</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>2.735</twTotPathDel><twClkSkew dest = "0.243" src = "0.253">0.010</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X93Y52.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;10&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>1.630</twRouteDel><twTotDel>2.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.344</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twTotPathDel>2.496</twTotPathDel><twClkSkew dest = "0.243" src = "0.253">0.010</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X90Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/_n0069</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;10&gt;&lt;12&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>1.364</twRouteDel><twTotDel>2.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8 (SLICE_X70Y56.CIN), 17 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twTotPathDel>3.309</twTotPathDel><twClkSkew dest = "0.600" src = "0.816">0.216</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X58Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y54.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor&lt;8&gt;</twBEL><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>3.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.956</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twTotPathDel>2.678</twTotPathDel><twClkSkew dest = "0.600" src = "0.816">0.216</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X58Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y55.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_lut&lt;4&gt;</twBEL><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor&lt;8&gt;</twBEL><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>1.629</twRouteDel><twTotDel>2.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.131</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "0.600" src = "0.816">0.216</twClkSkew><twDelConst>3.930</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twSrc><twDest BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X58Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_clr_dlyln&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y54.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;3&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_lut&lt;2&gt;</twBEL><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;7&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter&lt;8&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor&lt;8&gt;</twBEL><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8</twBEL></twPathDel><twLogDel>1.025</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.930">sys_clk2x_ib</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP (SLICE_X68Y79.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType="RAM">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.080" src = "0.075">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType='RAM'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;7&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>-30.7</twPctLog><twPctRoute>130.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP (SLICE_X68Y79.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType="RAM">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.080" src = "0.075">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType='RAM'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;7&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>-30.7</twPctLog><twPctRoute>130.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP (SLICE_X68Y79.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType="RAM">conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.080" src = "0.075">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twSrc><twDest BELType='RAM'>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twSrcClk><twPathDel><twSite>SLICE_X71Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;1&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>conc_intfc_ins/tdc_ins/tdc_dout_q0&lt;7&gt;&lt;0&gt;</twComp><twBEL>conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_clk2x_ib</twDestClk><twPctLog>-30.7</twPctLog><twPctRoute>130.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="232"><twPinLimitBanner>Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="233" type="MINPERIOD" name="Tdspper_BREG_MREG" slack="0.014" period="3.930" constraintValue="3.930" deviceLimit="3.916" freqLimit="255.363" physResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" logResource="conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK" locationPin="DSP48_X1Y19.CLK" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="sys_clk2x_ib"/><twPinLimit anchorID="235" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.805" period="3.930" constraintValue="3.930" deviceLimit="3.125" freqLimit="320.000" physResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="sys_clk2x_ib"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="236"><twConstRollup name="TS_TTD_CLK" fullName="TS_TTD_CLK = PERIOD TIMEGRP &quot;TTD_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="3.334" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="134600"/><twConstRollup name="TS_TDC_2X" fullName="TS_TDC_2X = MAXDELAY FROM TIMEGRP &quot;TDC_2X_GRP&quot; TO TIMEGRP &quot;TDC_2X_GRP&quot;         TS_TTD_CLK * 2;" type="child" depth="1" requirement="15.722" prefType="maxdelay" actual="9.009" actualRollup="N/A" errors="0" errorRollup="0" items="32514" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b&quot; TS_TTD_CLK PHASE 3.9305         ns HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_rawclk" fullName="TS_b2tt_ins_rawclk = PERIOD TIMEGRP &quot;b2tt_ins_rawclk&quot; TS_TTD_CLK HIGH 50%;" type="child" depth="1" requirement="7.861" prefType="period" actual="6.993" actualRollup="N/A" errors="0" errorRollup="0" items="97266" itemsRollup="0"/><twConstRollup name="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" fullName="TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP         &quot;b2tt_ins_gen_useextclk0_map_clk_sig_xcm254&quot; TS_TTD_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="N/A" errors="0" errorRollup="0" items="4820" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="11" anchorID="237"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.861 ns HIGH 50%;" type="origin" depth="0" requirement="7.861" prefType="period" actual="6.250" actualRollup="7.832" errors="0" errorRollup="0" items="0" itemsRollup="65"/><twConstRollup name="TS_SYS_CLK2X" fullName="TS_SYS_CLK2X = PERIOD TIMEGRP &quot;SYS_CLK2X&quot; TS_SYS_CLK / 2 HIGH 50%;" type="child" depth="1" requirement="3.930" prefType="period" actual="3.916" actualRollup="3.667" errors="0" errorRollup="0" items="0" itemsRollup="65"/><twConstRollup name="TS_CCD_TDC2SYS" fullName="TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP &quot;SYS_CLK_GRP&quot; TO TIMEGRP         &quot;SYS_CLK2X_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="3.667" actualRollup="N/A" errors="0" errorRollup="0" items="55" itemsRollup="0"/><twConstRollup name="TS_CCD_SYS2TDC" fullName="TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP &quot;SYS_CLK2X_GRP&quot; TO TIMEGRP         &quot;SYS_CLK_GRP&quot; TS_SYS_CLK2X DATAPATHONLY;" type="child" depth="2" requirement="3.930" prefType="maxdelay" actual="1.687" actualRollup="N/A" errors="0" errorRollup="0" items="10" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="238">0</twUnmetConstCnt><twDataSheet anchorID="239" twNameLen="15"><twClk2SUList anchorID="240" twDestWidth="7"><twDest>ttdclkn</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.009</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.009</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="241" twDestWidth="7"><twDest>ttdclkp</twDest><twClk2SU><twSrc>ttdclkn</twSrc><twRiseRise>9.009</twRiseRise></twClk2SU><twClk2SU><twSrc>ttdclkp</twSrc><twRiseRise>9.009</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="242"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>137995</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19190</twConnCnt></twConstCov><twStats anchorID="243"><twMinPer>1791.666</twMinPer><twFootnote number="1" /><twMaxFreq>0.558</twMaxFreq><twMaxFromToDel>9.009</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 31 14:26:36 2014 </twTimestamp></twFoot><twClientInfo anchorID="244"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 487 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
