set ::env(PROJECT_NAME) design16
set ::env(DESIGN_TOP) design16_15_32_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design16
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design16/design16_15_32.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
