$date
	Mon Dec 15 10:45:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicgates_df_tb $end
$var wire 1 ! xor_y $end
$var wire 1 " xnor_y $end
$var wire 1 # or_y $end
$var wire 1 $ not_y $end
$var wire 1 % nor_y $end
$var wire 1 & nand_y $end
$var wire 1 ' and_y $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module dut $end
$var wire 1 ( a $end
$var wire 1 ' and_y $end
$var wire 1 ) b $end
$var wire 1 & nand_y $end
$var wire 1 % nor_y $end
$var wire 1 $ not_y $end
$var wire 1 # or_y $end
$var wire 1 " xnor_y $end
$var wire 1 ! xor_y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
0%
0"
1#
1!
1)
#20
0$
0)
1(
#30
0&
1"
1'
0!
1)
#40
x&
x%
x"
x'
x#
x$
x!
z)
x(
#50
