

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:28:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   23|  67631|   23|  67631|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_305  |updateBuffer  |    6|  231|    6|  231|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                                   |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |             Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row                       |   22|  67630| 22 ~ 6763 |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Outer_Loop    |    4|    220|   4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Initialize_Buffer_Inner_Loop  |    2|     20|          2|          -|          -| 1 ~ 10 |    no    |
        | + Output_Col                      |   15|   6540|  15 ~ 654 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop                |    6|    420|   6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Cal_Inner_Loop              |    4|     40|          4|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    894|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     305|    460|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    269|
|Register         |        -|      -|     993|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1362|   1636|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_updateBuffer_fu_305  |updateBuffer  |        0|      1|  305|  460|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      1|  305|  460|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |conv2D_mul_mul_8ncud_U10  |conv2D_mul_mul_8ncud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |buffer_U  |conv2D_buffer  |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |Total     |               |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_32_i_fu_563_p2         |     *    |      3|  0|  20|          32|          32|
    |i_buffer_fu_405_p2         |     +    |      0|  0|  39|          32|          32|
    |ik_col_2_fu_532_p2         |     +    |      0|  0|  38|          31|           1|
    |ik_col_fu_433_p2           |     +    |      0|  0|  38|          31|           1|
    |ik_row_2_fu_503_p2         |     +    |      0|  0|  38|           1|          31|
    |ik_row_fu_399_p2           |     +    |      0|  0|  38|          31|           1|
    |index_col_out_1_fu_473_p2  |     +    |      0|  0|  38|          31|           1|
    |index_row_out_fu_384_p2    |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_483_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul4_fu_369_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_489_p2         |     +    |      0|  0|  39|          32|          32|
    |sum_1_fu_567_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_331_p2           |     +    |      0|  0|  32|           1|          32|
    |tmp_19_i_fu_453_p2         |     +    |      0|  0|  39|           1|          32|
    |tmp_24_fu_572_p1           |     +    |      0|  0|  21|          15|          15|
    |tmp_26_fu_443_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_28_fu_513_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_29_fu_553_p2           |     +    |      0|  0|  13|          11|          11|
    |tmp_29_i_fu_538_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_319_p2              |     +    |      0|  0|  32|           1|          32|
    |tmp_17_fu_337_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_325_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_17_i_fu_428_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_379_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_21_fu_468_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_28_i_fu_527_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i6_fu_498_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_4_fu_394_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_343_p2            |   icmp   |      0|  0|  18|          32|           1|
    |smax_i_fu_353_p3           |  select  |      0|  0|  31|           1|          31|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 894|         648|         742|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |buffer_address0               |  21|          4|    5|         20|
    |buffer_ce0                    |  15|          3|    1|          3|
    |buffer_d0                     |  15|          3|   32|         96|
    |buffer_we0                    |  15|          3|    1|          3|
    |i_buffer_1_i_reg_201          |   9|          2|   32|         64|
    |i_buffer_i_reg_178            |   9|          2|   32|         64|
    |ik_col_i8_reg_294             |   9|          2|   31|         62|
    |ik_col_i_reg_212              |   9|          2|   31|         62|
    |ik_row_i5_reg_248             |   9|          2|   31|         62|
    |ik_row_i_reg_190              |   9|          2|   31|         62|
    |in_data_address0              |  15|          3|   14|         42|
    |in_data_ce0                   |  15|          3|    1|          3|
    |index_col_out_reg_223         |   9|          2|   31|         62|
    |index_row_out_assign_reg_155  |   9|          2|   31|         62|
    |phi_mul1_reg_271              |   9|          2|   38|         76|
    |phi_mul3_reg_167              |   9|          2|   38|         76|
    |phi_mul_reg_259               |   9|          2|   32|         64|
    |sum_1_i_reg_282               |   9|          2|   32|         64|
    |sum_reg_235                   |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 269|         58|  477|       1024|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  12|   0|   12|          0|
    |buffer_load_reg_716                   |  32|   0|   32|          0|
    |grp_updateBuffer_fu_305_ap_start_reg  |   1|   0|    1|          0|
    |i_buffer_1_i_reg_201                  |  32|   0|   32|          0|
    |i_buffer_i_reg_178                    |  32|   0|   32|          0|
    |i_buffer_reg_639                      |  32|   0|   32|          0|
    |ik_col_2_reg_701                      |  31|   0|   31|          0|
    |ik_col_i8_reg_294                     |  31|   0|   31|          0|
    |ik_col_i_reg_212                      |  31|   0|   31|          0|
    |ik_col_reg_652                        |  31|   0|   31|          0|
    |ik_row_2_reg_693                      |  31|   0|   31|          0|
    |ik_row_i5_reg_248                     |  31|   0|   31|          0|
    |ik_row_i_reg_190                      |  31|   0|   31|          0|
    |ik_row_reg_634                        |  31|   0|   31|          0|
    |index_col_out_1_reg_670               |  31|   0|   31|          0|
    |index_col_out_reg_223                 |  31|   0|   31|          0|
    |index_row_out_assign_reg_155          |  31|   0|   31|          0|
    |index_row_out_reg_626                 |  31|   0|   31|          0|
    |kernel_load_reg_721                   |  32|   0|   32|          0|
    |next_mul2_reg_680                     |  38|   0|   38|          0|
    |next_mul4_reg_618                     |  38|   0|   38|          0|
    |next_mul_reg_685                      |  32|   0|   32|          0|
    |phi_mul1_reg_271                      |  38|   0|   38|          0|
    |phi_mul3_reg_167                      |  38|   0|   38|          0|
    |phi_mul_reg_259                       |  32|   0|   32|          0|
    |smax_i_cast_reg_608                   |  31|   0|   32|          1|
    |sum_1_i_reg_282                       |  32|   0|   32|          0|
    |sum_reg_235                           |  32|   0|   32|          0|
    |tmp_17_reg_603                        |  32|   0|   32|          0|
    |tmp_23_reg_613                        |  15|   0|   15|          0|
    |tmp_24_reg_644                        |  15|   0|   15|          0|
    |tmp_32_i_reg_726                      |  32|   0|   32|          0|
    |tmp_32_reg_675                        |  11|   0|   11|          0|
    |tmp_s_reg_598                         |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 993|   0|  994|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      conv2D     | return value |
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|out_data_address0  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_we0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d0        | out |   32|  ap_memory |     out_data    |     array    |
|row_in             |  in |   32|   ap_none  |      row_in     |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
|kernel_address0    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

