

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_ssc.h</div>  </div>
</div>
<div class="contents">
<a href="at91__ssc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * Copyright (C) 2006-2007 by egnite Software GmbH. All rights reserved.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00044"></a>00044 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00045"></a>00045 <span class="comment"> * are met:</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00049"></a>00049 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00050"></a>00050 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00051"></a>00051 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00052"></a>00052 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00053"></a>00053 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00054"></a>00054 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00057"></a>00057 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00058"></a>00058 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00059"></a>00059 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00060"></a>00060 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00061"></a>00061 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00062"></a>00062 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00063"></a>00063 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00064"></a>00064 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00065"></a>00065 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00066"></a>00066 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00067"></a>00067 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00070"></a>00070 <span class="comment"> */</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="preprocessor">#ifndef AT91_SSC_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define AT91_SSC_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#include &lt;<a class="code" href="at91sam7_8h.html">io/at91sam7.h</a>&gt;</span>
<a name="l00076"></a>00076 
<a name="l00080"></a>00080 <span class="comment">/*\{*/</span>
<a name="l00081"></a><a class="code" href="at91__ssc_8h.html#a6aacf35e5d6f3efab170f10a5d531a7e">00081</a> <span class="preprocessor">#define SSC_CR_OFF                  0x00000000  ///&lt; Control register offset.</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a><a class="code" href="at91__ssc_8h.html#a0aaa14e1ef1ae878da79db18a78d3b8d">00083</a> <span class="preprocessor">#define SSC_RXEN                     0  ///&lt; Receive enable.</span>
<a name="l00084"></a><a class="code" href="at91__ssc_8h.html#a570d1e6135bb8d91e04391bc574b4b5b">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXDIS                    1  ///&lt; Receive disable.</span>
<a name="l00085"></a><a class="code" href="at91__ssc_8h.html#a52971a900b884e14ec1b05b9db293a9e">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXEN                     8  ///&lt; Transmit enable.</span>
<a name="l00086"></a><a class="code" href="at91__ssc_8h.html#a9a8d978d3ed119f0ccd8961a1b6266dd">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXDIS                    9  ///&lt; Transmit disable.</span>
<a name="l00087"></a><a class="code" href="at91__ssc_8h.html#aa73f76a4cffadbedc4a637a34aa14b26">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_SWRST                   15  ///&lt; Software reset.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00089"></a>00089 
<a name="l00093"></a>00093 <span class="comment">/*\{*/</span>
<a name="l00094"></a><a class="code" href="at91__ssc_8h.html#a8215bb4aad3c82618e879b2266ae9f8f">00094</a> <span class="preprocessor">#define SSC_CMR_OFF                 0x00000004  ///&lt; Clock mode register offset.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a><a class="code" href="at91__ssc_8h.html#acbba0dd0eb079a5a6bde1c225d38dfd8">00096</a> <span class="preprocessor">#define SSC_DIV_MASK                0x00000FFF  ///&lt; Clock divider.</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00098"></a>00098 
<a name="l00102"></a>00102 <span class="comment">/*\{*/</span>
<a name="l00103"></a><a class="code" href="at91__ssc_8h.html#a79860da6d4db8ce3108a11b52e618b51">00103</a> <span class="preprocessor">#define SSC_RCMR_OFF                0x00000010  ///&lt; Receive clock mode register offset.</span>
<a name="l00104"></a><a class="code" href="at91__ssc_8h.html#a58d93a433657d26c133adf3397f50a2c">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_OFF                0x00000018  ///&lt; Transmit clock mode register offset.</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a><a class="code" href="at91__ssc_8h.html#a0a2a3b9b00f8669f048b997dd70e5bc3">00106</a> <span class="preprocessor">#define SSC_CKS_MASK                0x00000003  ///&lt; Receive clock selection.</span>
<a name="l00107"></a><a class="code" href="at91__ssc_8h.html#a5e4731a2181099d48e440e5289eac33b">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_DIV                 0x00000000  ///&lt; Divided clock.</span>
<a name="l00108"></a><a class="code" href="at91__ssc_8h.html#adc110505897fbd3e9936888cb737fcd2">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_CLK                 0x00000001  ///&lt; RK/TK clock signal.</span>
<a name="l00109"></a><a class="code" href="at91__ssc_8h.html#a29173072383f4b056671fff7179c4000">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_PIN                 0x00000002  ///&lt; TK/RK pin.</span>
<a name="l00110"></a><a class="code" href="at91__ssc_8h.html#ac6d7fc44023539d9204bccf1e14512cd">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_MASK                0x0000001C  ///&lt; Receive clock output mode selection.</span>
<a name="l00111"></a><a class="code" href="at91__ssc_8h.html#afc0f2c099a9fcf9fa4123ee68388c6c5">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_NONE                0x00000000  ///&lt; None.</span>
<a name="l00112"></a><a class="code" href="at91__ssc_8h.html#aed78a72d80324bbf3284b858e0955ba3">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_CONT                0x00000004  ///&lt; Continous receive clock.</span>
<a name="l00113"></a><a class="code" href="at91__ssc_8h.html#af3da4d734311e451325d232895ff5bd6">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_TRAN                0x00000008  ///&lt; Receive clock only during data transfers.</span>
<a name="l00114"></a><a class="code" href="at91__ssc_8h.html#af5aaf1688e3bf2708ff1f4a66e32b06e">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKI                              5  ///&lt; Receive clock inversion.</span>
<a name="l00115"></a><a class="code" href="at91__ssc_8h.html#a5e913cf2e4f30074e4678aaef9811136">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_MASK                0x000000C0  ///&lt; Receive clock gating selection.</span>
<a name="l00116"></a><a class="code" href="at91__ssc_8h.html#a75a7d42e7e9cf9f932ec86f428d21723">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_NONE                0x00000000  ///&lt; None, continous clock.</span>
<a name="l00117"></a><a class="code" href="at91__ssc_8h.html#ac17628b5a9e29b5c759785e4fbd51e2b">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_FL                  0x00000040  ///&lt; Continous receive clock.</span>
<a name="l00118"></a><a class="code" href="at91__ssc_8h.html#a1665d78746fa6105e6430c513153c5db">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_FH                  0x00000080  ///&lt; Receive clock only during data transfers.</span>
<a name="l00119"></a><a class="code" href="at91__ssc_8h.html#a134b6cfd410dfa1e5f41953399f3dc7c">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_MASK              0x00000F00  ///&lt; Receive start selection.</span>
<a name="l00120"></a><a class="code" href="at91__ssc_8h.html#ad01c9d1ec238621a04f962ddd622ced5">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_CONT              0x00000000  ///&lt; Receive start as soon as enabled.</span>
<a name="l00121"></a><a class="code" href="at91__ssc_8h.html#acbda0bd9f70d932b74c4b528fc96f113">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_TX                0x00000100  ///&lt; Receive start on transmit start.</span>
<a name="l00122"></a><a class="code" href="at91__ssc_8h.html#a8440d4bf2af08521a86fc6a6d842ca02">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_RX                0x00000100  ///&lt; Receive start on receive start.</span>
<a name="l00123"></a><a class="code" href="at91__ssc_8h.html#a153a1e8ce1344b2bd2c2fbf9e980af22">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_LOW_F             0x00000200  ///&lt; Receive start on low level RF.</span>
<a name="l00124"></a><a class="code" href="at91__ssc_8h.html#ab3aa6b325d1b518260f7542ae3844261">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_HIGH_F            0x00000300  ///&lt; Receive start on high level RF.</span>
<a name="l00125"></a><a class="code" href="at91__ssc_8h.html#a7dca4e9790c2a1caeb5029aa5e1ced23">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_FALL_F            0x00000400  ///&lt; Receive start on falling edge RF.</span>
<a name="l00126"></a><a class="code" href="at91__ssc_8h.html#aede91ff2160b69e2064c64f481db9f20">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_RISE_F            0x00000500  ///&lt; Receive start on rising edge RF.</span>
<a name="l00127"></a><a class="code" href="at91__ssc_8h.html#a50781df546b8b08b3c93193c754febf7">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_LEVEL_F           0x00000600  ///&lt; Receive start on any RF level change.</span>
<a name="l00128"></a><a class="code" href="at91__ssc_8h.html#a8680d2b69fa69ff50c696b6e33ed3b2a">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_EDGE_F            0x00000700  ///&lt; Receive start on any RF edge.</span>
<a name="l00129"></a><a class="code" href="at91__ssc_8h.html#a5187494b1c4c3c71d7f44c1b6b39226e">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_COMP0             0x00000800  ///&lt; Receive on compare 0.</span>
<a name="l00130"></a><a class="code" href="at91__ssc_8h.html#a668efa00200c6abe449132f40d05cc0c">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STOP                            12  ///&lt; Receive stop selection.</span>
<a name="l00131"></a><a class="code" href="at91__ssc_8h.html#aaf5d13be1ab89360f9445ed4de0bf454">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STTDLY_MASK             0x00FF0000  ///&lt; Receive start delay.</span>
<a name="l00132"></a><a class="code" href="at91__ssc_8h.html#a51f537b508de6b14688680bc22a2f358">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STTDLY_SHIFT                    16  ///&lt; Least significant bit of receive start delay.</span>
<a name="l00133"></a><a class="code" href="at91__ssc_8h.html#a4a234b4931ca92be23ba10239bb048d9">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PERIOD_MASK             0xFF000000  ///&lt; Receive period divider selection.</span>
<a name="l00134"></a><a class="code" href="at91__ssc_8h.html#a522ffed79e504e012a27d28dee99385d">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PERIOD_SHIFT                    24  ///&lt; Least significant bit of receive period divider selection.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00136"></a>00136 
<a name="l00140"></a>00140 <span class="comment">/*\{*/</span>
<a name="l00141"></a><a class="code" href="at91__ssc_8h.html#a19ee82176a13c868184f8b413d4a6497">00141</a> <span class="preprocessor">#define SSC_RFMR_OFF                0x00000014  ///&lt; Receive frame mode register offset.</span>
<a name="l00142"></a><a class="code" href="at91__ssc_8h.html#ae68c712617521aee7562c189ab091f98">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_OFF                0x0000001C  ///&lt; Transmit frame mode register offset.</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="at91__ssc_8h.html#a5b5f1e9cefda12f716d54ef681e156d3">00144</a> <span class="preprocessor">#define SSC_DATLEN_MASK             0x0000001F  ///&lt; Data length.</span>
<a name="l00145"></a><a class="code" href="at91__ssc_8h.html#abb4e9af44b414c8d166961056e042631">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_LOOP                             5  ///&lt; Receiver loop mode.</span>
<a name="l00146"></a><a class="code" href="at91__ssc_8h.html#a6ca7d91cb2fffd52c376e401e3c77a34">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATDEF                           5  ///&lt; Transmit default value.</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="at91__ssc_8h.html#a4b1513ef77f139e9ca9550c1180e54e5">00148</a> <span class="preprocessor">#define SSC_MSBF                             7  ///&lt; Most significant bit first.</span>
<a name="l00149"></a><a class="code" href="at91__ssc_8h.html#a4497c31111b27b7adaa0eecd7c34d363">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATNB_MASK              0x00000F00  ///&lt; Data number per frame.</span>
<a name="l00150"></a><a class="code" href="at91__ssc_8h.html#a0b5582fadf2f8bd0fef2c34a907e66b9">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATNB_SHIFT                      8  ///&lt; Least significant bit of data number per frame.</span>
<a name="l00151"></a><a class="code" href="at91__ssc_8h.html#a49db56e3bffaa70cb90085de88741a60">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSLEN_MASK              0x000F0000  ///&lt; Receive frame sync. length.</span>
<a name="l00152"></a><a class="code" href="at91__ssc_8h.html#a9a3145e266be1f9084b8fa5b6c5a8635">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSLEN_SHIFT                     16  ///&lt; Least significant bit of receive frame sync. length.</span>
<a name="l00153"></a><a class="code" href="at91__ssc_8h.html#a3e269aa6a51e4c7f4c823318c8925a61">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS                    0x00700000  ///&lt; Receive frame sync. output selection.</span>
<a name="l00154"></a><a class="code" href="at91__ssc_8h.html#a5e6c04499b3306980c78baefb04fc3c8">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_NONE               0x00000000  ///&lt; No frame sync. Line set to input.</span>
<a name="l00155"></a><a class="code" href="at91__ssc_8h.html#a9b3f2bc75d759f4779adaa67b6893bbf">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_NEGATIVE           0x00100000  ///&lt; Negative pulse.</span>
<a name="l00156"></a><a class="code" href="at91__ssc_8h.html#a8da7bc47a9d9e5131961ca5034c6ed2c">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_POSITIVE           0x00200000  ///&lt; Positive pulse.</span>
<a name="l00157"></a><a class="code" href="at91__ssc_8h.html#ad9631a52af3051a8953311b5d502baa7">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_LOW                0x00300000  ///&lt; Low during transfer.</span>
<a name="l00158"></a><a class="code" href="at91__ssc_8h.html#a5e4ddbffd672e392c495078e199d3e50">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_HIGH               0x00400000  ///&lt; High during transfer.</span>
<a name="l00159"></a><a class="code" href="at91__ssc_8h.html#a062cb2f6780c9d3c01e2f900ccc03e5f">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_TOGGLE             0x00500000  ///&lt; Toggling at each start.</span>
<a name="l00160"></a><a class="code" href="at91__ssc_8h.html#a9febbc7f8ed4e1886f7e68bff7bf66d6">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSDEN                           23  ///&lt; Frame sync. data enable.</span>
<a name="l00161"></a><a class="code" href="at91__ssc_8h.html#a5f8285f0f3107a59f88b2f649dc30e38">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSEDGE                          24  ///&lt; Frame sync. edge detection.</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00163"></a>00163 
<a name="l00167"></a>00167 <span class="comment">/*\{*/</span>
<a name="l00168"></a><a class="code" href="at91__ssc_8h.html#a9186e64ace4a829ebbe7851a34da15f2">00168</a> <span class="preprocessor">#define SSC_RHR_OFF                 0x00000020  ///&lt; Receive holding register offset.</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00170"></a>00170 
<a name="l00174"></a>00174 <span class="comment">/*\{*/</span>
<a name="l00175"></a><a class="code" href="at91__ssc_8h.html#a8d029edc335fb271cb2d1f518e0d2b69">00175</a> <span class="preprocessor">#define SSC_THR_OFF                 0x00000024  ///&lt; Transmit holding register offset.</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00177"></a>00177 
<a name="l00181"></a>00181 <span class="comment">/*\{*/</span>
<a name="l00182"></a><a class="code" href="at91__ssc_8h.html#a8614e27b24a78ea9c1b42c99b2aaff10">00182</a> <span class="preprocessor">#define SSC_RSHR_OFF                0x00000030  ///&lt; Receive sync. holding register offset.</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00184"></a>00184 
<a name="l00188"></a>00188 <span class="comment">/*\{*/</span>
<a name="l00189"></a><a class="code" href="at91__ssc_8h.html#a8f280bab4f43ddc8dc509338dc418214">00189</a> <span class="preprocessor">#define SSC_TSHR_OFF                0x00000034  ///&lt; Transmit sync. holding register offset.</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00191"></a>00191 
<a name="l00195"></a>00195 <span class="comment">/*\{*/</span>
<a name="l00196"></a><a class="code" href="at91__ssc_8h.html#a905cc8104fc9eae6cca32bd42f4cd55d">00196</a> <span class="preprocessor">#define SSC_RC0R_OFF                0x00000038  ///&lt; Receive compare 0 register offset.</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00198"></a>00198 
<a name="l00202"></a>00202 <span class="comment">/*\{*/</span>
<a name="l00203"></a><a class="code" href="at91__ssc_8h.html#ad7a6967237022f39d46c86210092f479">00203</a> <span class="preprocessor">#define SSC_RC1R_OFF                0x0000003C  ///&lt; Receive compare 1 register offset.</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00205"></a>00205 
<a name="l00209"></a>00209 <span class="comment">/*\{*/</span>
<a name="l00210"></a><a class="code" href="at91__ssc_8h.html#ada71618740c141381f4b3b60f48ba07a">00210</a> <span class="preprocessor">#define SSC_SR_OFF                  0x00000040  ///&lt; Status register offset.</span>
<a name="l00211"></a><a class="code" href="at91__ssc_8h.html#a0a440a9e8eee74ebd00bc5320458bbfa">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IER_OFF                 0x00000044  ///&lt; Interrupt enable register offset.</span>
<a name="l00212"></a><a class="code" href="at91__ssc_8h.html#a6a4d83ecb255ee8736d90c13f03fc4c4">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IDR_OFF                 0x00000048  ///&lt; Interrupt disable register offset.</span>
<a name="l00213"></a><a class="code" href="at91__ssc_8h.html#af33ee3add1d99ad2acf85e442e2831d2">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IMR_OFF                 0x0000004C  ///&lt; Interrupt mask register offset.</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a><a class="code" href="at91__ssc_8h.html#add11b7405f12280b809d371ff26aa562">00215</a> <span class="preprocessor">#define SSC_TXRDY                            0  ///&lt; Transmit ready.</span>
<a name="l00216"></a><a class="code" href="at91__ssc_8h.html#ad53ad83d87bae56877d7b86503f9c709">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXEMPTY                          1  ///&lt; Transmit empty.</span>
<a name="l00217"></a><a class="code" href="at91__ssc_8h.html#a009be0cb90377d74c0ff17bb918396f6">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_ENDTX                            2  ///&lt; End of transmission.</span>
<a name="l00218"></a><a class="code" href="at91__ssc_8h.html#a08cadb85da7ab9081686aa86a4a0d7de">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXBUFE                           3  ///&lt; Transmit buffer empty.</span>
<a name="l00219"></a><a class="code" href="at91__ssc_8h.html#a6b85b99746e616d1e2b0552fbd86f229">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXRDY                            4  ///&lt; Receive ready.</span>
<a name="l00220"></a><a class="code" href="at91__ssc_8h.html#aa8de75989b8d4b2af01ef87b45109f49">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_OVRUN                            5  ///&lt; Receive overrun.</span>
<a name="l00221"></a><a class="code" href="at91__ssc_8h.html#ac2507ee4feca56dea888a2fa08935802">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_ENDRX                            6  ///&lt; End of receiption.</span>
<a name="l00222"></a><a class="code" href="at91__ssc_8h.html#a1f58318d5073aded24db1f74488959ac">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXBUFF                           7  ///&lt; Receive buffer full.</span>
<a name="l00223"></a><a class="code" href="at91__ssc_8h.html#a0fd7b51c4c3ec4d998c41669fa706271">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CP0                              8  ///&lt; Compare 0.</span>
<a name="l00224"></a><a class="code" href="at91__ssc_8h.html#a27f716f7c680a5e2cccff49092a60152">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CP1                              9  ///&lt; Compare 1.</span>
<a name="l00225"></a><a class="code" href="at91__ssc_8h.html#a68ec31d33e0ca50707ae12b1f576e231">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXSYN                           10  ///&lt; Transmit sync.</span>
<a name="l00226"></a><a class="code" href="at91__ssc_8h.html#a79ff5e7db825bec924c7b905ad813419">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXSYN                           11  ///&lt; Receive sync.</span>
<a name="l00227"></a><a class="code" href="at91__ssc_8h.html#a549d2fb3efab6bc07721315aec9eafb3">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXENA                           16  ///&lt; Transmit enable.</span>
<a name="l00228"></a><a class="code" href="at91__ssc_8h.html#ab95bfdfbb1dcf4062e8cad042d759a3b">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXENA                           17  ///&lt; Receive enable.</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="preprocessor">#if defined(SSC_BASE)</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_CR      (*((reg32_t *)(SSC_BASE + SSC_CR_OFF)))     ///&lt; Control register address.</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_CMR     (*((reg32_t *)(SSC_BASE + SSC_CMR_OFF)))    ///&lt; Clock mode register address.</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RCMR    (*((reg32_t *)(SSC_BASE + SSC_RCMR_OFF)))   ///&lt; Receive clock mode register address.</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TCMR    (*((reg32_t *)(SSC_BASE + SSC_TCMR_OFF)))   ///&lt; Transmit clock mode register address.</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RFMR    (*((reg32_t *)(SSC_BASE + SSC_RFMR_OFF)))   ///&lt; Receive frame mode register address.</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TFMR    (*((reg32_t *)(SSC_BASE + SSC_TFMR_OFF)))   ///&lt; Transmit frame mode register address.</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RHR     (*((reg32_t *)(SSC_BASE + SSC_RHR_OFF)))    ///&lt; Receive holding register address.</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_THR     (*((reg32_t *)(SSC_BASE + SSC_THR_OFF)))    ///&lt; Transmit holding register address.</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RSHR    (*((reg32_t *)(SSC_BASE + SSC_RSHR_OFF)))   ///&lt; Receive sync. holding register address.</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TSHR    (*((reg32_t *)(SSC_BASE + SSC_TSHR_OFF)))   ///&lt; Transmit sync. holding register address.</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RC0R    (*((reg32_t *)(SSC_BASE + SSC_RC0R_OFF)))   ///&lt; Receive compare 0 register address.</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RC1R    (*((reg32_t *)(SSC_BASE + SSC_RC1R_OFF)))   ///&lt; Receive compare 1 register address.</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_SR      (*((reg32_t *)(SSC_BASE + SSC_SR_OFF)))     ///&lt; Status register address.</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_IER     (*((reg32_t *)(SSC_BASE + SSC_IER_OFF)))    ///&lt; Interrupt enable register address.</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_IDR     (*((reg32_t *)(SSC_BASE + SSC_IDR_OFF)))    ///&lt; Interrupt disable register address.</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_IMR     (*((reg32_t *)(SSC_BASE + SSC_IMR_OFF)))    ///&lt; Interrupt mask register address.</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">    #if defined(SSC_HAS_PDC)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_RPR    (*((reg32_t *)(SSC_BASE + PERIPH_RPR_OFF)))  ///&lt; PDC receive pointer register address.</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_RCR    (*((reg32_t *)(SSC_BASE + PERIPH_RCR_OFF)))  ///&lt; PDC receive counter register address.</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_TPR    (*((reg32_t *)(SSC_BASE + PERIPH_TPR_OFF)))  ///&lt; PDC transmit pointer register address.</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_TCR    (*((reg32_t *)(SSC_BASE + PERIPH_TCR_OFF)))  ///&lt; PDC transmit counter register address.</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_RNPR   (*((reg32_t *)(SSC_BASE + PERIPH_RNPR_OFF))) ///&lt; PDC receive next pointer register address.</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_RNCR   (*((reg32_t *)(SSC_BASE + PERIPH_RNCR_OFF))) ///&lt; PDC receive next counter register address.</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_TNPR   (*((reg32_t *)(SSC_BASE + PERIPH_TNPR_OFF))) ///&lt; PDC transmit next pointer register address.</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_TNCR   (*((reg32_t *)(SSC_BASE + PERIPH_TNCR_OFF))) ///&lt; PDC transmit next counter register address.</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_PTCR   (*((reg32_t *)(SSC_BASE + PERIPH_PTCR_OFF))) ///&lt; PDC transfer control register address.</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">        #define SSC_PTSR   (*((reg32_t *)(SSC_BASE + PERIPH_PTSR_OFF))) ///&lt; PDC transfer status register address.</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">    #endif </span><span class="comment">/* SSC_HAS_PDC */</span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="preprocessor">#endif </span><span class="comment">/* SSC_BASE */</span>
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 <span class="preprocessor">#endif </span><span class="comment">/* AT91_SSC_H */</span>
</pre></div></div>
</div>


