<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper_RT2/impl/gwsynthesis/cpu_wrapper_RT2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper_RT2/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 16 15:49:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2819</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1571</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>657</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
<tr>
<td>_Clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>_Clk_LUT3_F/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>20.000(MHz)</td>
<td>183.339(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">64.347(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>_Clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">61.899(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>-195.892</td>
<td>118</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>_Clk</td>
<td>Setup</td>
<td>-1265.078</td>
<td>470</td>
</tr>
<tr>
<td>_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.297</td>
<td>Memory.0.3/DO[0]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.101</td>
<td>17.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.897</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.0/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.122</td>
<td>16.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.831</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.31/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.746</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.17/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.670</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.15/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.667</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.1/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.650</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.3/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.599</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.0/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.122</td>
<td>16.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.546</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.19/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.122</td>
<td>16.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.544</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.31/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.486</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.10/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.390</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.15/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.364</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.3/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.331</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.15/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.258</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.28/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.253</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.1/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.247</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.19/AD[4]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.122</td>
<td>16.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.227</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.11/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.270</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.208</td>
<td>Memory.0.15/DO[0]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.103</td>
<td>16.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.173</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.20/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.216</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.166</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.17/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.113</td>
<td>16.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.130</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.10/AD[0]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.103</td>
<td>16.164</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.103</td>
<td>Memory.0.17/DO[0]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.108</td>
<td>15.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.053</td>
<td>Memory.0.15/DO[0]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D/D</td>
<td>_Clk:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.103</td>
<td>15.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.987</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
<td>Memory.0.12/AD[1]</td>
<td>sys_clk_dut:[R]</td>
<td>_Clk:[R]</td>
<td>10.000</td>
<td>-0.122</td>
<td>16.040</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.327</td>
<td>Kbd_In[0]_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.383</td>
</tr>
<tr>
<td>2</td>
<td>0.333</td>
<td>vectOut[0][5]_DFFE_Q_D_DFFCE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.392</td>
</tr>
<tr>
<td>3</td>
<td>0.335</td>
<td>Kbd_In[5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[2][1]_DFFE_Q/Q</td>
<td>Mem_Emu_Wen_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[2][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Ena_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[5][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Din[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[3][0]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[8]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[4][7]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[4][6]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>stimIn[4][3]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>stimIn[3][5]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>stimIn[3][4]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[12]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>stimIn[3][2]_DFFE_Q/Q</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>stimIn[1][4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>Kbd_In[4]_DFFE_Q/Q</td>
<td>Kbd_In[4]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>Kbd_In[2]_DFFE_Q/Q</td>
<td>Kbd_In[2]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>Kbd_In[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>Dsp_Rd0_DFFC_D/Q</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.338</td>
<td>Dsp_Rd0_DFFC_Q/Q</td>
<td>Dsp_Rd0_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>24</td>
<td>0.349</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.392</td>
</tr>
<tr>
<td>25</td>
<td>0.351</td>
<td>Kbd_In[7]_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.399</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>2.207</td>
</tr>
<tr>
<td>2</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>2.207</td>
</tr>
<tr>
<td>3</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>4</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>5</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>6</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>7</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>8</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>2.201</td>
</tr>
<tr>
<td>9</td>
<td>7.386</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.025</td>
<td>2.207</td>
</tr>
<tr>
<td>10</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>2.214</td>
</tr>
<tr>
<td>11</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>2.214</td>
</tr>
<tr>
<td>12</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>2.214</td>
</tr>
<tr>
<td>13</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>2.220</td>
</tr>
<tr>
<td>14</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>2.216</td>
</tr>
<tr>
<td>15</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.218</td>
</tr>
<tr>
<td>16</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.218</td>
</tr>
<tr>
<td>17</td>
<td>7.390</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>2.216</td>
</tr>
<tr>
<td>18</td>
<td>7.392</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>2.250</td>
</tr>
<tr>
<td>19</td>
<td>7.392</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>2.250</td>
</tr>
<tr>
<td>20</td>
<td>7.392</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>2.250</td>
</tr>
<tr>
<td>21</td>
<td>7.392</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>2.250</td>
</tr>
<tr>
<td>22</td>
<td>7.393</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>2.244</td>
</tr>
<tr>
<td>23</td>
<td>7.393</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>-0.017</td>
<td>2.241</td>
</tr>
<tr>
<td>24</td>
<td>7.395</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.022</td>
<td>2.201</td>
</tr>
<tr>
<td>25</td>
<td>7.395</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[5]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>10.000</td>
<td>0.022</td>
<td>2.201</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>Kbd_In[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.931</td>
</tr>
<tr>
<td>2</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.931</td>
</tr>
<tr>
<td>3</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>0.964</td>
</tr>
<tr>
<td>4</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.965</td>
</tr>
<tr>
<td>5</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.965</td>
</tr>
<tr>
<td>6</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.965</td>
</tr>
<tr>
<td>7</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.965</td>
</tr>
<tr>
<td>8</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>0.955</td>
</tr>
<tr>
<td>9</td>
<td>0.951</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>0.955</td>
</tr>
<tr>
<td>10</td>
<td>0.952</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.950</td>
</tr>
<tr>
<td>11</td>
<td>0.952</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.950</td>
</tr>
<tr>
<td>12</td>
<td>0.952</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.945</td>
</tr>
<tr>
<td>13</td>
<td>0.954</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.947</td>
</tr>
<tr>
<td>14</td>
<td>0.954</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.947</td>
</tr>
<tr>
<td>15</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.029</td>
<td>0.965</td>
</tr>
<tr>
<td>16</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.964</td>
</tr>
<tr>
<td>17</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.964</td>
</tr>
<tr>
<td>18</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.029</td>
<td>0.965</td>
</tr>
<tr>
<td>19</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.029</td>
<td>0.965</td>
</tr>
<tr>
<td>20</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.960</td>
</tr>
<tr>
<td>21</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.962</td>
</tr>
<tr>
<td>22</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.960</td>
</tr>
<tr>
<td>23</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>0.960</td>
</tr>
<tr>
<td>24</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>0.967</td>
</tr>
<tr>
<td>25</td>
<td>0.955</td>
<td>reset_DFFE_Q/Q</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>0.967</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>2</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td>3</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.18</td>
</tr>
<tr>
<td>4</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.19</td>
</tr>
<tr>
<td>5</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.25</td>
</tr>
<tr>
<td>6</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.4</td>
</tr>
<tr>
<td>7</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.8</td>
</tr>
<tr>
<td>8</td>
<td>2.813</td>
<td>3.813</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.26</td>
</tr>
<tr>
<td>9</td>
<td>2.818</td>
<td>3.818</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.9</td>
</tr>
<tr>
<td>10</td>
<td>2.818</td>
<td>3.818</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>_Clk</td>
<td>Memory.0.7</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>4.371</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">Memory.0.3/DO[0]</td>
</tr>
<tr>
<td>6.632</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>Memory.0.3_DO_31_LUT3_I1/I1</td>
</tr>
<tr>
<td>7.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1/F</td>
</tr>
<tr>
<td>7.496</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>Memory.0.3_DO_31_LUT3_I1_F_LUT3_I2/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C47[0][B]</td>
<td style=" background: #97FFFF;">Memory.0.3_DO_31_LUT3_I1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>8.528</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>vectOut[3][3]_DFFE_Q_D_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>8.793</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3][3]_DFFE_Q_D_LUT3_I0_1/F</td>
</tr>
<tr>
<td>8.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.930</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>9.102</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>u_cpu.DIMUX[3]_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.188</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.765</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>u_cpu.IRHOLD[3]_LUT4_I0/I3</td>
</tr>
<tr>
<td>12.291</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>13.752</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>14.268</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>15.648</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>16.175</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C47[0][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F/I1</td>
</tr>
<tr>
<td>17.285</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>18.028</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>18.545</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F/F</td>
</tr>
<tr>
<td>19.027</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0/S0</td>
</tr>
<tr>
<td>19.280</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>19.282</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
<tr>
<td>11.985</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.101</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.302, 25.056%; route: 10.609, 61.782%; tC2Q: 2.260, 13.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.958</td>
<td>4.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.478%; route: 13.605, 80.265%; tC2Q: 0.382, 2.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.233</td>
<td>1.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.922</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.005</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.881</td>
<td>4.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">Memory.0.31/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>Memory.0.31/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.31</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 17.942%; route: 13.464, 79.791%; tC2Q: 0.382, 2.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.796</td>
<td>4.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Memory.0.17/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.17/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.17</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.646%; route: 13.444, 80.076%; tC2Q: 0.382, 2.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.711</td>
<td>3.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.736%; route: 13.359, 79.975%; tC2Q: 0.382, 2.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.718</td>
<td>4.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">Memory.0.1/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.1/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.1</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.729%; route: 13.365, 79.982%; tC2Q: 0.382, 2.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.233</td>
<td>1.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.922</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.005</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.691</td>
<td>4.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">Memory.0.3/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 18.146%; route: 13.274, 79.561%; tC2Q: 0.382, 2.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.762</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.682</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.072</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>AB[0]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C53[2][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.659</td>
<td>4.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">Memory.0.0/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.0/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.0</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 23.759%; route: 12.312, 73.943%; tC2Q: 0.382, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.606</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">Memory.0.19/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.19/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.19</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.848%; route: 13.254, 79.848%; tC2Q: 0.382, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.595</td>
<td>3.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">Memory.0.31/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>Memory.0.31/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.31</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>Memory.0.31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.860%; route: 13.243, 79.834%; tC2Q: 0.382, 2.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.528</td>
<td>3.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.10/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.10</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 17.933%; route: 13.175, 79.752%; tC2Q: 0.382, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.762</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.682</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.072</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>AB[0]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C53[2][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.431</td>
<td>3.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 24.089%; route: 12.085, 73.582%; tC2Q: 0.382, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.405</td>
<td>3.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">Memory.0.3/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.3/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.3</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>Memory.0.3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 18.067%; route: 13.052, 79.601%; tC2Q: 0.382, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.233</td>
<td>1.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.922</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.005</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.372</td>
<td>4.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.15/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.15</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 18.500%; route: 12.955, 79.163%; tC2Q: 0.382, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.28</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.233</td>
<td>1.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.922</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.005</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.309</td>
<td>4.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">Memory.0.28/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>Memory.0.28/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.28</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>Memory.0.28</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 18.572%; route: 12.891, 79.081%; tC2Q: 0.382, 2.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.762</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.682</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.072</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>AB[0]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C53[2][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.304</td>
<td>3.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">Memory.0.1/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.1/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.1</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>Memory.0.1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 24.277%; route: 11.957, 73.376%; tC2Q: 0.382, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.233</td>
<td>1.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>9.495</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>9.660</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.922</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][A]</td>
<td>AB[4]_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C40[3][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.005</td>
<td>1.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][B]</td>
<td>AB[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>12.521</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C50[0][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT3_F/F</td>
</tr>
<tr>
<td>13.449</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][B]</td>
<td>_Address[4]_LUT3_F/I2</td>
</tr>
<tr>
<td>13.946</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C52[3][B]</td>
<td style=" background: #97FFFF;">_Address[4]_LUT3_F/F</td>
</tr>
<tr>
<td>18.307</td>
<td>4.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">Memory.0.19/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.19/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.19</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>Memory.0.19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.028, 18.574%; route: 12.890, 79.080%; tC2Q: 0.382, 2.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.278</td>
<td>3.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">Memory.0.11/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>Memory.0.11/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.11</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>Memory.0.11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 18.208%; route: 12.925, 79.441%; tC2Q: 0.382, 2.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>4.371</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.15/DO[0]</td>
</tr>
<tr>
<td>7.128</td>
<td>2.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>Memory.0.7_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>7.418</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.7_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td>Memory.0.7_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">Memory.0.7_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.685</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.937</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.076</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>u_cpu.DIMUX[7]_LUT4_F/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT4_F/F</td>
</tr>
<tr>
<td>12.646</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_cpu.IRHOLD[7]_LUT4_I0/I3</td>
</tr>
<tr>
<td>13.162</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[7]_LUT4_I0/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_cpu.IRHOLD[7]_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.298</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[7]_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.346</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.862</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C48[2][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>15.210</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>15.462</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.325</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>16.577</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.252</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>17.505</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.702</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[3][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0/I2</td>
</tr>
<tr>
<td>17.992</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C50[3][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0/F</td>
</tr>
<tr>
<td>17.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>18.188</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>18.193</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.007</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>11.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td>11.985</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.669, 22.812%; route: 10.154, 63.135%; tC2Q: 2.260, 14.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.224</td>
<td>3.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">Memory.0.20/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>Memory.0.20/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.20</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>Memory.0.20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 18.269%; route: 12.871, 79.373%; tC2Q: 0.382, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.762</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.682</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.072</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>AB[0]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C53[2][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.216</td>
<td>3.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Memory.0.17/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.17/CLK</td>
</tr>
<tr>
<td>12.085</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.17</td>
</tr>
<tr>
<td>12.051</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 24.408%; route: 11.870, 73.232%; tC2Q: 0.382, 2.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.762</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[3][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.284</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>10.156</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>10.682</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.820</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.072</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>AB[0]_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>AB[0]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">AB[0]_LUT4_F/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][B]</td>
<td>_Address[0]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.624</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C53[2][B]</td>
<td style=" background: #97FFFF;">_Address[0]_LUT3_F/F</td>
</tr>
<tr>
<td>18.171</td>
<td>3.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">Memory.0.10/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.10/CLK</td>
</tr>
<tr>
<td>12.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.10</td>
</tr>
<tr>
<td>12.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>Memory.0.10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 24.476%; route: 11.825, 73.158%; tC2Q: 0.382, 2.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.17</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>2.120</td>
<td>2.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>Memory.0.17/CLK</td>
</tr>
<tr>
<td>4.380</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">Memory.0.17/DO[0]</td>
</tr>
<tr>
<td>6.740</td>
<td>2.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td>Memory.0.25_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>7.257</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][B]</td>
<td style=" background: #97FFFF;">Memory.0.25_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>7.259</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>Memory.0.9_DO_31_LUT3_I0_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>7.785</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">Memory.0.9_DO_31_LUT3_I0_F_LUT3_I2/F</td>
</tr>
<tr>
<td>8.477</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>vectOut[3][1]_DFFE_Q_D_LUT3_I0/I0</td>
</tr>
<tr>
<td>8.742</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3][1]_DFFE_Q_D_LUT3_I0/F</td>
</tr>
<tr>
<td>8.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.878</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>8.964</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>9.050</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>u_cpu.DIMUX[1]_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>9.137</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.163</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.415</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.278</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>12.530</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.748</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.000</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>14.102</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>14.203</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">AB[2]_LUT2_F_I1_LUT2_F_I1_LUT4_F_I1_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>15.013</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>15.539</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>15.675</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>15.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>15.848</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>15.934</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>16.287</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_LUT3_F/I0</td>
</tr>
<tr>
<td>16.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C44[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>17.100</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>17.353</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>17.835</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>18.088</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>18.090</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>11.987</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.120, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.550, 28.491%; route: 9.160, 57.358%; tC2Q: 2.260, 14.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>Memory.0.15</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>Memory.0.15/CLK</td>
</tr>
<tr>
<td>4.371</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">Memory.0.15/DO[0]</td>
</tr>
<tr>
<td>7.128</td>
<td>2.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td>Memory.0.7_DO_31_LUT3_I0/I1</td>
</tr>
<tr>
<td>7.418</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C49[3][B]</td>
<td style=" background: #97FFFF;">Memory.0.7_DO_31_LUT3_I0/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td>Memory.0.7_DO_31_LUT3_I0_F_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">Memory.0.7_DO_31_LUT3_I0_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.685</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.937</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.076</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>u_cpu.DIMUX[7]_LUT4_F/I3</td>
</tr>
<tr>
<td>10.537</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT4_F/F</td>
</tr>
<tr>
<td>12.646</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_cpu.IRHOLD[7]_LUT4_I0/I3</td>
</tr>
<tr>
<td>13.162</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[7]_LUT4_I0/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_cpu.IRHOLD[7]_LUT4_I0_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>13.298</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[7]_LUT4_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>14.346</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>14.862</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C48[2][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>15.210</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>15.462</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>16.325</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>16.577</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C49[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT2_I1_F_LUT2_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.252</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>17.505</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C51[0][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.962</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.007</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D</td>
</tr>
<tr>
<td>11.909</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.183, 20.077%; route: 10.409, 65.665%; tC2Q: 2.260, 14.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Memory.0.12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R25C50[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.030</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I2_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.515</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>7.013</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>7.149</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/I0</td>
</tr>
<tr>
<td>7.235</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.829</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.081</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.809</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>11.270</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>12.769</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td>AB[1]_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.059</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C48[3][B]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>AB[1]_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.255</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">AB[1]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.189</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>_Address[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>14.715</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">_Address[1]_LUT3_F/F</td>
</tr>
<tr>
<td>18.048</td>
<td>3.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">Memory.0.12/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>R7C53[1][B]</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.12/CLK</td>
</tr>
<tr>
<td>12.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Memory.0.12</td>
</tr>
<tr>
<td>12.060</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.963, 18.469%; route: 12.695, 79.146%; tC2Q: 0.382, 2.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.130, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>Kbd_In[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.207</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>51.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C49[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_DFFCE_Q/Q</td>
</tr>
<tr>
<td>51.562</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>51.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[1][B]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C54[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[2][A]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][A]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C54[2][A]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>stimIn[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td style=" font-weight:bold;">stimIn[2][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Wen_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>Mem_Emu_Wen_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>Mem_Emu_Wen_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Ena_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[2][B]</td>
<td>stimIn[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C54[2][B]</td>
<td style=" font-weight:bold;">stimIn[2][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C54[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Ena_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[0][A]</td>
<td>Mem_Emu_Ena_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C54[0][A]</td>
<td>Mem_Emu_Ena_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[5][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Din[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[2][A]</td>
<td>stimIn[5][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C53[2][A]</td>
<td style=" font-weight:bold;">stimIn[5][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C53[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Din[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][B]</td>
<td>Mem_Emu_Din[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C53[0][B]</td>
<td>Mem_Emu_Din[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[2][B]</td>
<td>stimIn[3][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C52[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>Mem_Emu_Adr[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>Mem_Emu_Adr[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td>stimIn[4][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C52[2][B]</td>
<td style=" font-weight:bold;">stimIn[4][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>Mem_Emu_Adr[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>Mem_Emu_Adr[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[3][A]</td>
<td>stimIn[4][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C52[3][A]</td>
<td style=" font-weight:bold;">stimIn[4][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][B]</td>
<td>Mem_Emu_Adr[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][B]</td>
<td>Mem_Emu_Adr[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[4][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td>stimIn[4][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C53[1][B]</td>
<td style=" font-weight:bold;">stimIn[4][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C53[2][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[2][A]</td>
<td>Mem_Emu_Adr[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C53[2][A]</td>
<td>Mem_Emu_Adr[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[2][A]</td>
<td>stimIn[3][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C52[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>Mem_Emu_Adr[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td>stimIn[3][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>Mem_Emu_Adr[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>Mem_Emu_Adr[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[1][B]</td>
<td>stimIn[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C53[1][B]</td>
<td style=" font-weight:bold;">stimIn[3][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td style=" font-weight:bold;">Mem_Emu_Adr[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>Mem_Emu_Adr[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.507</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>Kbd_In[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>Kbd_In[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>Kbd_In[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[4]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>Kbd_In[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.213</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>Kbd_In[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>Kbd_In[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Kbd_In[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>Kbd_In[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">Kbd_In[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>Kbd_In[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>Kbd_In[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>Dsp_Rd0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_D/Q</td>
</tr>
<tr>
<td>1.395</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>Dsp_Rd0_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.548</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">Dsp_Rd0_LUT2_I0/F</td>
</tr>
<tr>
<td>1.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_LUT2_I0_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>Dsp_Rd0_LUT2_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Dsp_Rd0_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>Dsp_Rd0_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C36[3][A]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">Dsp_Rd0_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>Dsp_Rd0_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>Dsp_Rd0_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>51.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][A]</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>51.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q_D_DFFCE_Q/Q</td>
</tr>
<tr>
<td>51.570</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>51.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>51.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>51.221</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 63.265%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>Kbd_In[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>Kbd_In[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 63.910%; tC2Q: 0.144, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_cpu.u_ALU8.temp_l[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.839, 83.345%; tC2Q: 0.368, 16.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.839, 83.345%; tC2Q: 0.368, 16.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I1_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>AB[6]_LUT4_F_I2_LUT2_F_I1_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I3_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT4_I1_I2_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>AB[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td>11.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C50[0][B]</td>
<td>AB[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">AB[14]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>AB[14]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>AB[14]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.839, 83.345%; tC2Q: 0.368, 16.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.207</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>u_cpu.DIMUX[7]_LUT4_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 83.404%; tC2Q: 0.368, 16.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.207</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[0][A]</td>
<td style=" font-weight:bold;">_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[0][A]</td>
<td>_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[0][A]</td>
<td>_Din[5]_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 83.404%; tC2Q: 0.368, 16.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.207</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C54[1][A]</td>
<td style=" font-weight:bold;">AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C54[1][A]</td>
<td>AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.597</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C54[1][A]</td>
<td>AB[14]_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 83.404%; tC2Q: 0.368, 16.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.986</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.951</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.603</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.853, 83.446%; tC2Q: 0.368, 16.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.372%; route: 1.303, 65.628%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.209</td>
<td>1.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>11.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>11.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_cpu.DIMUX[2]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.849, 83.418%; tC2Q: 0.368, 16.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.211</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td style=" font-weight:bold;">_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>11.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>_Din[1]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.851, 83.432%; tC2Q: 0.368, 16.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.211</td>
<td>1.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.984</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>11.949</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>11.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>AB[7]_MUX2_LUT5_O_S0_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.851, 83.432%; tC2Q: 0.368, 16.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.405%; route: 1.301, 65.595%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.209</td>
<td>1.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.982</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.947</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>11.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C54[2][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT2_I0_F_MUX2_LUT5_S0_O_LUT2_I0_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.849, 83.418%; tC2Q: 0.368, 16.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.437%; route: 1.299, 65.563%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.243</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" font-weight:bold;">_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.664%; tC2Q: 0.368, 16.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.243</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.664%; tC2Q: 0.368, 16.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.243</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.664%; tC2Q: 0.368, 16.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.243</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>11.635</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>AB[0]_DFFCE_D_Q_LUT2_I0_F_LUT2_I0_F_LUT3_I2_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 83.664%; tC2Q: 0.368, 16.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.012</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C50[2][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.877, 83.623%; tC2Q: 0.368, 16.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>1.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>12.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>11.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
<tr>
<td>11.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.874, 83.603%; tC2Q: 0.368, 16.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">Kbd_In[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>Kbd_In[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
<tr>
<td>11.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>Kbd_In[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.361</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.194</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">Kbd_In[5]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>11.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>Kbd_In[5]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>11.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
<tr>
<td>11.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>Kbd_In[5]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.833, 83.300%; tC2Q: 0.368, 16.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">Kbd_In[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>Kbd_In[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>Kbd_In[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 84.533%; tC2Q: 0.144, 15.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td style=" font-weight:bold;">AB[12]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>AB[12]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>AB[12]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 84.533%; tC2Q: 0.144, 15.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[3][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I3_LUT2_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 85.054%; tC2Q: 0.144, 14.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td style=" font-weight:bold;">_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.194</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.176</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[2][B]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.598%; route: 0.518, 43.402%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.194</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.176</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_D_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.598%; route: 0.518, 43.402%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.194</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.176</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q_D_LUT3_F_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.598%; route: 0.518, 43.402%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.194</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.176</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q_CE_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.598%; route: 0.518, 43.402%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.116</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>u_cpu.DIMUX[4]_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F_I1_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 84.921%; tC2Q: 0.144, 15.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.116</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I1_LUT4_F_I0_LUT2_F_I1_LUT2_I1_1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 84.921%; tC2Q: 0.144, 15.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.112</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][A]</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C47[0][A]</td>
<td>vectOut[0][2]_DFFE_Q_D_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 84.842%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.112</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td style=" font-weight:bold;">_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>_Din[3]_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 84.842%; tC2Q: 0.144, 15.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.107</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" font-weight:bold;">AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>AB[2]_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.801, 84.762%; tC2Q: 0.144, 15.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.108</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.172</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.154</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 84.790%; tC2Q: 0.144, 15.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.637%; route: 0.497, 42.363%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.108</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.172</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_cpu.DIMUX[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.154</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_cpu.DIMUX[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 84.790%; tC2Q: 0.144, 15.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.637%; route: 0.497, 42.363%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 85.054%; tC2Q: 0.144, 14.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.125</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 85.054%; tC2Q: 0.144, 14.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_I1_LUT4_I1_F_LUT4_I2_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.127</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.172</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 85.082%; tC2Q: 0.144, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.765%; route: 0.515, 43.235%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_I3_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.816, 85.000%; tC2Q: 0.144, 15.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.123</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.169</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[1][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 85.027%; tC2Q: 0.144, 14.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT4_I2_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.816, 85.000%; tC2Q: 0.144, 15.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.167</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_LUT3_F_I2_LUT2_I0_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.816, 85.000%; tC2Q: 0.144, 15.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 85.109%; tC2Q: 0.144, 14.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>162</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.128</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" font-weight:bold;">_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>170</td>
<td>IOR31[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.174</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I3_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_S0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 85.109%; tC2Q: 0.144, 14.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.12/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.18</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.18/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.18/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.19</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.19/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.19/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.25</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.25/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.25/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.8</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.8/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.8/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.813</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.26</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.103</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.26/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.26/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.818</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.094</td>
<td>2.094</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.9/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.818</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Memory.0.7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>7.094</td>
<td>2.094</td>
<td>tNET</td>
<td>FF</td>
<td>Memory.0.7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>_Clk_LUT3_F/F</td>
</tr>
<tr>
<td>10.912</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>Memory.0.7/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>222</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_F_LUT4_I3_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_DFFC_D_Q</td>
<td>-6.022</td>
<td>4.266</td>
</tr>
<tr>
<td>219</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_I3_LUT4_I1_F_DFFC_D_Q</td>
<td>-6.022</td>
<td>2.644</td>
</tr>
<tr>
<td>217</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_I2_LUT3_I0_F_LUT4_I3_F_MUX2_LUT5_I1_O_LUT4_I3_F_DFFC_D_Q</td>
<td>-6.217</td>
<td>3.536</td>
</tr>
<tr>
<td>180</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT5_S0_O_DFFP_D_Q</td>
<td>-6.897</td>
<td>4.225</td>
</tr>
<tr>
<td>172</td>
<td>RDY</td>
<td>-4.466</td>
<td>3.040</td>
</tr>
<tr>
<td>170</td>
<td>u_cpu.clk</td>
<td>-6.897</td>
<td>1.480</td>
</tr>
<tr>
<td>162</td>
<td>reset</td>
<td>4.870</td>
<td>2.466</td>
</tr>
<tr>
<td>122</td>
<td>_Din[6]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I0_I2_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I0_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O</td>
<td>0.394</td>
<td>1.707</td>
</tr>
<tr>
<td>115</td>
<td>clk_emu_IBUF_I_O</td>
<td>-4.466</td>
<td>1.356</td>
</tr>
<tr>
<td>98</td>
<td>_Din[7]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_LUT3_I0_F_LUT4_I3_F_LUT4_I3_1_F_LUT4_I3_F_LUT4_I0_1_F_MUX2_LUT5_I0_O_LUT4_I0_I2_DFFC_D_Q</td>
<td>-6.191</td>
<td>3.418</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C51</td>
<td>52.78%</td>
</tr>
<tr>
<td>R11C50</td>
<td>50.00%</td>
</tr>
<tr>
<td>R23C50</td>
<td>47.22%</td>
</tr>
<tr>
<td>R12C50</td>
<td>44.44%</td>
</tr>
<tr>
<td>R22C47</td>
<td>44.44%</td>
</tr>
<tr>
<td>R17C49</td>
<td>43.06%</td>
</tr>
<tr>
<td>R17C50</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C52</td>
<td>43.06%</td>
</tr>
<tr>
<td>R21C50</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C44</td>
<td>41.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 50 -waveform {0 25} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 10 -waveform {0 5} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
