// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_dout,
        data_V_data_V_empty_n,
        data_V_data_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_pp0_stage0 = 8'd64;
parameter    ap_ST_fsm_state14 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_dout;
input   data_V_data_V_empty_n;
output   data_V_data_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [7:0] outidx20_address0;
reg    outidx20_ce0;
wire   [3:0] outidx20_q0;
wire   [7:0] w2_V_address0;
reg    w2_V_ce0;
wire   [5:0] w2_V_q0;
reg    data_V_data_V_blk_n;
wire    ap_CS_fsm_state5;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state14;
reg   [0:0] p_Result_s_reg_2171;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg   [31:0] in_index_0_i_i_i_i51_reg_538;
reg   [7:0] w_index50_reg_550;
reg   [15:0] tmp_data_0_V_749_reg_561;
reg   [15:0] tmp_data_1_V_747_reg_573;
reg   [15:0] tmp_data_2_V_745_reg_585;
reg   [15:0] tmp_data_3_V_743_reg_597;
reg   [15:0] tmp_data_4_V_741_reg_609;
reg   [15:0] tmp_data_5_V_739_reg_621;
reg   [15:0] tmp_data_6_V_737_reg_633;
reg   [15:0] tmp_data_7_V_735_reg_645;
reg   [15:0] tmp_data_8_V_733_reg_657;
reg   [15:0] tmp_data_9_V_731_reg_669;
reg   [15:0] tmp_data_10_V_629_reg_681;
reg   [15:0] tmp_data_11_V_627_reg_693;
reg   [15:0] tmp_data_12_V_625_reg_705;
reg   [15:0] tmp_data_13_V_623_reg_717;
reg   [15:0] tmp_data_14_V_621_reg_729;
reg   [15:0] tmp_data_15_V_619_reg_741;
reg   [15:0] tmp_data_15_V_reg_753;
reg   [15:0] tmp_data_14_V_reg_808;
reg   [15:0] tmp_data_13_V_reg_863;
reg   [15:0] tmp_data_12_V_reg_918;
reg   [15:0] tmp_data_11_V_reg_973;
reg   [15:0] tmp_data_10_V_reg_1028;
reg   [15:0] tmp_data_9_V_reg_1083;
reg   [15:0] tmp_data_8_V_reg_1138;
reg   [15:0] tmp_data_7_V_reg_1193;
reg   [15:0] tmp_data_6_V_reg_1248;
reg   [15:0] tmp_data_5_V_reg_1303;
reg   [15:0] tmp_data_4_V_reg_1358;
reg   [15:0] tmp_data_3_V_reg_1413;
reg   [15:0] tmp_data_2_V_reg_1468;
reg   [15:0] tmp_data_1_V_reg_1523;
reg   [15:0] tmp_data_0_V_reg_1578;
wire   [4:0] select_ln53_fu_1633_p3;
reg   [4:0] select_ln53_reg_2088;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln52_fu_1641_p3;
reg   [4:0] select_ln52_reg_2094;
wire   [0:0] icmp_ln13_fu_1659_p2;
reg   [0:0] icmp_ln13_reg_2101;
wire   [4:0] r_fu_1665_p2;
reg   [4:0] r_reg_2106;
wire   [0:0] icmp_ln13_2_fu_1681_p2;
reg   [0:0] icmp_ln13_2_reg_2112;
wire   [4:0] r_2_fu_1687_p2;
reg   [4:0] r_2_reg_2117;
wire   [4:0] select_ln13_fu_1711_p3;
reg   [4:0] select_ln13_reg_2123;
wire    ap_CS_fsm_state3;
wire   [4:0] select_ln13_1_fu_1735_p3;
reg   [4:0] select_ln13_1_reg_2129;
wire   [4:0] add_ln321_fu_1751_p2;
reg   [4:0] add_ln321_reg_2134;
wire    ap_CS_fsm_state4;
wire   [9:0] add_ln52_fu_1815_p2;
reg   [9:0] add_ln52_reg_2142;
wire    data_window_0_V_V_full_n;
reg    data_window_0_V_V_write;
wire   [0:0] trunc_ln14_fu_1811_p1;
wire    data_window_1_V_V_full_n;
reg    data_window_1_V_V_write;
wire   [0:0] tmp_179_fu_1821_p3;
wire    data_window_2_V_V_full_n;
reg    data_window_2_V_V_write;
wire   [0:0] tmp_180_fu_1829_p3;
wire    data_window_3_V_V_full_n;
reg    data_window_3_V_V_write;
wire   [0:0] tmp_181_fu_1837_p3;
wire    data_window_4_V_V_full_n;
reg    data_window_4_V_V_write;
wire   [0:0] tmp_182_fu_1845_p3;
wire    data_window_5_V_V_full_n;
reg    data_window_5_V_V_write;
wire   [0:0] tmp_183_fu_1853_p3;
wire    data_window_6_V_V_full_n;
reg    data_window_6_V_V_write;
wire   [0:0] tmp_184_fu_1861_p3;
wire    data_window_7_V_V_full_n;
reg    data_window_7_V_V_write;
wire   [0:0] tmp_185_fu_1869_p3;
wire    data_window_8_V_V_full_n;
reg    data_window_8_V_V_write;
wire   [0:0] tmp_186_fu_1877_p3;
reg    ap_block_state5;
wire   [0:0] p_Result_s_fu_1885_p3;
reg   [15:0] tmp_V_471_reg_2175;
wire    ap_CS_fsm_state6;
wire   [15:0] data_window_0_V_V_dout;
wire    data_window_0_V_V_empty_n;
reg    data_window_0_V_V_read;
wire   [15:0] data_window_1_V_V_dout;
wire    data_window_1_V_V_empty_n;
reg    data_window_1_V_V_read;
wire   [15:0] data_window_2_V_V_dout;
wire    data_window_2_V_V_empty_n;
reg    data_window_2_V_V_read;
wire   [15:0] data_window_3_V_V_dout;
wire    data_window_3_V_V_empty_n;
reg    data_window_3_V_V_read;
wire   [15:0] data_window_4_V_V_dout;
wire    data_window_4_V_V_empty_n;
reg    data_window_4_V_V_read;
wire   [15:0] data_window_5_V_V_dout;
wire    data_window_5_V_V_empty_n;
reg    data_window_5_V_V_read;
wire   [15:0] data_window_6_V_V_dout;
wire    data_window_6_V_V_empty_n;
reg    data_window_6_V_V_read;
wire   [15:0] data_window_7_V_V_dout;
wire    data_window_7_V_V_empty_n;
reg    data_window_7_V_V_read;
wire   [15:0] data_window_8_V_V_dout;
wire    data_window_8_V_V_empty_n;
reg    data_window_8_V_V_read;
reg    ap_block_state6;
reg   [15:0] tmp_V_472_reg_2180;
reg   [15:0] tmp_V_473_reg_2185;
reg   [15:0] tmp_V_474_reg_2190;
reg   [15:0] tmp_V_475_reg_2195;
reg   [15:0] tmp_V_476_reg_2200;
reg   [15:0] tmp_V_477_reg_2205;
reg   [15:0] tmp_V_478_reg_2210;
reg   [15:0] tmp_V_479_reg_2215;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state7_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state11_pp0_stage0_iter4;
wire    ap_block_state12_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] w_index_fu_1899_p2;
reg   [7:0] w_index_reg_2230;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] in_index_fu_1905_p2;
reg   [31:0] in_index_reg_2235;
wire   [0:0] icmp_ln168_fu_1911_p2;
reg   [0:0] icmp_ln168_reg_2240;
wire   [0:0] icmp_ln151_fu_1917_p2;
reg   [0:0] icmp_ln151_reg_2245;
reg   [0:0] icmp_ln151_reg_2245_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_2245_pp0_iter2_reg;
reg   [0:0] icmp_ln151_reg_2245_pp0_iter3_reg;
reg   [0:0] icmp_ln151_reg_2245_pp0_iter4_reg;
reg   [0:0] icmp_ln151_reg_2245_pp0_iter5_reg;
reg   [3:0] out_index_reg_2249;
reg   [3:0] out_index_reg_2249_pp0_iter2_reg;
reg   [3:0] out_index_reg_2249_pp0_iter3_reg;
reg   [3:0] out_index_reg_2249_pp0_iter4_reg;
reg   [3:0] out_index_reg_2249_pp0_iter5_reg;
wire   [15:0] tmp_113_fu_1927_p11;
reg  signed [15:0] tmp_113_reg_2254;
reg  signed [5:0] w2_V_load_reg_2259;
wire   [31:0] select_ln168_fu_1942_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [19:0] grp_fu_2028_p2;
reg  signed [19:0] r_V_reg_2279;
wire   [15:0] acc_0_V_fu_2000_p2;
reg   [15:0] acc_0_V_reg_2284;
wire   [4:0] i_iw_fu_2006_p2;
wire    io_acc_block_signal_op220;
reg    ap_block_state14;
wire   [0:0] icmp_ln53_fu_2011_p2;
wire   [4:0] i_ih_fu_2017_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [4:0] i_ih56_reg_482;
reg    ap_block_state1;
wire   [0:0] icmp_ln52_fu_2022_p2;
reg   [0:0] icmp_ln5355_reg_493;
reg   [4:0] wp_idx54_reg_504;
reg   [4:0] h_idx_assign53_reg_515;
reg   [9:0] indvar_flatten52_reg_526;
reg   [31:0] ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_542_p4;
wire    ap_block_pp0_stage0;
reg   [7:0] ap_phi_mux_w_index50_phi_fu_554_p4;
reg   [15:0] ap_phi_mux_tmp_data_0_V_749_phi_fu_565_p4;
reg   [15:0] ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32;
reg   [15:0] ap_phi_mux_tmp_data_1_V_747_phi_fu_577_p4;
reg   [15:0] ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32;
reg   [15:0] ap_phi_mux_tmp_data_2_V_745_phi_fu_589_p4;
reg   [15:0] ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32;
reg   [15:0] ap_phi_mux_tmp_data_3_V_743_phi_fu_601_p4;
reg   [15:0] ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32;
reg   [15:0] ap_phi_mux_tmp_data_4_V_741_phi_fu_613_p4;
reg   [15:0] ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32;
reg   [15:0] ap_phi_mux_tmp_data_5_V_739_phi_fu_625_p4;
reg   [15:0] ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32;
reg   [15:0] ap_phi_mux_tmp_data_6_V_737_phi_fu_637_p4;
reg   [15:0] ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32;
reg   [15:0] ap_phi_mux_tmp_data_7_V_735_phi_fu_649_p4;
reg   [15:0] ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32;
reg   [15:0] ap_phi_mux_tmp_data_8_V_733_phi_fu_661_p4;
reg   [15:0] ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32;
reg   [15:0] ap_phi_mux_tmp_data_9_V_731_phi_fu_673_p4;
reg   [15:0] ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32;
reg   [15:0] ap_phi_mux_tmp_data_10_V_629_phi_fu_685_p4;
reg   [15:0] ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32;
reg   [15:0] ap_phi_mux_tmp_data_11_V_627_phi_fu_697_p4;
reg   [15:0] ap_phi_mux_tmp_data_11_V_phi_fu_978_p32;
reg   [15:0] ap_phi_mux_tmp_data_12_V_625_phi_fu_709_p4;
reg   [15:0] ap_phi_mux_tmp_data_12_V_phi_fu_923_p32;
reg   [15:0] ap_phi_mux_tmp_data_13_V_623_phi_fu_721_p4;
reg   [15:0] ap_phi_mux_tmp_data_13_V_phi_fu_868_p32;
reg   [15:0] ap_phi_mux_tmp_data_14_V_621_phi_fu_733_p4;
reg   [15:0] ap_phi_mux_tmp_data_14_V_phi_fu_813_p32;
reg   [15:0] ap_phi_mux_tmp_data_15_V_619_phi_fu_745_p4;
reg   [15:0] ap_phi_mux_tmp_data_15_V_phi_fu_758_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_15_V_reg_753;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_14_V_reg_808;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_13_V_reg_863;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_12_V_reg_918;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_11_V_reg_973;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_10_V_reg_1028;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_9_V_reg_1083;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_8_V_reg_1138;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_7_V_reg_1193;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_6_V_reg_1248;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_5_V_reg_1303;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_4_V_reg_1358;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_3_V_reg_1413;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_2_V_reg_1468;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_1_V_reg_1523;
wire   [15:0] ap_phi_reg_pp0_iter6_tmp_data_0_V_reg_1578;
wire   [63:0] zext_ln155_fu_1893_p1;
wire   [3:0] tmp_fu_1649_p4;
wire   [3:0] tmp_178_fu_1671_p4;
wire   [0:0] icmp_ln24_fu_1693_p2;
wire   [4:0] sub_ln23_fu_1698_p2;
wire   [4:0] select_ln23_fu_1703_p3;
wire   [0:0] icmp_ln24_1_fu_1717_p2;
wire   [4:0] sub_ln23_2_fu_1722_p2;
wire   [4:0] select_ln23_1_fu_1727_p3;
wire   [4:0] shl_ln23_fu_1741_p2;
wire   [4:0] add_ln321_1_fu_1746_p2;
wire   [8:0] p_Val2_s_fu_1756_p27;
wire   [3:0] tmp_113_fu_1927_p10;
wire   [15:0] tmp_114_fu_1963_p18;
wire   [15:0] trunc_ln7_fu_1954_p4;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20 #(
    .DataWidth( 4 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
outidx20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx20_address0),
    .ce0(outidx20_ce0),
    .q0(outidx20_q0)
);

conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V #(
    .DataWidth( 6 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

myproject_axi_mux_255_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 9 ),
    .din17_WIDTH( 9 ),
    .din18_WIDTH( 9 ),
    .din19_WIDTH( 9 ),
    .din20_WIDTH( 9 ),
    .din21_WIDTH( 9 ),
    .din22_WIDTH( 9 ),
    .din23_WIDTH( 9 ),
    .din24_WIDTH( 9 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
myproject_axi_mux_255_9_1_1_U1(
    .din0(9'd1),
    .din1(9'd3),
    .din2(9'd7),
    .din3(9'd6),
    .din4(9'd4),
    .din5(9'd9),
    .din6(9'd27),
    .din7(9'd63),
    .din8(9'd54),
    .din9(9'd36),
    .din10(9'd73),
    .din11(9'd219),
    .din12(9'd511),
    .din13(9'd438),
    .din14(9'd292),
    .din15(9'd72),
    .din16(9'd216),
    .din17(9'd504),
    .din18(9'd432),
    .din19(9'd288),
    .din20(9'd64),
    .din21(9'd192),
    .din22(9'd448),
    .din23(9'd384),
    .din24(9'd256),
    .din25(add_ln321_reg_2134),
    .dout(p_Val2_s_fu_1756_p27)
);

myproject_axi_mux_94_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_94_16_1_1_U2(
    .din0(tmp_V_471_reg_2175),
    .din1(tmp_V_472_reg_2180),
    .din2(tmp_V_473_reg_2185),
    .din3(tmp_V_474_reg_2190),
    .din4(tmp_V_475_reg_2195),
    .din5(tmp_V_476_reg_2200),
    .din6(tmp_V_477_reg_2205),
    .din7(tmp_V_478_reg_2210),
    .din8(tmp_V_479_reg_2215),
    .din9(tmp_113_fu_1927_p10),
    .dout(tmp_113_fu_1927_p11)
);

myproject_axi_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_164_16_1_1_U3(
    .din0(ap_phi_mux_tmp_data_0_V_749_phi_fu_565_p4),
    .din1(ap_phi_mux_tmp_data_1_V_747_phi_fu_577_p4),
    .din2(ap_phi_mux_tmp_data_2_V_745_phi_fu_589_p4),
    .din3(ap_phi_mux_tmp_data_3_V_743_phi_fu_601_p4),
    .din4(ap_phi_mux_tmp_data_4_V_741_phi_fu_613_p4),
    .din5(ap_phi_mux_tmp_data_5_V_739_phi_fu_625_p4),
    .din6(ap_phi_mux_tmp_data_6_V_737_phi_fu_637_p4),
    .din7(ap_phi_mux_tmp_data_7_V_735_phi_fu_649_p4),
    .din8(ap_phi_mux_tmp_data_8_V_733_phi_fu_661_p4),
    .din9(ap_phi_mux_tmp_data_9_V_731_phi_fu_673_p4),
    .din10(ap_phi_mux_tmp_data_10_V_629_phi_fu_685_p4),
    .din11(ap_phi_mux_tmp_data_11_V_627_phi_fu_697_p4),
    .din12(ap_phi_mux_tmp_data_12_V_625_phi_fu_709_p4),
    .din13(ap_phi_mux_tmp_data_13_V_623_phi_fu_721_p4),
    .din14(ap_phi_mux_tmp_data_14_V_621_phi_fu_733_p4),
    .din15(ap_phi_mux_tmp_data_15_V_619_phi_fu_745_p4),
    .din16(out_index_reg_2249_pp0_iter4_reg),
    .dout(tmp_114_fu_1963_p18)
);

myproject_axi_mul_mul_6s_16s_20_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_axi_mul_mul_6s_16s_20_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w2_V_load_reg_2259),
    .din1(tmp_113_reg_2254),
    .ce(1'b1),
    .dout(grp_fu_2028_p2)
);

fifo_w16_d78_A data_window_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_0_V_V_full_n),
    .if_write(data_window_0_V_V_write),
    .if_dout(data_window_0_V_V_dout),
    .if_empty_n(data_window_0_V_V_empty_n),
    .if_read(data_window_0_V_V_read)
);

fifo_w16_d78_A data_window_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_1_V_V_full_n),
    .if_write(data_window_1_V_V_write),
    .if_dout(data_window_1_V_V_dout),
    .if_empty_n(data_window_1_V_V_empty_n),
    .if_read(data_window_1_V_V_read)
);

fifo_w16_d78_A data_window_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_2_V_V_full_n),
    .if_write(data_window_2_V_V_write),
    .if_dout(data_window_2_V_V_dout),
    .if_empty_n(data_window_2_V_V_empty_n),
    .if_read(data_window_2_V_V_read)
);

fifo_w16_d78_A data_window_3_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_3_V_V_full_n),
    .if_write(data_window_3_V_V_write),
    .if_dout(data_window_3_V_V_dout),
    .if_empty_n(data_window_3_V_V_empty_n),
    .if_read(data_window_3_V_V_read)
);

fifo_w16_d78_A data_window_4_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_4_V_V_full_n),
    .if_write(data_window_4_V_V_write),
    .if_dout(data_window_4_V_V_dout),
    .if_empty_n(data_window_4_V_V_empty_n),
    .if_read(data_window_4_V_V_read)
);

fifo_w16_d78_A data_window_5_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_5_V_V_full_n),
    .if_write(data_window_5_V_V_write),
    .if_dout(data_window_5_V_V_dout),
    .if_empty_n(data_window_5_V_V_empty_n),
    .if_read(data_window_5_V_V_read)
);

fifo_w16_d78_A data_window_6_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_6_V_V_full_n),
    .if_write(data_window_6_V_V_write),
    .if_dout(data_window_6_V_V_dout),
    .if_empty_n(data_window_6_V_V_empty_n),
    .if_read(data_window_6_V_V_read)
);

fifo_w16_d78_A data_window_7_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_7_V_V_full_n),
    .if_write(data_window_7_V_V_write),
    .if_dout(data_window_7_V_V_dout),
    .if_empty_n(data_window_7_V_V_empty_n),
    .if_read(data_window_7_V_V_read)
);

fifo_w16_d78_A data_window_8_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_8_V_V_full_n),
    .if_write(data_window_8_V_V_write),
    .if_dout(data_window_8_V_V_dout),
    .if_empty_n(data_window_8_V_V_empty_n),
    .if_read(data_window_8_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln52_fu_2022_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln151_fu_1917_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        h_idx_assign53_reg_515 <= select_ln52_reg_2094;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h_idx_assign53_reg_515 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_ih56_reg_482 <= i_ih_fu_2017_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_ih56_reg_482 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln5355_reg_493 <= icmp_ln53_fu_2011_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln5355_reg_493 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i_i_i_i51_reg_538 <= select_ln168_fu_1942_p3;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        in_index_0_i_i_i_i51_reg_538 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar_flatten52_reg_526 <= add_ln52_reg_2142;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten52_reg_526 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_0_V_749_reg_561 <= ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_0_V_749_reg_561 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_0_V_reg_1578 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_0_V_reg_1578 <= tmp_data_0_V_749_reg_561;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_0_V_reg_1578 <= ap_phi_reg_pp0_iter6_tmp_data_0_V_reg_1578;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_10_V_629_reg_681 <= ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_10_V_629_reg_681 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_10_V_reg_1028 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_10_V_reg_1028 <= tmp_data_10_V_629_reg_681;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_10_V_reg_1028 <= ap_phi_reg_pp0_iter6_tmp_data_10_V_reg_1028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_11_V_627_reg_693 <= ap_phi_mux_tmp_data_11_V_phi_fu_978_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_11_V_627_reg_693 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_11_V_reg_973 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_11_V_reg_973 <= tmp_data_11_V_627_reg_693;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_11_V_reg_973 <= ap_phi_reg_pp0_iter6_tmp_data_11_V_reg_973;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_12_V_625_reg_705 <= ap_phi_mux_tmp_data_12_V_phi_fu_923_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_12_V_625_reg_705 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_12_V_reg_918 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_12_V_reg_918 <= tmp_data_12_V_625_reg_705;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_12_V_reg_918 <= ap_phi_reg_pp0_iter6_tmp_data_12_V_reg_918;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_13_V_623_reg_717 <= ap_phi_mux_tmp_data_13_V_phi_fu_868_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_13_V_623_reg_717 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_13_V_reg_863 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_13_V_reg_863 <= tmp_data_13_V_623_reg_717;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_13_V_reg_863 <= ap_phi_reg_pp0_iter6_tmp_data_13_V_reg_863;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_14_V_621_reg_729 <= ap_phi_mux_tmp_data_14_V_phi_fu_813_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_14_V_621_reg_729 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_14_V_reg_808 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_14_V_reg_808 <= tmp_data_14_V_621_reg_729;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_14_V_reg_808 <= ap_phi_reg_pp0_iter6_tmp_data_14_V_reg_808;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_15_V_619_reg_741 <= ap_phi_mux_tmp_data_15_V_phi_fu_758_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_15_V_619_reg_741 <= 16'd192;
    end
end

always @ (posedge ap_clk) begin
    if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_15_V_reg_753 <= tmp_data_15_V_619_reg_741;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_15_V_reg_753 <= acc_0_V_reg_2284;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_15_V_reg_753 <= ap_phi_reg_pp0_iter6_tmp_data_15_V_reg_753;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_1_V_747_reg_573 <= ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_1_V_747_reg_573 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_1_V_reg_1523 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_1_V_reg_1523 <= tmp_data_1_V_747_reg_573;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_1_V_reg_1523 <= ap_phi_reg_pp0_iter6_tmp_data_1_V_reg_1523;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_2_V_745_reg_585 <= ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_2_V_745_reg_585 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_2_V_reg_1468 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_2_V_reg_1468 <= tmp_data_2_V_745_reg_585;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_2_V_reg_1468 <= ap_phi_reg_pp0_iter6_tmp_data_2_V_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_3_V_743_reg_597 <= ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_3_V_743_reg_597 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_3_V_reg_1413 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_3_V_reg_1413 <= tmp_data_3_V_743_reg_597;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_3_V_reg_1413 <= ap_phi_reg_pp0_iter6_tmp_data_3_V_reg_1413;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_4_V_741_reg_609 <= ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_4_V_741_reg_609 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_4_V_reg_1358 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_4_V_reg_1358 <= tmp_data_4_V_741_reg_609;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_4_V_reg_1358 <= ap_phi_reg_pp0_iter6_tmp_data_4_V_reg_1358;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_5_V_739_reg_621 <= ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_5_V_739_reg_621 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_5_V_reg_1303 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_5_V_reg_1303 <= tmp_data_5_V_739_reg_621;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_5_V_reg_1303 <= ap_phi_reg_pp0_iter6_tmp_data_5_V_reg_1303;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_6_V_737_reg_633 <= ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_6_V_737_reg_633 <= 16'd64;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_6_V_reg_1248 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_6_V_reg_1248 <= tmp_data_6_V_737_reg_633;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_6_V_reg_1248 <= ap_phi_reg_pp0_iter6_tmp_data_6_V_reg_1248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_7_V_735_reg_645 <= ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_7_V_735_reg_645 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_7_V_reg_1193 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_7_V_reg_1193 <= tmp_data_7_V_735_reg_645;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_7_V_reg_1193 <= ap_phi_reg_pp0_iter6_tmp_data_7_V_reg_1193;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_8_V_733_reg_657 <= ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_8_V_733_reg_657 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_8_V_reg_1138 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_8_V_reg_1138 <= tmp_data_8_V_733_reg_657;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_8_V_reg_1138 <= ap_phi_reg_pp0_iter6_tmp_data_8_V_reg_1138;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_9_V_731_reg_669 <= ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_9_V_731_reg_669 <= 16'd192;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_9_V_reg_1083 <= acc_0_V_reg_2284;
    end else if ((((out_index_reg_2249_pp0_iter5_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((out_index_reg_2249_pp0_iter5_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        tmp_data_9_V_reg_1083 <= tmp_data_9_V_731_reg_669;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_9_V_reg_1083 <= ap_phi_reg_pp0_iter6_tmp_data_9_V_reg_1083;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_2245 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index50_reg_550 <= w_index_reg_2230;
    end else if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        w_index50_reg_550 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        wp_idx54_reg_504 <= i_iw_fu_2006_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_idx54_reg_504 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_0_V_reg_2284 <= acc_0_V_fu_2000_p2;
        icmp_ln151_reg_2245_pp0_iter2_reg <= icmp_ln151_reg_2245_pp0_iter1_reg;
        icmp_ln151_reg_2245_pp0_iter3_reg <= icmp_ln151_reg_2245_pp0_iter2_reg;
        icmp_ln151_reg_2245_pp0_iter4_reg <= icmp_ln151_reg_2245_pp0_iter3_reg;
        icmp_ln151_reg_2245_pp0_iter5_reg <= icmp_ln151_reg_2245_pp0_iter4_reg;
        out_index_reg_2249_pp0_iter2_reg <= out_index_reg_2249;
        out_index_reg_2249_pp0_iter3_reg <= out_index_reg_2249_pp0_iter2_reg;
        out_index_reg_2249_pp0_iter4_reg <= out_index_reg_2249_pp0_iter3_reg;
        out_index_reg_2249_pp0_iter5_reg <= out_index_reg_2249_pp0_iter4_reg;
        r_V_reg_2279 <= grp_fu_2028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln321_reg_2134 <= add_ln321_fu_1751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln52_reg_2142 <= add_ln52_fu_1815_p2;
        p_Result_s_reg_2171 <= p_Val2_s_fu_1756_p27[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln13_2_reg_2112 <= icmp_ln13_2_fu_1681_p2;
        icmp_ln13_reg_2101 <= icmp_ln13_fu_1659_p2;
        r_2_reg_2117 <= r_2_fu_1687_p2;
        r_reg_2106 <= r_fu_1665_p2;
        select_ln52_reg_2094 <= select_ln52_fu_1641_p3;
        select_ln53_reg_2088 <= select_ln53_fu_1633_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln151_reg_2245 <= icmp_ln151_fu_1917_p2;
        icmp_ln151_reg_2245_pp0_iter1_reg <= icmp_ln151_reg_2245;
        icmp_ln168_reg_2240 <= icmp_ln168_fu_1911_p2;
        in_index_reg_2235 <= in_index_fu_1905_p2;
        out_index_reg_2249 <= outidx20_q0;
        tmp_113_reg_2254 <= tmp_113_fu_1927_p11;
        w2_V_load_reg_2259 <= w2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        select_ln13_1_reg_2129 <= select_ln13_1_fu_1735_p3;
        select_ln13_reg_2123 <= select_ln13_fu_1711_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_471_reg_2175 <= data_window_0_V_V_dout;
        tmp_V_472_reg_2180 <= data_window_1_V_V_dout;
        tmp_V_473_reg_2185 <= data_window_2_V_V_dout;
        tmp_V_474_reg_2190 <= data_window_3_V_V_dout;
        tmp_V_475_reg_2195 <= data_window_4_V_V_dout;
        tmp_V_476_reg_2200 <= data_window_5_V_V_dout;
        tmp_V_477_reg_2205 <= data_window_6_V_V_dout;
        tmp_V_478_reg_2210 <= data_window_7_V_V_dout;
        tmp_V_479_reg_2215 <= data_window_8_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2230 <= w_index_fu_1899_p2;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln52_fu_2022_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_542_p4 = select_ln168_fu_1942_p3;
    end else begin
        ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_542_p4 = in_index_0_i_i_i_i51_reg_538;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_0_V_749_phi_fu_565_p4 = ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32;
    end else begin
        ap_phi_mux_tmp_data_0_V_749_phi_fu_565_p4 = tmp_data_0_V_749_reg_561;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd0)) begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32 = tmp_data_0_V_749_reg_561;
    end else begin
        ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32 = ap_phi_reg_pp0_iter6_tmp_data_0_V_reg_1578;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_10_V_629_phi_fu_685_p4 = ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32;
    end else begin
        ap_phi_mux_tmp_data_10_V_629_phi_fu_685_p4 = tmp_data_10_V_629_reg_681;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd10)) begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32 = tmp_data_10_V_629_reg_681;
    end else begin
        ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32 = ap_phi_reg_pp0_iter6_tmp_data_10_V_reg_1028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_11_V_627_phi_fu_697_p4 = ap_phi_mux_tmp_data_11_V_phi_fu_978_p32;
    end else begin
        ap_phi_mux_tmp_data_11_V_627_phi_fu_697_p4 = tmp_data_11_V_627_reg_693;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd11)) begin
        ap_phi_mux_tmp_data_11_V_phi_fu_978_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_11_V_phi_fu_978_p32 = tmp_data_11_V_627_reg_693;
    end else begin
        ap_phi_mux_tmp_data_11_V_phi_fu_978_p32 = ap_phi_reg_pp0_iter6_tmp_data_11_V_reg_973;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_12_V_625_phi_fu_709_p4 = ap_phi_mux_tmp_data_12_V_phi_fu_923_p32;
    end else begin
        ap_phi_mux_tmp_data_12_V_625_phi_fu_709_p4 = tmp_data_12_V_625_reg_705;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd12)) begin
        ap_phi_mux_tmp_data_12_V_phi_fu_923_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_12_V_phi_fu_923_p32 = tmp_data_12_V_625_reg_705;
    end else begin
        ap_phi_mux_tmp_data_12_V_phi_fu_923_p32 = ap_phi_reg_pp0_iter6_tmp_data_12_V_reg_918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_13_V_623_phi_fu_721_p4 = ap_phi_mux_tmp_data_13_V_phi_fu_868_p32;
    end else begin
        ap_phi_mux_tmp_data_13_V_623_phi_fu_721_p4 = tmp_data_13_V_623_reg_717;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd13)) begin
        ap_phi_mux_tmp_data_13_V_phi_fu_868_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_13_V_phi_fu_868_p32 = tmp_data_13_V_623_reg_717;
    end else begin
        ap_phi_mux_tmp_data_13_V_phi_fu_868_p32 = ap_phi_reg_pp0_iter6_tmp_data_13_V_reg_863;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_14_V_621_phi_fu_733_p4 = ap_phi_mux_tmp_data_14_V_phi_fu_813_p32;
    end else begin
        ap_phi_mux_tmp_data_14_V_621_phi_fu_733_p4 = tmp_data_14_V_621_reg_729;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd14)) begin
        ap_phi_mux_tmp_data_14_V_phi_fu_813_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_14_V_phi_fu_813_p32 = tmp_data_14_V_621_reg_729;
    end else begin
        ap_phi_mux_tmp_data_14_V_phi_fu_813_p32 = ap_phi_reg_pp0_iter6_tmp_data_14_V_reg_808;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_15_V_619_phi_fu_745_p4 = ap_phi_mux_tmp_data_15_V_phi_fu_758_p32;
    end else begin
        ap_phi_mux_tmp_data_15_V_619_phi_fu_745_p4 = tmp_data_15_V_619_reg_741;
    end
end

always @ (*) begin
    if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14))) begin
        ap_phi_mux_tmp_data_15_V_phi_fu_758_p32 = tmp_data_15_V_619_reg_741;
    end else if ((out_index_reg_2249_pp0_iter5_reg == 4'd15)) begin
        ap_phi_mux_tmp_data_15_V_phi_fu_758_p32 = acc_0_V_reg_2284;
    end else begin
        ap_phi_mux_tmp_data_15_V_phi_fu_758_p32 = ap_phi_reg_pp0_iter6_tmp_data_15_V_reg_753;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_1_V_747_phi_fu_577_p4 = ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32;
    end else begin
        ap_phi_mux_tmp_data_1_V_747_phi_fu_577_p4 = tmp_data_1_V_747_reg_573;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd1)) begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32 = tmp_data_1_V_747_reg_573;
    end else begin
        ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32 = ap_phi_reg_pp0_iter6_tmp_data_1_V_reg_1523;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_2_V_745_phi_fu_589_p4 = ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32;
    end else begin
        ap_phi_mux_tmp_data_2_V_745_phi_fu_589_p4 = tmp_data_2_V_745_reg_585;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd2)) begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32 = tmp_data_2_V_745_reg_585;
    end else begin
        ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32 = ap_phi_reg_pp0_iter6_tmp_data_2_V_reg_1468;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_3_V_743_phi_fu_601_p4 = ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32;
    end else begin
        ap_phi_mux_tmp_data_3_V_743_phi_fu_601_p4 = tmp_data_3_V_743_reg_597;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd3)) begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32 = tmp_data_3_V_743_reg_597;
    end else begin
        ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32 = ap_phi_reg_pp0_iter6_tmp_data_3_V_reg_1413;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_4_V_741_phi_fu_613_p4 = ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32;
    end else begin
        ap_phi_mux_tmp_data_4_V_741_phi_fu_613_p4 = tmp_data_4_V_741_reg_609;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd4)) begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32 = tmp_data_4_V_741_reg_609;
    end else begin
        ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32 = ap_phi_reg_pp0_iter6_tmp_data_4_V_reg_1358;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_5_V_739_phi_fu_625_p4 = ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32;
    end else begin
        ap_phi_mux_tmp_data_5_V_739_phi_fu_625_p4 = tmp_data_5_V_739_reg_621;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd5)) begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32 = tmp_data_5_V_739_reg_621;
    end else begin
        ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32 = ap_phi_reg_pp0_iter6_tmp_data_5_V_reg_1303;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_6_V_737_phi_fu_637_p4 = ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32;
    end else begin
        ap_phi_mux_tmp_data_6_V_737_phi_fu_637_p4 = tmp_data_6_V_737_reg_633;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd6)) begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32 = tmp_data_6_V_737_reg_633;
    end else begin
        ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32 = ap_phi_reg_pp0_iter6_tmp_data_6_V_reg_1248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_7_V_735_phi_fu_649_p4 = ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32;
    end else begin
        ap_phi_mux_tmp_data_7_V_735_phi_fu_649_p4 = tmp_data_7_V_735_reg_645;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd7)) begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32 = tmp_data_7_V_735_reg_645;
    end else begin
        ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32 = ap_phi_reg_pp0_iter6_tmp_data_7_V_reg_1193;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_8_V_733_phi_fu_661_p4 = ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32;
    end else begin
        ap_phi_mux_tmp_data_8_V_733_phi_fu_661_p4 = tmp_data_8_V_733_reg_657;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd8)) begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd9) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32 = tmp_data_8_V_733_reg_657;
    end else begin
        ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32 = ap_phi_reg_pp0_iter6_tmp_data_8_V_reg_1138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_mux_tmp_data_9_V_731_phi_fu_673_p4 = ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32;
    end else begin
        ap_phi_mux_tmp_data_9_V_731_phi_fu_673_p4 = tmp_data_9_V_731_reg_669;
    end
end

always @ (*) begin
    if ((out_index_reg_2249_pp0_iter5_reg == 4'd9)) begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32 = acc_0_V_reg_2284;
    end else if (((out_index_reg_2249_pp0_iter5_reg == 4'd0) | (out_index_reg_2249_pp0_iter5_reg == 4'd1) | (out_index_reg_2249_pp0_iter5_reg == 4'd2) | (out_index_reg_2249_pp0_iter5_reg == 4'd3) | (out_index_reg_2249_pp0_iter5_reg == 4'd4) | (out_index_reg_2249_pp0_iter5_reg == 4'd5) | (out_index_reg_2249_pp0_iter5_reg == 4'd6) | (out_index_reg_2249_pp0_iter5_reg == 4'd7) | (out_index_reg_2249_pp0_iter5_reg == 4'd8) | (out_index_reg_2249_pp0_iter5_reg == 4'd10) | (out_index_reg_2249_pp0_iter5_reg == 4'd11) | (out_index_reg_2249_pp0_iter5_reg == 4'd12) | (out_index_reg_2249_pp0_iter5_reg == 4'd13) | (out_index_reg_2249_pp0_iter5_reg == 4'd14) | (out_index_reg_2249_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32 = tmp_data_9_V_731_reg_669;
    end else begin
        ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32 = ap_phi_reg_pp0_iter6_tmp_data_9_V_reg_1083;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_2245 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index50_phi_fu_554_p4 = w_index_reg_2230;
    end else begin
        ap_phi_mux_w_index50_phi_fu_554_p4 = w_index50_reg_550;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        data_V_data_V_blk_n = data_V_data_V_empty_n;
    end else begin
        data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5))) begin
        data_V_data_V_read = 1'b1;
    end else begin
        data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_0_V_V_read = 1'b1;
    end else begin
        data_window_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (trunc_ln14_fu_1811_p1 == 1'd1))) begin
        data_window_0_V_V_write = 1'b1;
    end else begin
        data_window_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_1_V_V_read = 1'b1;
    end else begin
        data_window_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_179_fu_1821_p3 == 1'd1))) begin
        data_window_1_V_V_write = 1'b1;
    end else begin
        data_window_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_2_V_V_read = 1'b1;
    end else begin
        data_window_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_180_fu_1829_p3 == 1'd1))) begin
        data_window_2_V_V_write = 1'b1;
    end else begin
        data_window_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_3_V_V_read = 1'b1;
    end else begin
        data_window_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_181_fu_1837_p3 == 1'd1))) begin
        data_window_3_V_V_write = 1'b1;
    end else begin
        data_window_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_4_V_V_read = 1'b1;
    end else begin
        data_window_4_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_182_fu_1845_p3 == 1'd1))) begin
        data_window_4_V_V_write = 1'b1;
    end else begin
        data_window_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_5_V_V_read = 1'b1;
    end else begin
        data_window_5_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_183_fu_1853_p3 == 1'd1))) begin
        data_window_5_V_V_write = 1'b1;
    end else begin
        data_window_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_6_V_V_read = 1'b1;
    end else begin
        data_window_6_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_184_fu_1861_p3 == 1'd1))) begin
        data_window_6_V_V_write = 1'b1;
    end else begin
        data_window_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_7_V_V_read = 1'b1;
    end else begin
        data_window_7_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_185_fu_1869_p3 == 1'd1))) begin
        data_window_7_V_V_write = 1'b1;
    end else begin
        data_window_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        data_window_8_V_V_read = 1'b1;
    end else begin
        data_window_8_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (tmp_186_fu_1877_p3 == 1'd1))) begin
        data_window_8_V_V_write = 1'b1;
    end else begin
        data_window_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln52_fu_2022_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx20_ce0 = 1'b1;
    end else begin
        outidx20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (p_Result_s_reg_2171 == 1'd1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (p_Result_s_fu_1885_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1))) & (1'b1 == ap_CS_fsm_state5) & (p_Result_s_fu_1885_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln52_fu_2022_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1)) & (icmp_ln52_fu_2022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2000_p2 = (tmp_114_fu_1963_p18 + trunc_ln7_fu_1954_p4);

assign add_ln321_1_fu_1746_p2 = (shl_ln23_fu_1741_p2 + select_ln13_1_reg_2129);

assign add_ln321_fu_1751_p2 = (add_ln321_1_fu_1746_p2 + select_ln13_reg_2123);

assign add_ln52_fu_1815_p2 = (10'd1 + indvar_flatten52_reg_526);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14 = ((io_acc_block_signal_op220 == 1'b0) & (p_Result_s_reg_2171 == 1'd1));
end

always @ (*) begin
    ap_block_state5 = ((data_V_data_V_empty_n == 1'b0) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_186_fu_1877_p3 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (tmp_185_fu_1869_p3 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (tmp_184_fu_1861_p3 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (tmp_183_fu_1853_p3 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (tmp_182_fu_1845_p3 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (tmp_181_fu_1837_p3 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (tmp_180_fu_1829_p3 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (tmp_179_fu_1821_p3 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln14_fu_1811_p1 == 1'd1)));
end

always @ (*) begin
    ap_block_state6 = ((data_window_8_V_V_empty_n == 1'b0) | (data_window_7_V_V_empty_n == 1'b0) | (data_window_6_V_V_empty_n == 1'b0) | (data_window_5_V_V_empty_n == 1'b0) | (data_window_4_V_V_empty_n == 1'b0) | (data_window_3_V_V_empty_n == 1'b0) | (data_window_2_V_V_empty_n == 1'b0) | (data_window_1_V_V_empty_n == 1'b0) | (data_window_0_V_V_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter6_tmp_data_0_V_reg_1578 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_10_V_reg_1028 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_11_V_reg_973 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_12_V_reg_918 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_13_V_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_14_V_reg_808 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_15_V_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_1_V_reg_1523 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_2_V_reg_1468 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_3_V_reg_1413 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_4_V_reg_1358 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_5_V_reg_1303 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_6_V_reg_1248 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_7_V_reg_1193 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_8_V_reg_1138 = 'bx;

assign ap_phi_reg_pp0_iter6_tmp_data_9_V_reg_1083 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ih_fu_2017_p2 = (select_ln52_reg_2094 + 5'd1);

assign i_iw_fu_2006_p2 = (select_ln53_reg_2088 + 5'd1);

assign icmp_ln13_2_fu_1681_p2 = ((tmp_178_fu_1671_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1659_p2 = ((tmp_fu_1649_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_1917_p2 = ((ap_phi_mux_w_index50_phi_fu_554_p4 == 8'd143) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_1911_p2 = (($signed(in_index_fu_1905_p2) > $signed(32'd8)) ? 1'b1 : 1'b0);

assign icmp_ln24_1_fu_1717_p2 = ((r_2_reg_2117 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_1693_p2 = ((r_reg_2106 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_2022_p2 = ((indvar_flatten52_reg_526 == 10'd783) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_2011_p2 = ((i_iw_fu_2006_p2 == 5'd28) ? 1'b1 : 1'b0);

assign in_index_fu_1905_p2 = (ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_542_p4 + 32'd1);

assign io_acc_block_signal_op220 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign outidx20_address0 = zext_ln155_fu_1893_p1;

assign p_Result_s_fu_1885_p3 = p_Val2_s_fu_1756_p27[32'd8];

assign r_2_fu_1687_p2 = ($signed(5'd28) - $signed(select_ln53_fu_1633_p3));

assign r_fu_1665_p2 = ($signed(5'd28) - $signed(select_ln52_fu_1641_p3));

assign res_V_data_0_V_din = tmp_data_0_V_reg_1578;

assign res_V_data_10_V_din = tmp_data_10_V_reg_1028;

assign res_V_data_11_V_din = tmp_data_11_V_reg_973;

assign res_V_data_12_V_din = tmp_data_12_V_reg_918;

assign res_V_data_13_V_din = tmp_data_13_V_reg_863;

assign res_V_data_14_V_din = tmp_data_14_V_reg_808;

assign res_V_data_15_V_din = tmp_data_15_V_reg_753;

assign res_V_data_1_V_din = tmp_data_1_V_reg_1523;

assign res_V_data_2_V_din = tmp_data_2_V_reg_1468;

assign res_V_data_3_V_din = tmp_data_3_V_reg_1413;

assign res_V_data_4_V_din = tmp_data_4_V_reg_1358;

assign res_V_data_5_V_din = tmp_data_5_V_reg_1303;

assign res_V_data_6_V_din = tmp_data_6_V_reg_1248;

assign res_V_data_7_V_din = tmp_data_7_V_reg_1193;

assign res_V_data_8_V_din = tmp_data_8_V_reg_1138;

assign res_V_data_9_V_din = tmp_data_9_V_reg_1083;

assign select_ln13_1_fu_1735_p3 = ((icmp_ln13_2_reg_2112[0:0] === 1'b1) ? select_ln53_reg_2088 : select_ln23_1_fu_1727_p3);

assign select_ln13_fu_1711_p3 = ((icmp_ln13_reg_2101[0:0] === 1'b1) ? select_ln52_reg_2094 : select_ln23_fu_1703_p3);

assign select_ln168_fu_1942_p3 = ((icmp_ln168_reg_2240[0:0] === 1'b1) ? 32'd0 : in_index_reg_2235);

assign select_ln23_1_fu_1727_p3 = ((icmp_ln24_1_fu_1717_p2[0:0] === 1'b1) ? sub_ln23_2_fu_1722_p2 : 5'd2);

assign select_ln23_fu_1703_p3 = ((icmp_ln24_fu_1693_p2[0:0] === 1'b1) ? sub_ln23_fu_1698_p2 : 5'd2);

assign select_ln52_fu_1641_p3 = ((icmp_ln5355_reg_493[0:0] === 1'b1) ? i_ih56_reg_482 : h_idx_assign53_reg_515);

assign select_ln53_fu_1633_p3 = ((icmp_ln5355_reg_493[0:0] === 1'b1) ? 5'd0 : wp_idx54_reg_504);

assign shl_ln23_fu_1741_p2 = select_ln13_reg_2123 << 5'd2;

assign start_out = real_start;

assign sub_ln23_2_fu_1722_p2 = (5'd5 - r_2_reg_2117);

assign sub_ln23_fu_1698_p2 = (5'd5 - r_reg_2106);

assign tmp_113_fu_1927_p10 = in_index_0_i_i_i_i51_reg_538[3:0];

assign tmp_178_fu_1671_p4 = {{select_ln53_fu_1633_p3[4:1]}};

assign tmp_179_fu_1821_p3 = p_Val2_s_fu_1756_p27[32'd1];

assign tmp_180_fu_1829_p3 = p_Val2_s_fu_1756_p27[32'd2];

assign tmp_181_fu_1837_p3 = p_Val2_s_fu_1756_p27[32'd3];

assign tmp_182_fu_1845_p3 = p_Val2_s_fu_1756_p27[32'd4];

assign tmp_183_fu_1853_p3 = p_Val2_s_fu_1756_p27[32'd5];

assign tmp_184_fu_1861_p3 = p_Val2_s_fu_1756_p27[32'd6];

assign tmp_185_fu_1869_p3 = p_Val2_s_fu_1756_p27[32'd7];

assign tmp_186_fu_1877_p3 = p_Val2_s_fu_1756_p27[32'd8];

assign tmp_fu_1649_p4 = {{select_ln52_fu_1641_p3[4:1]}};

assign trunc_ln14_fu_1811_p1 = p_Val2_s_fu_1756_p27[0:0];

assign trunc_ln7_fu_1954_p4 = {{r_V_reg_2279[19:4]}};

assign w2_V_address0 = zext_ln155_fu_1893_p1;

assign w_index_fu_1899_p2 = (8'd1 + ap_phi_mux_w_index50_phi_fu_554_p4);

assign zext_ln155_fu_1893_p1 = ap_phi_mux_w_index50_phi_fu_554_p4;

endmodule //conv_2d_cl_array_array_ap_fixed_16u_config2_s
