

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch'
================================================================
* Date:           Thu May 29 09:36:40 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    4819|  17512|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4855|  17609|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|     33|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1  |        0|   0|  4819|  17512|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                              |                                                        |        0|   0|  4819|  17512|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_i_fu_321_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |convInp_4_read          |   9|          2|    1|          2|
    |mvOut_m_buffer_9_write  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|    5|         12|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |mul_i_reg_327                                                                   |  30|   0|   32|          2|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  36|   0|   38|          2|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|convInp_4_dout                   |   in|   32|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_num_data_valid         |   in|    3|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_fifo_cap               |   in|    3|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_empty_n                |   in|    1|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_read                   |  out|    1|     ap_fifo|                     convInp_4|       pointer|
|mvOut_m_buffer_9_din             |  out|   32|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_num_data_valid  |   in|    3|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_fifo_cap        |   in|    3|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_full_n          |   in|    1|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_write           |  out|    1|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|p_read                           |   in|   30|     ap_none|                        p_read|        scalar|
|p_ZL8weights1_0_address0         |  out|    6|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_0_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_0_q0               |   in|   32|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_1_address0         |  out|    6|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_1_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_1_q0               |   in|   32|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_2_address0         |  out|    6|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_2_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_2_q0               |   in|   32|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_3_address0         |  out|    6|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_3_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_3_q0               |   in|   32|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_4_address0         |  out|    6|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_4_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_4_q0               |   in|   32|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_5_address0         |  out|    6|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_5_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_5_q0               |   in|   32|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_6_address0         |  out|    6|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_6_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_6_q0               |   in|   32|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_7_address0         |  out|    6|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_7_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_7_q0               |   in|   32|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_8_address0         |  out|    6|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_8_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_8_q0               |   in|   32|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_9_address0         |  out|    6|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_9_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_9_q0               |   in|   32|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_10_address0        |  out|    6|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_10_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_10_q0              |   in|   32|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_11_address0        |  out|    6|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_11_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_11_q0              |   in|   32|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_12_address0        |  out|    6|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_12_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_12_q0              |   in|   32|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_13_address0        |  out|    6|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_13_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_13_q0              |   in|   32|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_14_address0        |  out|    6|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_14_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_14_q0              |   in|   32|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_15_address0        |  out|    6|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_15_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_15_q0              |   in|   32|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_16_address0        |  out|    6|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_16_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_16_q0              |   in|   32|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_17_address0        |  out|    6|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_17_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_17_q0              |   in|   32|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_18_address0        |  out|    6|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_18_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_18_q0              |   in|   32|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_19_address0        |  out|    6|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_19_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_19_q0              |   in|   32|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_20_address0        |  out|    6|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_20_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_20_q0              |   in|   32|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_21_address0        |  out|    6|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_21_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_21_q0              |   in|   32|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_22_address0        |  out|    6|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_22_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_22_q0              |   in|   32|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_23_address0        |  out|    6|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_23_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_23_q0              |   in|   32|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_24_address0        |  out|    6|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_24_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_24_q0              |   in|   32|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_25_address0        |  out|    6|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_25_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_25_q0              |   in|   32|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_26_address0        |  out|    6|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_26_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_26_q0              |   in|   32|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_27_address0        |  out|    6|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_27_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_27_q0              |   in|   32|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_28_address0        |  out|    6|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_28_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_28_q0              |   in|   32|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_29_address0        |  out|    6|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_29_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_29_q0              |   in|   32|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_30_address0        |  out|    6|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_30_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_30_q0              |   in|   32|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_31_address0        |  out|    6|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8weights1_31_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8weights1_31_q0              |   in|   32|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8threshs1_0_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_0_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_0_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_1_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_1_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_1_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_2_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_2_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_2_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_3_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_3_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_3_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_4_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_4_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_4_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_5_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_5_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_5_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_6_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_6_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_6_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_7_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_7_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_7_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_8_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_8_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_8_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_9_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_9_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_9_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_10_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_10_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_10_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_11_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_11_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_11_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_12_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_12_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_12_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_13_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_13_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_13_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_14_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_14_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_14_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_15_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_15_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_15_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_16_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_16_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_16_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_17_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_17_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_17_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_18_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_18_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_18_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_19_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_19_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_19_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_20_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_20_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_20_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_21_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_21_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_21_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_22_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_22_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_22_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_23_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_23_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_23_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_24_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_24_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_24_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_25_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_25_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_25_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_26_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_26_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_26_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_27_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_27_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_27_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_28_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_28_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_28_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_29_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_29_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_29_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_30_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_30_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_30_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_31_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_31|         array|
|p_ZL8threshs1_31_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_31|         array|
|p_ZL8threshs1_31_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_31|         array|
+---------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_5 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read"   --->   Operation 4 'read' 'p_read_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i30 %p_read_5"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %empty, i5 0"   --->   Operation 6 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %p_read_5, i2 0"   --->   Operation 7 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%mul_i = add i32 %p_shl_i, i32 %p_shl1_i"   --->   Operation 8 'add' 'mul_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_1317 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_4, i32 %mvOut_m_buffer_9, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mvOut_m_buffer_9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_4, i32 %mvOut_m_buffer_9, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../convlayer.h:118->../top.cpp:130]   --->   Operation 14 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ convInp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mvOut_m_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8weights1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8weights1_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZL8threshs1_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_5          (read          ) [ 0000]
empty             (trunc         ) [ 0000]
p_shl_i           (bitconcatenate) [ 0000]
p_shl1_i          (bitconcatenate) [ 0000]
mul_i             (add           ) [ 0011]
empty_1317        (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln118         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="convInp_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mvOut_m_buffer_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvOut_m_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL8weights1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL8weights1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL8weights1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL8weights1_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL8weights1_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL8weights1_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL8weights1_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL8weights1_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL8weights1_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL8weights1_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL8weights1_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL8weights1_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL8weights1_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL8weights1_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL8weights1_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL8weights1_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL8weights1_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL8weights1_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL8weights1_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL8weights1_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL8weights1_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL8weights1_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL8weights1_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL8weights1_23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL8weights1_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL8weights1_25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL8weights1_26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL8weights1_27">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZL8weights1_28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZL8weights1_29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZL8weights1_30">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZL8weights1_31">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8weights1_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZL8threshs1_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZL8threshs1_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZL8threshs1_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZL8threshs1_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZL8threshs1_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZL8threshs1_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZL8threshs1_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZL8threshs1_7">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZL8threshs1_8">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZL8threshs1_9">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZL8threshs1_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL8threshs1_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL8threshs1_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL8threshs1_13">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL8threshs1_14">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL8threshs1_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL8threshs1_16">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZL8threshs1_17">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZL8threshs1_18">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZL8threshs1_19">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZL8threshs1_20">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZL8threshs1_21">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZL8threshs1_22">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZL8threshs1_23">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZL8threshs1_24">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZL8threshs1_25">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZL8threshs1_26">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZL8threshs1_27">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZL8threshs1_28">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZL8threshs1_29">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZL8threshs1_30">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZL8threshs1_31">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8threshs1_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_5_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="30" slack="0"/>
<pin id="160" dir="0" index="1" bw="30" slack="0"/>
<pin id="161" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="0" index="4" bw="32" slack="0"/>
<pin id="170" dir="0" index="5" bw="32" slack="0"/>
<pin id="171" dir="0" index="6" bw="32" slack="0"/>
<pin id="172" dir="0" index="7" bw="32" slack="0"/>
<pin id="173" dir="0" index="8" bw="32" slack="0"/>
<pin id="174" dir="0" index="9" bw="32" slack="0"/>
<pin id="175" dir="0" index="10" bw="32" slack="0"/>
<pin id="176" dir="0" index="11" bw="32" slack="0"/>
<pin id="177" dir="0" index="12" bw="32" slack="0"/>
<pin id="178" dir="0" index="13" bw="32" slack="0"/>
<pin id="179" dir="0" index="14" bw="32" slack="0"/>
<pin id="180" dir="0" index="15" bw="32" slack="0"/>
<pin id="181" dir="0" index="16" bw="32" slack="0"/>
<pin id="182" dir="0" index="17" bw="32" slack="0"/>
<pin id="183" dir="0" index="18" bw="32" slack="0"/>
<pin id="184" dir="0" index="19" bw="32" slack="0"/>
<pin id="185" dir="0" index="20" bw="32" slack="0"/>
<pin id="186" dir="0" index="21" bw="32" slack="0"/>
<pin id="187" dir="0" index="22" bw="32" slack="0"/>
<pin id="188" dir="0" index="23" bw="32" slack="0"/>
<pin id="189" dir="0" index="24" bw="32" slack="0"/>
<pin id="190" dir="0" index="25" bw="32" slack="0"/>
<pin id="191" dir="0" index="26" bw="32" slack="0"/>
<pin id="192" dir="0" index="27" bw="32" slack="0"/>
<pin id="193" dir="0" index="28" bw="32" slack="0"/>
<pin id="194" dir="0" index="29" bw="32" slack="0"/>
<pin id="195" dir="0" index="30" bw="32" slack="0"/>
<pin id="196" dir="0" index="31" bw="32" slack="0"/>
<pin id="197" dir="0" index="32" bw="32" slack="0"/>
<pin id="198" dir="0" index="33" bw="32" slack="0"/>
<pin id="199" dir="0" index="34" bw="32" slack="0"/>
<pin id="200" dir="0" index="35" bw="32" slack="0"/>
<pin id="201" dir="0" index="36" bw="16" slack="0"/>
<pin id="202" dir="0" index="37" bw="16" slack="0"/>
<pin id="203" dir="0" index="38" bw="16" slack="0"/>
<pin id="204" dir="0" index="39" bw="16" slack="0"/>
<pin id="205" dir="0" index="40" bw="16" slack="0"/>
<pin id="206" dir="0" index="41" bw="16" slack="0"/>
<pin id="207" dir="0" index="42" bw="16" slack="0"/>
<pin id="208" dir="0" index="43" bw="16" slack="0"/>
<pin id="209" dir="0" index="44" bw="16" slack="0"/>
<pin id="210" dir="0" index="45" bw="16" slack="0"/>
<pin id="211" dir="0" index="46" bw="16" slack="0"/>
<pin id="212" dir="0" index="47" bw="16" slack="0"/>
<pin id="213" dir="0" index="48" bw="16" slack="0"/>
<pin id="214" dir="0" index="49" bw="16" slack="0"/>
<pin id="215" dir="0" index="50" bw="16" slack="0"/>
<pin id="216" dir="0" index="51" bw="16" slack="0"/>
<pin id="217" dir="0" index="52" bw="16" slack="0"/>
<pin id="218" dir="0" index="53" bw="16" slack="0"/>
<pin id="219" dir="0" index="54" bw="16" slack="0"/>
<pin id="220" dir="0" index="55" bw="16" slack="0"/>
<pin id="221" dir="0" index="56" bw="16" slack="0"/>
<pin id="222" dir="0" index="57" bw="16" slack="0"/>
<pin id="223" dir="0" index="58" bw="16" slack="0"/>
<pin id="224" dir="0" index="59" bw="16" slack="0"/>
<pin id="225" dir="0" index="60" bw="16" slack="0"/>
<pin id="226" dir="0" index="61" bw="16" slack="0"/>
<pin id="227" dir="0" index="62" bw="16" slack="0"/>
<pin id="228" dir="0" index="63" bw="16" slack="0"/>
<pin id="229" dir="0" index="64" bw="16" slack="0"/>
<pin id="230" dir="0" index="65" bw="16" slack="0"/>
<pin id="231" dir="0" index="66" bw="16" slack="0"/>
<pin id="232" dir="0" index="67" bw="16" slack="0"/>
<pin id="233" dir="1" index="68" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="0"/>
<pin id="303" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_shl_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="27" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_shl1_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="30" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul_i/1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="mul_i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="134" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="234"><net_src comp="146" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="164" pin=11"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="164" pin=13"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="164" pin=14"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="164" pin=15"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="164" pin=16"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="164" pin=17"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="164" pin=18"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="164" pin=19"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="164" pin=20"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="164" pin=21"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="164" pin=22"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="164" pin=23"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="164" pin=24"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="164" pin=25"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="164" pin=26"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="164" pin=27"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="164" pin=28"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="164" pin=29"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="164" pin=30"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="164" pin=31"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="164" pin=32"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="164" pin=33"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="164" pin=34"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="164" pin=35"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="164" pin=36"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="164" pin=37"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="164" pin=38"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="164" pin=39"/></net>

<net id="273"><net_src comp="78" pin="0"/><net_sink comp="164" pin=40"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="164" pin=41"/></net>

<net id="275"><net_src comp="82" pin="0"/><net_sink comp="164" pin=42"/></net>

<net id="276"><net_src comp="84" pin="0"/><net_sink comp="164" pin=43"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="164" pin=44"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="164" pin=45"/></net>

<net id="279"><net_src comp="90" pin="0"/><net_sink comp="164" pin=46"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="164" pin=47"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="164" pin=48"/></net>

<net id="282"><net_src comp="96" pin="0"/><net_sink comp="164" pin=49"/></net>

<net id="283"><net_src comp="98" pin="0"/><net_sink comp="164" pin=50"/></net>

<net id="284"><net_src comp="100" pin="0"/><net_sink comp="164" pin=51"/></net>

<net id="285"><net_src comp="102" pin="0"/><net_sink comp="164" pin=52"/></net>

<net id="286"><net_src comp="104" pin="0"/><net_sink comp="164" pin=53"/></net>

<net id="287"><net_src comp="106" pin="0"/><net_sink comp="164" pin=54"/></net>

<net id="288"><net_src comp="108" pin="0"/><net_sink comp="164" pin=55"/></net>

<net id="289"><net_src comp="110" pin="0"/><net_sink comp="164" pin=56"/></net>

<net id="290"><net_src comp="112" pin="0"/><net_sink comp="164" pin=57"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="164" pin=58"/></net>

<net id="292"><net_src comp="116" pin="0"/><net_sink comp="164" pin=59"/></net>

<net id="293"><net_src comp="118" pin="0"/><net_sink comp="164" pin=60"/></net>

<net id="294"><net_src comp="120" pin="0"/><net_sink comp="164" pin=61"/></net>

<net id="295"><net_src comp="122" pin="0"/><net_sink comp="164" pin=62"/></net>

<net id="296"><net_src comp="124" pin="0"/><net_sink comp="164" pin=63"/></net>

<net id="297"><net_src comp="126" pin="0"/><net_sink comp="164" pin=64"/></net>

<net id="298"><net_src comp="128" pin="0"/><net_sink comp="164" pin=65"/></net>

<net id="299"><net_src comp="130" pin="0"/><net_sink comp="164" pin=66"/></net>

<net id="300"><net_src comp="132" pin="0"/><net_sink comp="164" pin=67"/></net>

<net id="304"><net_src comp="158" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="136" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="138" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="140" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="158" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="142" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="305" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mvOut_m_buffer_9 | {2 3 }
	Port: p_ZL8weights1_0 | {}
	Port: p_ZL8weights1_1 | {}
	Port: p_ZL8weights1_2 | {}
	Port: p_ZL8weights1_3 | {}
	Port: p_ZL8weights1_4 | {}
	Port: p_ZL8weights1_5 | {}
	Port: p_ZL8weights1_6 | {}
	Port: p_ZL8weights1_7 | {}
	Port: p_ZL8weights1_8 | {}
	Port: p_ZL8weights1_9 | {}
	Port: p_ZL8weights1_10 | {}
	Port: p_ZL8weights1_11 | {}
	Port: p_ZL8weights1_12 | {}
	Port: p_ZL8weights1_13 | {}
	Port: p_ZL8weights1_14 | {}
	Port: p_ZL8weights1_15 | {}
	Port: p_ZL8weights1_16 | {}
	Port: p_ZL8weights1_17 | {}
	Port: p_ZL8weights1_18 | {}
	Port: p_ZL8weights1_19 | {}
	Port: p_ZL8weights1_20 | {}
	Port: p_ZL8weights1_21 | {}
	Port: p_ZL8weights1_22 | {}
	Port: p_ZL8weights1_23 | {}
	Port: p_ZL8weights1_24 | {}
	Port: p_ZL8weights1_25 | {}
	Port: p_ZL8weights1_26 | {}
	Port: p_ZL8weights1_27 | {}
	Port: p_ZL8weights1_28 | {}
	Port: p_ZL8weights1_29 | {}
	Port: p_ZL8weights1_30 | {}
	Port: p_ZL8weights1_31 | {}
	Port: p_ZL8threshs1_0 | {}
	Port: p_ZL8threshs1_1 | {}
	Port: p_ZL8threshs1_2 | {}
	Port: p_ZL8threshs1_3 | {}
	Port: p_ZL8threshs1_4 | {}
	Port: p_ZL8threshs1_5 | {}
	Port: p_ZL8threshs1_6 | {}
	Port: p_ZL8threshs1_7 | {}
	Port: p_ZL8threshs1_8 | {}
	Port: p_ZL8threshs1_9 | {}
	Port: p_ZL8threshs1_10 | {}
	Port: p_ZL8threshs1_11 | {}
	Port: p_ZL8threshs1_12 | {}
	Port: p_ZL8threshs1_13 | {}
	Port: p_ZL8threshs1_14 | {}
	Port: p_ZL8threshs1_15 | {}
	Port: p_ZL8threshs1_16 | {}
	Port: p_ZL8threshs1_17 | {}
	Port: p_ZL8threshs1_18 | {}
	Port: p_ZL8threshs1_19 | {}
	Port: p_ZL8threshs1_20 | {}
	Port: p_ZL8threshs1_21 | {}
	Port: p_ZL8threshs1_22 | {}
	Port: p_ZL8threshs1_23 | {}
	Port: p_ZL8threshs1_24 | {}
	Port: p_ZL8threshs1_25 | {}
	Port: p_ZL8threshs1_26 | {}
	Port: p_ZL8threshs1_27 | {}
	Port: p_ZL8threshs1_28 | {}
	Port: p_ZL8threshs1_29 | {}
	Port: p_ZL8threshs1_30 | {}
	Port: p_ZL8threshs1_31 | {}
 - Input state : 
	Port: Matrix_Vector_Activate_Batch : convInp_4 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_read | {1 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_3 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_4 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_5 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_6 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_7 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_8 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_9 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_10 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_11 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_12 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_13 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_14 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_15 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_16 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_17 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_18 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_19 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_20 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_21 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_22 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_23 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_24 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_25 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_26 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_27 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_28 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_29 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_30 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8weights1_31 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_0 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_1 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_2 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_3 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_4 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_5 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_6 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_7 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_8 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_9 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_10 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_11 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_12 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_13 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_14 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_15 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_16 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_17 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_18 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_19 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_20 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_21 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_22 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_23 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_24 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_25 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_26 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_27 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_28 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_29 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_30 | {2 3 }
	Port: Matrix_Vector_Activate_Batch : p_ZL8threshs1_31 | {2 3 }
  - Chain level:
	State 1
		p_shl_i : 1
		mul_i : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164 | 101.632 |   4522  |  17526  |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    add   |                            mul_i_fu_321                           |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   read   |                        p_read_5_read_fu_158                       |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                            empty_fu_301                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                           p_shl_i_fu_305                          |    0    |    0    |    0    |
|          |                          p_shl1_i_fu_313                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   | 101.632 |   4522  |  17565  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|mul_i_reg_327|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   101  |  4522  |  17565 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |   101  |  4554  |  17565 |
+-----------+--------+--------+--------+
