**RV Day 1 - Introduction to RISC-V Instruction Set Architecture and GNU compiler toolchain**

Chapter1: Introduction to RISC-V Keywords
[here](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/blob/main/week2/RvDay1_Labwork/RV1_1_Intro_to_RISC-V_Keywords.md)
    
            Topic1: Introduction to RISC-V ISA
            Topic2: From apps to Hardware
            Topic3: Detail description of course content


Chapter2: Labwork for RISC-V software toolchain
[here](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/blob/main/week2/RvDay1_Labwork/RV1_2_Labwork_SwToolChain.md)
    
            Topic1: C-Program to compute sum from 1 to N numbers.
            Topic2: RISC-V gcc and disassemble
            Topic3: Spike simulation and debug

Chapter3: Integer number representation.
[here](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/blob/main/week2/RvDay1_Labwork/RV1_3_Integer_Number_Representation.md)

            Topic1: 64bit Number system for unsigned Numbers.
            Topic2: 64bit Number system for signed Numbers.
            Topic3: Lab for Signed and unsigned numbers.

---------------------------------------------------------------------------------------------------------------------------------
