// Seed: 42702881
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5
);
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    id_16,
    input logic id_3,
    id_17,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input uwire id_14
);
  wire id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_6,
      id_8,
      id_1,
      id_8
  );
  always id_16 = id_3;
  uwire id_20, id_21;
  assign id_20 = id_11 && !id_6;
  final id_16 <= 1;
endmodule
