/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [19:0] _02_;
  wire [19:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [29:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_24z & celloutsig_0_25z[4]);
  assign celloutsig_0_40z = ~(_00_ & _01_);
  assign celloutsig_0_22z = ~(celloutsig_0_11z & celloutsig_0_12z);
  assign celloutsig_0_35z = !(celloutsig_0_21z ? celloutsig_0_1z : celloutsig_0_34z[3]);
  assign celloutsig_0_38z = !(celloutsig_0_32z[4] ? celloutsig_0_31z : celloutsig_0_31z);
  assign celloutsig_0_5z = !(in_data[42] ? in_data[54] : celloutsig_0_1z);
  assign celloutsig_1_19z = !(celloutsig_1_14z[5] ? celloutsig_1_2z : celloutsig_1_5z[1]);
  assign celloutsig_0_6z = !(in_data[50] ? celloutsig_0_5z : celloutsig_0_0z);
  assign celloutsig_0_17z = !(celloutsig_0_7z[0] ? celloutsig_0_14z : celloutsig_0_2z);
  assign celloutsig_0_28z = !(celloutsig_0_24z ? celloutsig_0_14z : celloutsig_0_20z);
  assign celloutsig_1_15z = ~in_data[137];
  assign celloutsig_0_21z = ~celloutsig_0_12z;
  assign celloutsig_0_24z = ~celloutsig_0_7z[1];
  assign celloutsig_0_29z = ~celloutsig_0_5z;
  reg [19:0] _18_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 20'h00000;
    else _18_ <= { celloutsig_0_23z, _02_[18:15], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z };
  assign { _03_[19:16], _00_, _03_[14:3], _01_, _03_[1:0] } = _18_;
  reg [3:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_7z[2:1], celloutsig_0_5z, celloutsig_0_1z };
  assign _02_[18:15] = _19_;
  assign celloutsig_1_4z = { celloutsig_1_0z[4:3], celloutsig_1_3z } / { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_7z[1:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_6z } / { 1'h1, in_data[80:68], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_1z = ! in_data[173:171];
  assign celloutsig_0_10z = ! { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = ! in_data[47:14];
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z } || { celloutsig_0_25z[3:2], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_24z, _02_[18:15] };
  assign celloutsig_0_20z = { celloutsig_0_13z[7:3], _02_[18:15] } || { celloutsig_0_13z[11:4], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_9z[8:4], celloutsig_0_23z } || { celloutsig_0_25z[15:11], celloutsig_0_11z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } || { in_data[90], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[54:49] < in_data[39:34];
  assign celloutsig_0_43z = { celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_33z } < { celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_44z = { celloutsig_0_18z[11:0], celloutsig_0_35z } < { celloutsig_0_25z[6:1], _02_[18:15], celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[60:48], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z } < { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_18z[13:2], celloutsig_0_21z, celloutsig_0_3z } < celloutsig_0_18z[18:3];
  assign celloutsig_1_6z = celloutsig_1_4z[3:0] % { 1'h1, in_data[162:160] };
  assign celloutsig_0_3z = celloutsig_0_1z ? { in_data[53:52], 1'h1 } : 3'h0;
  assign celloutsig_0_45z = celloutsig_0_26z ? { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_16z } : { _03_[7:6], celloutsig_0_30z };
  assign celloutsig_1_18z = celloutsig_1_6z[0] ? { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_15z } : { celloutsig_1_0z[5:1], celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_7z[1] ? { in_data[91], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } : { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_3z[1] ? in_data[44:32] : { in_data[40:30], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_17z ? { celloutsig_0_7z[2:1], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_11z } : { in_data[71:67], celloutsig_0_14z };
  assign celloutsig_0_34z = ~ { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_1_3z = ~ in_data[168:165];
  assign celloutsig_0_33z = & { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[182:169] };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_16z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[86:71] };
  assign celloutsig_0_4z = celloutsig_0_3z[0] & celloutsig_0_3z[2];
  assign celloutsig_0_14z = celloutsig_0_3z[2] & celloutsig_0_4z;
  assign celloutsig_1_14z = { celloutsig_1_5z[27:25], celloutsig_1_6z } >> { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_9z[6:5], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_15z } >> { celloutsig_0_13z[12:2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[102:97] >>> in_data[159:154];
  assign celloutsig_1_5z = { in_data[187:168], celloutsig_1_4z, celloutsig_1_3z } >>> { in_data[163:135], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } >>> { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } >>> in_data[77:69];
  assign celloutsig_0_32z = { celloutsig_0_25z[3], celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_10z } ^ celloutsig_0_25z[8:2];
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[26] & celloutsig_0_0z));
  assign { _02_[19], _02_[14:0] } = { celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z };
  assign { _03_[15], _03_[2] } = { _00_, _01_ };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
