#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Jun 07 13:52:03 2014
# Process ID: 10860
# Log file: C:/kc705_bist/kc705_bist.runs/impl_1/system_wrapper.vdi
# Journal file: C:/kc705_bist/kc705_bist.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Feature available: Internal_bitstream
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_buf_0/system_eth_buf_0_board.xdc] for cell 'system_i/axi_ethernet_0/eth_buf/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_buf_0/system_eth_buf_0_board.xdc] for cell 'system_i/axi_ethernet_0/eth_buf/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0_board.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0_board.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1389.270 ; gain = 515.688
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_proc_sys_reset_1_0/system_proc_sys_reset_1_0_board.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0.xdc] for cell 'system_i/rst_mig_7series_0_200M'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0.xdc] for cell 'system_i/rst_mig_7series_0_200M'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_200M'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_200M'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [C:/kc705_bist/kc705_bist.srcs/constrs_1/imports/kc705_bist/system.xdc]
Finished Parsing XDC File [C:/kc705_bist/kc705_bist.srcs/constrs_1/imports/kc705_bist/system.xdc]
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_buf_0/synth/system_eth_buf_0.xdc] for cell 'system_i/axi_ethernet_0/eth_buf/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_buf_0/synth/system_eth_buf_0.xdc] for cell 'system_i/axi_ethernet_0/eth_buf/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0_clocks.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0_clocks.xdc:6]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1432.738 ; gain = 11.891
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_eth_mac_0/synth/system_eth_mac_0_clocks.xdc] for cell 'system_i/axi_ethernet_0/eth_mac/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [c:/kc705_bist/kc705_bist.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/kc705_bist/kc705_bist.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 852 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 19 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 452 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

link_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:01 . Memory (MB): peak = 1436.980 ; gain = 1244.617
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.980 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 133def600

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.980 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 9 load pin(s).
INFO: [Opt 31-10] Eliminated 2439 cells.
Phase 2 Constant Propagation | Checksum: 1ebd301d1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1436.980 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_curr_word.
WARNING: [Opt 31-6] Deleting driverless net: system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 10107 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 7371 unconnected cells.
Phase 3 Sweep | Checksum: 136827779

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 1436.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 136827779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.980 ; gain = 0.000
Implement Debug Cores | Checksum: 78939b17
Logic Optimization | Checksum: 78939b17

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 257 BRAM(s) out of a total of 292 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 256 newly gated: 18 Total Ports: 584
Ending PowerOpt Patch Enables Task | Checksum: 1387be9c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1894.063 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1387be9c6

Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1894.063 ; gain = 457.082
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:30 . Memory (MB): peak = 1894.063 ; gain = 457.082
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.063 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1894.063 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 3b5279bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 1ab400ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 1ab400ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 1ab400ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 118f8de17

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 118f8de17

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 195674db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1894.063 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus led_8bits_tri_o with more than one IO standard is found. Components associated with this bus are: 
	led_8bits_tri_o[7] of IOStandard LVCMOS25
	led_8bits_tri_o[6] of IOStandard LVCMOS25
	led_8bits_tri_o[5] of IOStandard LVCMOS25
	led_8bits_tri_o[4] of IOStandard LVCMOS25
	led_8bits_tri_o[3] of IOStandard LVCMOS15
	led_8bits_tri_o[2] of IOStandard LVCMOS15
	led_8bits_tri_o[1] of IOStandard LVCMOS15
	led_8bits_tri_o[0] of IOStandard LVCMOS15
WARNING: [Place 30-12] An IO Bus push_buttons_5bits_tri_i with more than one IO standard is found. Components associated with this bus are: 
	push_buttons_5bits_tri_i[4] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[3] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[2] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[1] of IOStandard LVCMOS15
	push_buttons_5bits_tri_i[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y2
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 195674db

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 195674db

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 0dc83a6d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c0d1798

Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 13bf95677

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 11e8480f6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:13 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 17ad1ca5f

Time (s): cpu = 00:03:35 ; elapsed = 00:02:18 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 17d6d7af8

Time (s): cpu = 00:03:36 ; elapsed = 00:02:19 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 17d6d7af8

Time (s): cpu = 00:03:36 ; elapsed = 00:02:19 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 21f220032

Time (s): cpu = 00:03:36 ; elapsed = 00:02:19 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 23d050517

Time (s): cpu = 00:03:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 23d050517

Time (s): cpu = 00:03:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 23d050517

Time (s): cpu = 00:03:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 20839854a

Time (s): cpu = 00:07:01 ; elapsed = 00:04:42 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 20839854a

Time (s): cpu = 00:07:01 ; elapsed = 00:04:42 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2c0901cff

Time (s): cpu = 00:07:48 ; elapsed = 00:05:13 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 28777eca1

Time (s): cpu = 00:07:50 ; elapsed = 00:05:14 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 36f156918

Time (s): cpu = 00:08:16 ; elapsed = 00:05:29 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 2d9fde276

Time (s): cpu = 00:08:17 ; elapsed = 00:05:30 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 33e1cca29

Time (s): cpu = 00:08:53 ; elapsed = 00:06:06 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 33e1cca29

Time (s): cpu = 00:08:59 ; elapsed = 00:06:11 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 33e1cca29

Time (s): cpu = 00:08:59 ; elapsed = 00:06:12 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a1753181

Time (s): cpu = 00:09:00 ; elapsed = 00:06:13 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:04 ; elapsed = 00:07:00 . Memory (MB): peak = 1894.063 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:05 ; elapsed = 00:07:01 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:05 ; elapsed = 00:07:01 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:05 ; elapsed = 00:07:02 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:06 ; elapsed = 00:07:02 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1ef59f7cb

Time (s): cpu = 00:10:06 ; elapsed = 00:07:03 . Memory (MB): peak = 1894.063 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 21b6d664d

Time (s): cpu = 00:10:07 ; elapsed = 00:07:03 . Memory (MB): peak = 1894.063 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21b6d664d

Time (s): cpu = 00:10:07 ; elapsed = 00:07:03 . Memory (MB): peak = 1894.063 ; gain = 0.000
Ending Placer Task | Checksum: 11e6dcc4b

Time (s): cpu = 00:00:00 ; elapsed = 00:07:03 . Memory (MB): peak = 1894.063 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:17 ; elapsed = 00:07:11 . Memory (MB): peak = 1894.063 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1894.063 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1894.063 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1894.063 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0504b63

Time (s): cpu = 00:02:40 ; elapsed = 00:02:03 . Memory (MB): peak = 1947.504 ; gain = 53.441

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0504b63

Time (s): cpu = 00:02:42 ; elapsed = 00:02:05 . Memory (MB): peak = 1947.504 ; gain = 53.441
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 15048e64c

Time (s): cpu = 00:03:58 ; elapsed = 00:02:54 . Memory (MB): peak = 2063.164 ; gain = 169.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.142  | TNS=0      | WHS=-0.473 | THS=-3.89e+03|

Phase 2 Router Initialization | Checksum: 15048e64c

Time (s): cpu = 00:04:29 ; elapsed = 00:03:15 . Memory (MB): peak = 2063.164 ; gain = 169.102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 170648406

Time (s): cpu = 00:05:58 ; elapsed = 00:04:07 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5162
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11495fec1

Time (s): cpu = 00:07:16 ; elapsed = 00:04:56 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.186 | TNS=-0.412 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: bade0daf

Time (s): cpu = 00:07:19 ; elapsed = 00:04:58 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: bade0daf

Time (s): cpu = 00:07:23 ; elapsed = 00:05:02 . Memory (MB): peak = 2135.461 ; gain = 241.398
Phase 4.1.2 GlobIterForTiming | Checksum: fa1c55ad

Time (s): cpu = 00:07:33 ; elapsed = 00:05:12 . Memory (MB): peak = 2135.461 ; gain = 241.398
Phase 4.1 Global Iteration 0 | Checksum: fa1c55ad

Time (s): cpu = 00:07:33 ; elapsed = 00:05:12 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11d89cc51

Time (s): cpu = 00:07:50 ; elapsed = 00:05:24 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.108  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11d89cc51

Time (s): cpu = 00:07:51 ; elapsed = 00:05:25 . Memory (MB): peak = 2135.461 ; gain = 241.398
Phase 4 Rip-up And Reroute | Checksum: 11d89cc51

Time (s): cpu = 00:07:51 ; elapsed = 00:05:26 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 11d89cc51

Time (s): cpu = 00:08:02 ; elapsed = 00:05:32 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 11d89cc51

Time (s): cpu = 00:08:03 ; elapsed = 00:05:32 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 11d89cc51

Time (s): cpu = 00:08:03 ; elapsed = 00:05:33 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11d89cc51

Time (s): cpu = 00:08:21 ; elapsed = 00:05:43 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0      | WHS=0.05   | THS=0      |

Phase 7 Post Hold Fix | Checksum: 11d89cc51

Time (s): cpu = 00:08:21 ; elapsed = 00:05:43 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.08693 %
  Global Horizontal Routing Utilization  = 5.79412 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11d89cc51

Time (s): cpu = 00:08:22 ; elapsed = 00:05:44 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11d89cc51

Time (s): cpu = 00:08:22 ; elapsed = 00:05:44 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 88496d25

Time (s): cpu = 00:08:29 ; elapsed = 00:05:51 . Memory (MB): peak = 2135.461 ; gain = 241.398

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.124  | TNS=0      | WHS=0.05   | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 88496d25

Time (s): cpu = 00:08:29 ; elapsed = 00:05:51 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 88496d25

Time (s): cpu = 00:00:00 ; elapsed = 00:05:51 . Memory (MB): peak = 2135.461 ; gain = 241.398

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:05:51 . Memory (MB): peak = 2135.461 ; gain = 241.398
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:50 ; elapsed = 00:06:02 . Memory (MB): peak = 2135.461 ; gain = 241.398
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.461 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2135.461 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/kc705_bist/kc705_bist.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.563 ; gain = 37.102
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2279.855 ; gain = 107.293
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE. Acceptable value is 200.
WARNING: [Power 33-246] Failed to set toggle rate as <const0> is a constant net.
WARNING: [Power 33-246] Failed to set toggle rate as <const0> is a constant net.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE__0. Acceptable value is 200.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2391.301 ; gain = 111.445
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/kc705_bist/kc705_bist.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:59 ; elapsed = 00:02:50 . Memory (MB): peak = 2811.152 ; gain = 419.402
INFO: [Common 17-206] Exiting Vivado at Sat Jun 07 14:15:35 2014...
