
FreeRTOS_LoRaWAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d738  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e30  0801d878  0801d878  0002d878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e6a8  0801e6a8  00030118  2**0
                  CONTENTS
  4 .ARM          00000008  0801e6a8  0801e6a8  0002e6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e6b0  0801e6b0  00030118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e6b0  0801e6b0  0002e6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e6b4  0801e6b4  0002e6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  0801e6b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043e4  20000118  0801e7d0  00030118  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044fc  0801e7d0  000344fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00030118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a07d  00000000  00000000  00030142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b042  00000000  00000000  0007a1bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003808  00000000  00000000  00085208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000033b0  00000000  00000000  00088a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac30  00000000  00000000  0008bdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000460fc  00000000  00000000  000b69f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d586c  00000000  00000000  000fcaec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d2358  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e6a8  00000000  00000000  001d23a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000118 	.word	0x20000118
 800015c:	00000000 	.word	0x00000000
 8000160:	0801d860 	.word	0x0801d860

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000011c 	.word	0x2000011c
 800017c:	0801d860 	.word	0x0801d860

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__gedf2>:
 8000508:	f04f 3cff 	mov.w	ip, #4294967295
 800050c:	e006      	b.n	800051c <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__ledf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	e002      	b.n	800051c <__cmpdf2+0x4>
 8000516:	bf00      	nop

08000518 <__cmpdf2>:
 8000518:	f04f 0c01 	mov.w	ip, #1
 800051c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000520:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000524:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000528:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800052c:	bf18      	it	ne
 800052e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000532:	d01b      	beq.n	800056c <__cmpdf2+0x54>
 8000534:	b001      	add	sp, #4
 8000536:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800053a:	bf0c      	ite	eq
 800053c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000540:	ea91 0f03 	teqne	r1, r3
 8000544:	bf02      	ittt	eq
 8000546:	ea90 0f02 	teqeq	r0, r2
 800054a:	2000      	moveq	r0, #0
 800054c:	4770      	bxeq	lr
 800054e:	f110 0f00 	cmn.w	r0, #0
 8000552:	ea91 0f03 	teq	r1, r3
 8000556:	bf58      	it	pl
 8000558:	4299      	cmppl	r1, r3
 800055a:	bf08      	it	eq
 800055c:	4290      	cmpeq	r0, r2
 800055e:	bf2c      	ite	cs
 8000560:	17d8      	asrcs	r0, r3, #31
 8000562:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000566:	f040 0001 	orr.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000574:	d102      	bne.n	800057c <__cmpdf2+0x64>
 8000576:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800057a:	d107      	bne.n	800058c <__cmpdf2+0x74>
 800057c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000584:	d1d6      	bne.n	8000534 <__cmpdf2+0x1c>
 8000586:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800058a:	d0d3      	beq.n	8000534 <__cmpdf2+0x1c>
 800058c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__aeabi_cdrcmple>:
 8000594:	4684      	mov	ip, r0
 8000596:	4610      	mov	r0, r2
 8000598:	4662      	mov	r2, ip
 800059a:	468c      	mov	ip, r1
 800059c:	4619      	mov	r1, r3
 800059e:	4663      	mov	r3, ip
 80005a0:	e000      	b.n	80005a4 <__aeabi_cdcmpeq>
 80005a2:	bf00      	nop

080005a4 <__aeabi_cdcmpeq>:
 80005a4:	b501      	push	{r0, lr}
 80005a6:	f7ff ffb7 	bl	8000518 <__cmpdf2>
 80005aa:	2800      	cmp	r0, #0
 80005ac:	bf48      	it	mi
 80005ae:	f110 0f00 	cmnmi.w	r0, #0
 80005b2:	bd01      	pop	{r0, pc}

080005b4 <__aeabi_dcmpeq>:
 80005b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b8:	f7ff fff4 	bl	80005a4 <__aeabi_cdcmpeq>
 80005bc:	bf0c      	ite	eq
 80005be:	2001      	moveq	r0, #1
 80005c0:	2000      	movne	r0, #0
 80005c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c6:	bf00      	nop

080005c8 <__aeabi_dcmplt>:
 80005c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005cc:	f7ff ffea 	bl	80005a4 <__aeabi_cdcmpeq>
 80005d0:	bf34      	ite	cc
 80005d2:	2001      	movcc	r0, #1
 80005d4:	2000      	movcs	r0, #0
 80005d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005da:	bf00      	nop

080005dc <__aeabi_dcmple>:
 80005dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e0:	f7ff ffe0 	bl	80005a4 <__aeabi_cdcmpeq>
 80005e4:	bf94      	ite	ls
 80005e6:	2001      	movls	r0, #1
 80005e8:	2000      	movhi	r0, #0
 80005ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ee:	bf00      	nop

080005f0 <__aeabi_dcmpge>:
 80005f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f4:	f7ff ffce 	bl	8000594 <__aeabi_cdrcmple>
 80005f8:	bf94      	ite	ls
 80005fa:	2001      	movls	r0, #1
 80005fc:	2000      	movhi	r0, #0
 80005fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000602:	bf00      	nop

08000604 <__aeabi_dcmpgt>:
 8000604:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000608:	f7ff ffc4 	bl	8000594 <__aeabi_cdrcmple>
 800060c:	bf34      	ite	cc
 800060e:	2001      	movcc	r0, #1
 8000610:	2000      	movcs	r0, #0
 8000612:	f85d fb08 	ldr.w	pc, [sp], #8
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_frsub>:
 8000668:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800066c:	e002      	b.n	8000674 <__addsf3>
 800066e:	bf00      	nop

08000670 <__aeabi_fsub>:
 8000670:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000674 <__addsf3>:
 8000674:	0042      	lsls	r2, r0, #1
 8000676:	bf1f      	itttt	ne
 8000678:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800067c:	ea92 0f03 	teqne	r2, r3
 8000680:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000684:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000688:	d06a      	beq.n	8000760 <__addsf3+0xec>
 800068a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800068e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000692:	bfc1      	itttt	gt
 8000694:	18d2      	addgt	r2, r2, r3
 8000696:	4041      	eorgt	r1, r0
 8000698:	4048      	eorgt	r0, r1
 800069a:	4041      	eorgt	r1, r0
 800069c:	bfb8      	it	lt
 800069e:	425b      	neglt	r3, r3
 80006a0:	2b19      	cmp	r3, #25
 80006a2:	bf88      	it	hi
 80006a4:	4770      	bxhi	lr
 80006a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006b2:	bf18      	it	ne
 80006b4:	4240      	negne	r0, r0
 80006b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006c2:	bf18      	it	ne
 80006c4:	4249      	negne	r1, r1
 80006c6:	ea92 0f03 	teq	r2, r3
 80006ca:	d03f      	beq.n	800074c <__addsf3+0xd8>
 80006cc:	f1a2 0201 	sub.w	r2, r2, #1
 80006d0:	fa41 fc03 	asr.w	ip, r1, r3
 80006d4:	eb10 000c 	adds.w	r0, r0, ip
 80006d8:	f1c3 0320 	rsb	r3, r3, #32
 80006dc:	fa01 f103 	lsl.w	r1, r1, r3
 80006e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006e4:	d502      	bpl.n	80006ec <__addsf3+0x78>
 80006e6:	4249      	negs	r1, r1
 80006e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006f0:	d313      	bcc.n	800071a <__addsf3+0xa6>
 80006f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006f6:	d306      	bcc.n	8000706 <__addsf3+0x92>
 80006f8:	0840      	lsrs	r0, r0, #1
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	f102 0201 	add.w	r2, r2, #1
 8000702:	2afe      	cmp	r2, #254	; 0xfe
 8000704:	d251      	bcs.n	80007aa <__addsf3+0x136>
 8000706:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800070a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800070e:	bf08      	it	eq
 8000710:	f020 0001 	biceq.w	r0, r0, #1
 8000714:	ea40 0003 	orr.w	r0, r0, r3
 8000718:	4770      	bx	lr
 800071a:	0049      	lsls	r1, r1, #1
 800071c:	eb40 0000 	adc.w	r0, r0, r0
 8000720:	3a01      	subs	r2, #1
 8000722:	bf28      	it	cs
 8000724:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000728:	d2ed      	bcs.n	8000706 <__addsf3+0x92>
 800072a:	fab0 fc80 	clz	ip, r0
 800072e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000732:	ebb2 020c 	subs.w	r2, r2, ip
 8000736:	fa00 f00c 	lsl.w	r0, r0, ip
 800073a:	bfaa      	itet	ge
 800073c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000740:	4252      	neglt	r2, r2
 8000742:	4318      	orrge	r0, r3
 8000744:	bfbc      	itt	lt
 8000746:	40d0      	lsrlt	r0, r2
 8000748:	4318      	orrlt	r0, r3
 800074a:	4770      	bx	lr
 800074c:	f092 0f00 	teq	r2, #0
 8000750:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000754:	bf06      	itte	eq
 8000756:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800075a:	3201      	addeq	r2, #1
 800075c:	3b01      	subne	r3, #1
 800075e:	e7b5      	b.n	80006cc <__addsf3+0x58>
 8000760:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000764:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000768:	bf18      	it	ne
 800076a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800076e:	d021      	beq.n	80007b4 <__addsf3+0x140>
 8000770:	ea92 0f03 	teq	r2, r3
 8000774:	d004      	beq.n	8000780 <__addsf3+0x10c>
 8000776:	f092 0f00 	teq	r2, #0
 800077a:	bf08      	it	eq
 800077c:	4608      	moveq	r0, r1
 800077e:	4770      	bx	lr
 8000780:	ea90 0f01 	teq	r0, r1
 8000784:	bf1c      	itt	ne
 8000786:	2000      	movne	r0, #0
 8000788:	4770      	bxne	lr
 800078a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800078e:	d104      	bne.n	800079a <__addsf3+0x126>
 8000790:	0040      	lsls	r0, r0, #1
 8000792:	bf28      	it	cs
 8000794:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000798:	4770      	bx	lr
 800079a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800079e:	bf3c      	itt	cc
 80007a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80007a4:	4770      	bxcc	lr
 80007a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b2:	4770      	bx	lr
 80007b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b8:	bf16      	itet	ne
 80007ba:	4608      	movne	r0, r1
 80007bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007c0:	4601      	movne	r1, r0
 80007c2:	0242      	lsls	r2, r0, #9
 80007c4:	bf06      	itte	eq
 80007c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007ca:	ea90 0f01 	teqeq	r0, r1
 80007ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007d2:	4770      	bx	lr

080007d4 <__aeabi_ui2f>:
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e004      	b.n	80007e4 <__aeabi_i2f+0x8>
 80007da:	bf00      	nop

080007dc <__aeabi_i2f>:
 80007dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	ea5f 0c00 	movs.w	ip, r0
 80007e8:	bf08      	it	eq
 80007ea:	4770      	bxeq	lr
 80007ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007f0:	4601      	mov	r1, r0
 80007f2:	f04f 0000 	mov.w	r0, #0
 80007f6:	e01c      	b.n	8000832 <__aeabi_l2f+0x2a>

080007f8 <__aeabi_ul2f>:
 80007f8:	ea50 0201 	orrs.w	r2, r0, r1
 80007fc:	bf08      	it	eq
 80007fe:	4770      	bxeq	lr
 8000800:	f04f 0300 	mov.w	r3, #0
 8000804:	e00a      	b.n	800081c <__aeabi_l2f+0x14>
 8000806:	bf00      	nop

08000808 <__aeabi_l2f>:
 8000808:	ea50 0201 	orrs.w	r2, r0, r1
 800080c:	bf08      	it	eq
 800080e:	4770      	bxeq	lr
 8000810:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000814:	d502      	bpl.n	800081c <__aeabi_l2f+0x14>
 8000816:	4240      	negs	r0, r0
 8000818:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800081c:	ea5f 0c01 	movs.w	ip, r1
 8000820:	bf02      	ittt	eq
 8000822:	4684      	moveq	ip, r0
 8000824:	4601      	moveq	r1, r0
 8000826:	2000      	moveq	r0, #0
 8000828:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800082c:	bf08      	it	eq
 800082e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000832:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000836:	fabc f28c 	clz	r2, ip
 800083a:	3a08      	subs	r2, #8
 800083c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000840:	db10      	blt.n	8000864 <__aeabi_l2f+0x5c>
 8000842:	fa01 fc02 	lsl.w	ip, r1, r2
 8000846:	4463      	add	r3, ip
 8000848:	fa00 fc02 	lsl.w	ip, r0, r2
 800084c:	f1c2 0220 	rsb	r2, r2, #32
 8000850:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000854:	fa20 f202 	lsr.w	r2, r0, r2
 8000858:	eb43 0002 	adc.w	r0, r3, r2
 800085c:	bf08      	it	eq
 800085e:	f020 0001 	biceq.w	r0, r0, #1
 8000862:	4770      	bx	lr
 8000864:	f102 0220 	add.w	r2, r2, #32
 8000868:	fa01 fc02 	lsl.w	ip, r1, r2
 800086c:	f1c2 0220 	rsb	r2, r2, #32
 8000870:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000874:	fa21 f202 	lsr.w	r2, r1, r2
 8000878:	eb43 0002 	adc.w	r0, r3, r2
 800087c:	bf08      	it	eq
 800087e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000882:	4770      	bx	lr

08000884 <__aeabi_fmul>:
 8000884:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000888:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800088c:	bf1e      	ittt	ne
 800088e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000892:	ea92 0f0c 	teqne	r2, ip
 8000896:	ea93 0f0c 	teqne	r3, ip
 800089a:	d06f      	beq.n	800097c <__aeabi_fmul+0xf8>
 800089c:	441a      	add	r2, r3
 800089e:	ea80 0c01 	eor.w	ip, r0, r1
 80008a2:	0240      	lsls	r0, r0, #9
 80008a4:	bf18      	it	ne
 80008a6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008aa:	d01e      	beq.n	80008ea <__aeabi_fmul+0x66>
 80008ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008b0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008b4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b8:	fba0 3101 	umull	r3, r1, r0, r1
 80008bc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008c0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008c4:	bf3e      	ittt	cc
 80008c6:	0049      	lslcc	r1, r1, #1
 80008c8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008cc:	005b      	lslcc	r3, r3, #1
 80008ce:	ea40 0001 	orr.w	r0, r0, r1
 80008d2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008d6:	2afd      	cmp	r2, #253	; 0xfd
 80008d8:	d81d      	bhi.n	8000916 <__aeabi_fmul+0x92>
 80008da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008e2:	bf08      	it	eq
 80008e4:	f020 0001 	biceq.w	r0, r0, #1
 80008e8:	4770      	bx	lr
 80008ea:	f090 0f00 	teq	r0, #0
 80008ee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008f2:	bf08      	it	eq
 80008f4:	0249      	lsleq	r1, r1, #9
 80008f6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008fa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008fe:	3a7f      	subs	r2, #127	; 0x7f
 8000900:	bfc2      	ittt	gt
 8000902:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000906:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800090a:	4770      	bxgt	lr
 800090c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000910:	f04f 0300 	mov.w	r3, #0
 8000914:	3a01      	subs	r2, #1
 8000916:	dc5d      	bgt.n	80009d4 <__aeabi_fmul+0x150>
 8000918:	f112 0f19 	cmn.w	r2, #25
 800091c:	bfdc      	itt	le
 800091e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000922:	4770      	bxle	lr
 8000924:	f1c2 0200 	rsb	r2, r2, #0
 8000928:	0041      	lsls	r1, r0, #1
 800092a:	fa21 f102 	lsr.w	r1, r1, r2
 800092e:	f1c2 0220 	rsb	r2, r2, #32
 8000932:	fa00 fc02 	lsl.w	ip, r0, r2
 8000936:	ea5f 0031 	movs.w	r0, r1, rrx
 800093a:	f140 0000 	adc.w	r0, r0, #0
 800093e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000942:	bf08      	it	eq
 8000944:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000948:	4770      	bx	lr
 800094a:	f092 0f00 	teq	r2, #0
 800094e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000952:	bf02      	ittt	eq
 8000954:	0040      	lsleq	r0, r0, #1
 8000956:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800095a:	3a01      	subeq	r2, #1
 800095c:	d0f9      	beq.n	8000952 <__aeabi_fmul+0xce>
 800095e:	ea40 000c 	orr.w	r0, r0, ip
 8000962:	f093 0f00 	teq	r3, #0
 8000966:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800096a:	bf02      	ittt	eq
 800096c:	0049      	lsleq	r1, r1, #1
 800096e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000972:	3b01      	subeq	r3, #1
 8000974:	d0f9      	beq.n	800096a <__aeabi_fmul+0xe6>
 8000976:	ea41 010c 	orr.w	r1, r1, ip
 800097a:	e78f      	b.n	800089c <__aeabi_fmul+0x18>
 800097c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000980:	ea92 0f0c 	teq	r2, ip
 8000984:	bf18      	it	ne
 8000986:	ea93 0f0c 	teqne	r3, ip
 800098a:	d00a      	beq.n	80009a2 <__aeabi_fmul+0x11e>
 800098c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000990:	bf18      	it	ne
 8000992:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000996:	d1d8      	bne.n	800094a <__aeabi_fmul+0xc6>
 8000998:	ea80 0001 	eor.w	r0, r0, r1
 800099c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009a0:	4770      	bx	lr
 80009a2:	f090 0f00 	teq	r0, #0
 80009a6:	bf17      	itett	ne
 80009a8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009ac:	4608      	moveq	r0, r1
 80009ae:	f091 0f00 	teqne	r1, #0
 80009b2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009b6:	d014      	beq.n	80009e2 <__aeabi_fmul+0x15e>
 80009b8:	ea92 0f0c 	teq	r2, ip
 80009bc:	d101      	bne.n	80009c2 <__aeabi_fmul+0x13e>
 80009be:	0242      	lsls	r2, r0, #9
 80009c0:	d10f      	bne.n	80009e2 <__aeabi_fmul+0x15e>
 80009c2:	ea93 0f0c 	teq	r3, ip
 80009c6:	d103      	bne.n	80009d0 <__aeabi_fmul+0x14c>
 80009c8:	024b      	lsls	r3, r1, #9
 80009ca:	bf18      	it	ne
 80009cc:	4608      	movne	r0, r1
 80009ce:	d108      	bne.n	80009e2 <__aeabi_fmul+0x15e>
 80009d0:	ea80 0001 	eor.w	r0, r0, r1
 80009d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009e0:	4770      	bx	lr
 80009e2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bx	lr

080009ec <__aeabi_fdiv>:
 80009ec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009f0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009f4:	bf1e      	ittt	ne
 80009f6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009fa:	ea92 0f0c 	teqne	r2, ip
 80009fe:	ea93 0f0c 	teqne	r3, ip
 8000a02:	d069      	beq.n	8000ad8 <__aeabi_fdiv+0xec>
 8000a04:	eba2 0203 	sub.w	r2, r2, r3
 8000a08:	ea80 0c01 	eor.w	ip, r0, r1
 8000a0c:	0249      	lsls	r1, r1, #9
 8000a0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a12:	d037      	beq.n	8000a84 <__aeabi_fdiv+0x98>
 8000a14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a24:	428b      	cmp	r3, r1
 8000a26:	bf38      	it	cc
 8000a28:	005b      	lslcc	r3, r3, #1
 8000a2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a32:	428b      	cmp	r3, r1
 8000a34:	bf24      	itt	cs
 8000a36:	1a5b      	subcs	r3, r3, r1
 8000a38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a40:	bf24      	itt	cs
 8000a42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a4e:	bf24      	itt	cs
 8000a50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a5c:	bf24      	itt	cs
 8000a5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a66:	011b      	lsls	r3, r3, #4
 8000a68:	bf18      	it	ne
 8000a6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a6e:	d1e0      	bne.n	8000a32 <__aeabi_fdiv+0x46>
 8000a70:	2afd      	cmp	r2, #253	; 0xfd
 8000a72:	f63f af50 	bhi.w	8000916 <__aeabi_fmul+0x92>
 8000a76:	428b      	cmp	r3, r1
 8000a78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a7c:	bf08      	it	eq
 8000a7e:	f020 0001 	biceq.w	r0, r0, #1
 8000a82:	4770      	bx	lr
 8000a84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a8c:	327f      	adds	r2, #127	; 0x7f
 8000a8e:	bfc2      	ittt	gt
 8000a90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a98:	4770      	bxgt	lr
 8000a9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a9e:	f04f 0300 	mov.w	r3, #0
 8000aa2:	3a01      	subs	r2, #1
 8000aa4:	e737      	b.n	8000916 <__aeabi_fmul+0x92>
 8000aa6:	f092 0f00 	teq	r2, #0
 8000aaa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aae:	bf02      	ittt	eq
 8000ab0:	0040      	lsleq	r0, r0, #1
 8000ab2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ab6:	3a01      	subeq	r2, #1
 8000ab8:	d0f9      	beq.n	8000aae <__aeabi_fdiv+0xc2>
 8000aba:	ea40 000c 	orr.w	r0, r0, ip
 8000abe:	f093 0f00 	teq	r3, #0
 8000ac2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac6:	bf02      	ittt	eq
 8000ac8:	0049      	lsleq	r1, r1, #1
 8000aca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ace:	3b01      	subeq	r3, #1
 8000ad0:	d0f9      	beq.n	8000ac6 <__aeabi_fdiv+0xda>
 8000ad2:	ea41 010c 	orr.w	r1, r1, ip
 8000ad6:	e795      	b.n	8000a04 <__aeabi_fdiv+0x18>
 8000ad8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000adc:	ea92 0f0c 	teq	r2, ip
 8000ae0:	d108      	bne.n	8000af4 <__aeabi_fdiv+0x108>
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	f47f af7d 	bne.w	80009e2 <__aeabi_fmul+0x15e>
 8000ae8:	ea93 0f0c 	teq	r3, ip
 8000aec:	f47f af70 	bne.w	80009d0 <__aeabi_fmul+0x14c>
 8000af0:	4608      	mov	r0, r1
 8000af2:	e776      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000af4:	ea93 0f0c 	teq	r3, ip
 8000af8:	d104      	bne.n	8000b04 <__aeabi_fdiv+0x118>
 8000afa:	024b      	lsls	r3, r1, #9
 8000afc:	f43f af4c 	beq.w	8000998 <__aeabi_fmul+0x114>
 8000b00:	4608      	mov	r0, r1
 8000b02:	e76e      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000b04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b08:	bf18      	it	ne
 8000b0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b0e:	d1ca      	bne.n	8000aa6 <__aeabi_fdiv+0xba>
 8000b10:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b14:	f47f af5c 	bne.w	80009d0 <__aeabi_fmul+0x14c>
 8000b18:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b1c:	f47f af3c 	bne.w	8000998 <__aeabi_fmul+0x114>
 8000b20:	e75f      	b.n	80009e2 <__aeabi_fmul+0x15e>
 8000b22:	bf00      	nop

08000b24 <__aeabi_f2iz>:
 8000b24:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b28:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b2c:	d30f      	bcc.n	8000b4e <__aeabi_f2iz+0x2a>
 8000b2e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b32:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b36:	d90d      	bls.n	8000b54 <__aeabi_f2iz+0x30>
 8000b38:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b40:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b44:	fa23 f002 	lsr.w	r0, r3, r2
 8000b48:	bf18      	it	ne
 8000b4a:	4240      	negne	r0, r0
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr
 8000b54:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b58:	d101      	bne.n	8000b5e <__aeabi_f2iz+0x3a>
 8000b5a:	0242      	lsls	r2, r0, #9
 8000b5c:	d105      	bne.n	8000b6a <__aeabi_f2iz+0x46>
 8000b5e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000b62:	bf08      	it	eq
 8000b64:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_uldivmod>:
 8000b70:	b953      	cbnz	r3, 8000b88 <__aeabi_uldivmod+0x18>
 8000b72:	b94a      	cbnz	r2, 8000b88 <__aeabi_uldivmod+0x18>
 8000b74:	2900      	cmp	r1, #0
 8000b76:	bf08      	it	eq
 8000b78:	2800      	cmpeq	r0, #0
 8000b7a:	bf1c      	itt	ne
 8000b7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b80:	f04f 30ff 	movne.w	r0, #4294967295
 8000b84:	f000 b974 	b.w	8000e70 <__aeabi_idiv0>
 8000b88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b90:	f000 f806 	bl	8000ba0 <__udivmoddi4>
 8000b94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b9c:	b004      	add	sp, #16
 8000b9e:	4770      	bx	lr

08000ba0 <__udivmoddi4>:
 8000ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba4:	9e08      	ldr	r6, [sp, #32]
 8000ba6:	460d      	mov	r5, r1
 8000ba8:	4604      	mov	r4, r0
 8000baa:	4688      	mov	r8, r1
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d14d      	bne.n	8000c4c <__udivmoddi4+0xac>
 8000bb0:	428a      	cmp	r2, r1
 8000bb2:	4694      	mov	ip, r2
 8000bb4:	d968      	bls.n	8000c88 <__udivmoddi4+0xe8>
 8000bb6:	fab2 f282 	clz	r2, r2
 8000bba:	b152      	cbz	r2, 8000bd2 <__udivmoddi4+0x32>
 8000bbc:	fa01 f302 	lsl.w	r3, r1, r2
 8000bc0:	f1c2 0120 	rsb	r1, r2, #32
 8000bc4:	fa20 f101 	lsr.w	r1, r0, r1
 8000bc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bcc:	ea41 0803 	orr.w	r8, r1, r3
 8000bd0:	4094      	lsls	r4, r2
 8000bd2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000bd6:	0c21      	lsrs	r1, r4, #16
 8000bd8:	fbb8 fef5 	udiv	lr, r8, r5
 8000bdc:	fa1f f78c 	uxth.w	r7, ip
 8000be0:	fb05 831e 	mls	r3, r5, lr, r8
 8000be4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000be8:	fb0e f107 	mul.w	r1, lr, r7
 8000bec:	4299      	cmp	r1, r3
 8000bee:	d90b      	bls.n	8000c08 <__udivmoddi4+0x68>
 8000bf0:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf4:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000bf8:	f080 811e 	bcs.w	8000e38 <__udivmoddi4+0x298>
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	f240 811b 	bls.w	8000e38 <__udivmoddi4+0x298>
 8000c02:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c06:	4463      	add	r3, ip
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000c10:	fb05 3310 	mls	r3, r5, r0, r3
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	fb00 f707 	mul.w	r7, r0, r7
 8000c1c:	42a7      	cmp	r7, r4
 8000c1e:	d90a      	bls.n	8000c36 <__udivmoddi4+0x96>
 8000c20:	eb1c 0404 	adds.w	r4, ip, r4
 8000c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c28:	f080 8108 	bcs.w	8000e3c <__udivmoddi4+0x29c>
 8000c2c:	42a7      	cmp	r7, r4
 8000c2e:	f240 8105 	bls.w	8000e3c <__udivmoddi4+0x29c>
 8000c32:	4464      	add	r4, ip
 8000c34:	3802      	subs	r0, #2
 8000c36:	1be4      	subs	r4, r4, r7
 8000c38:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	b11e      	cbz	r6, 8000c48 <__udivmoddi4+0xa8>
 8000c40:	40d4      	lsrs	r4, r2
 8000c42:	2300      	movs	r3, #0
 8000c44:	e9c6 4300 	strd	r4, r3, [r6]
 8000c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4c:	428b      	cmp	r3, r1
 8000c4e:	d908      	bls.n	8000c62 <__udivmoddi4+0xc2>
 8000c50:	2e00      	cmp	r6, #0
 8000c52:	f000 80ee 	beq.w	8000e32 <__udivmoddi4+0x292>
 8000c56:	2100      	movs	r1, #0
 8000c58:	e9c6 0500 	strd	r0, r5, [r6]
 8000c5c:	4608      	mov	r0, r1
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	fab3 f183 	clz	r1, r3
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d14a      	bne.n	8000d00 <__udivmoddi4+0x160>
 8000c6a:	42ab      	cmp	r3, r5
 8000c6c:	d302      	bcc.n	8000c74 <__udivmoddi4+0xd4>
 8000c6e:	4282      	cmp	r2, r0
 8000c70:	f200 80f9 	bhi.w	8000e66 <__udivmoddi4+0x2c6>
 8000c74:	1a84      	subs	r4, r0, r2
 8000c76:	eb65 0303 	sbc.w	r3, r5, r3
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	4698      	mov	r8, r3
 8000c7e:	2e00      	cmp	r6, #0
 8000c80:	d0e2      	beq.n	8000c48 <__udivmoddi4+0xa8>
 8000c82:	e9c6 4800 	strd	r4, r8, [r6]
 8000c86:	e7df      	b.n	8000c48 <__udivmoddi4+0xa8>
 8000c88:	b902      	cbnz	r2, 8000c8c <__udivmoddi4+0xec>
 8000c8a:	deff      	udf	#255	; 0xff
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	2a00      	cmp	r2, #0
 8000c92:	f040 8091 	bne.w	8000db8 <__udivmoddi4+0x218>
 8000c96:	eba1 050c 	sub.w	r5, r1, ip
 8000c9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	fbb5 f3f7 	udiv	r3, r5, r7
 8000ca8:	fb07 5013 	mls	r0, r7, r3, r5
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000cb2:	fb0e f003 	mul.w	r0, lr, r3
 8000cb6:	42a8      	cmp	r0, r5
 8000cb8:	d908      	bls.n	8000ccc <__udivmoddi4+0x12c>
 8000cba:	eb1c 0505 	adds.w	r5, ip, r5
 8000cbe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x12a>
 8000cc4:	42a8      	cmp	r0, r5
 8000cc6:	f200 80cb 	bhi.w	8000e60 <__udivmoddi4+0x2c0>
 8000cca:	4643      	mov	r3, r8
 8000ccc:	1a2d      	subs	r5, r5, r0
 8000cce:	b2a4      	uxth	r4, r4
 8000cd0:	fbb5 f0f7 	udiv	r0, r5, r7
 8000cd4:	fb07 5510 	mls	r5, r7, r0, r5
 8000cd8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cdc:	fb0e fe00 	mul.w	lr, lr, r0
 8000ce0:	45a6      	cmp	lr, r4
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0x156>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x154>
 8000cee:	45a6      	cmp	lr, r4
 8000cf0:	f200 80bb 	bhi.w	8000e6a <__udivmoddi4+0x2ca>
 8000cf4:	4628      	mov	r0, r5
 8000cf6:	eba4 040e 	sub.w	r4, r4, lr
 8000cfa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cfe:	e79e      	b.n	8000c3e <__udivmoddi4+0x9e>
 8000d00:	f1c1 0720 	rsb	r7, r1, #32
 8000d04:	408b      	lsls	r3, r1
 8000d06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d0e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d12:	fa05 f301 	lsl.w	r3, r5, r1
 8000d16:	431c      	orrs	r4, r3
 8000d18:	40fd      	lsrs	r5, r7
 8000d1a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d1e:	fa00 f301 	lsl.w	r3, r0, r1
 8000d22:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d26:	0c20      	lsrs	r0, r4, #16
 8000d28:	fa1f fe8c 	uxth.w	lr, ip
 8000d2c:	fb09 5518 	mls	r5, r9, r8, r5
 8000d30:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000d34:	fb08 f00e 	mul.w	r0, r8, lr
 8000d38:	42a8      	cmp	r0, r5
 8000d3a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3e:	d90b      	bls.n	8000d58 <__udivmoddi4+0x1b8>
 8000d40:	eb1c 0505 	adds.w	r5, ip, r5
 8000d44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d48:	f080 8088 	bcs.w	8000e5c <__udivmoddi4+0x2bc>
 8000d4c:	42a8      	cmp	r0, r5
 8000d4e:	f240 8085 	bls.w	8000e5c <__udivmoddi4+0x2bc>
 8000d52:	f1a8 0802 	sub.w	r8, r8, #2
 8000d56:	4465      	add	r5, ip
 8000d58:	1a2d      	subs	r5, r5, r0
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000d60:	fb09 5510 	mls	r5, r9, r0, r5
 8000d64:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d6c:	45ae      	cmp	lr, r5
 8000d6e:	d908      	bls.n	8000d82 <__udivmoddi4+0x1e2>
 8000d70:	eb1c 0505 	adds.w	r5, ip, r5
 8000d74:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d78:	d26c      	bcs.n	8000e54 <__udivmoddi4+0x2b4>
 8000d7a:	45ae      	cmp	lr, r5
 8000d7c:	d96a      	bls.n	8000e54 <__udivmoddi4+0x2b4>
 8000d7e:	3802      	subs	r0, #2
 8000d80:	4465      	add	r5, ip
 8000d82:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d86:	fba0 9402 	umull	r9, r4, r0, r2
 8000d8a:	eba5 050e 	sub.w	r5, r5, lr
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	46c8      	mov	r8, r9
 8000d92:	46a6      	mov	lr, r4
 8000d94:	d356      	bcc.n	8000e44 <__udivmoddi4+0x2a4>
 8000d96:	d053      	beq.n	8000e40 <__udivmoddi4+0x2a0>
 8000d98:	b15e      	cbz	r6, 8000db2 <__udivmoddi4+0x212>
 8000d9a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d9e:	eb65 050e 	sbc.w	r5, r5, lr
 8000da2:	fa05 f707 	lsl.w	r7, r5, r7
 8000da6:	fa22 f301 	lsr.w	r3, r2, r1
 8000daa:	40cd      	lsrs	r5, r1
 8000dac:	431f      	orrs	r7, r3
 8000dae:	e9c6 7500 	strd	r7, r5, [r6]
 8000db2:	2100      	movs	r1, #0
 8000db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db8:	f1c2 0320 	rsb	r3, r2, #32
 8000dbc:	fa20 f103 	lsr.w	r1, r0, r3
 8000dc0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc4:	fa25 f303 	lsr.w	r3, r5, r3
 8000dc8:	4095      	lsls	r5, r2
 8000dca:	430d      	orrs	r5, r1
 8000dcc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fbb3 f1f7 	udiv	r1, r3, r7
 8000dd8:	fb07 3011 	mls	r0, r7, r1, r3
 8000ddc:	0c2b      	lsrs	r3, r5, #16
 8000dde:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000de2:	fb01 f00e 	mul.w	r0, r1, lr
 8000de6:	4298      	cmp	r0, r3
 8000de8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x260>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000df6:	d22f      	bcs.n	8000e58 <__udivmoddi4+0x2b8>
 8000df8:	4298      	cmp	r0, r3
 8000dfa:	d92d      	bls.n	8000e58 <__udivmoddi4+0x2b8>
 8000dfc:	3902      	subs	r1, #2
 8000dfe:	4463      	add	r3, ip
 8000e00:	1a1b      	subs	r3, r3, r0
 8000e02:	b2ad      	uxth	r5, r5
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3310 	mls	r3, r7, r0, r3
 8000e0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e10:	fb00 f30e 	mul.w	r3, r0, lr
 8000e14:	42ab      	cmp	r3, r5
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x28a>
 8000e18:	eb1c 0505 	adds.w	r5, ip, r5
 8000e1c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e20:	d216      	bcs.n	8000e50 <__udivmoddi4+0x2b0>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	d914      	bls.n	8000e50 <__udivmoddi4+0x2b0>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4465      	add	r5, ip
 8000e2a:	1aed      	subs	r5, r5, r3
 8000e2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e30:	e738      	b.n	8000ca4 <__udivmoddi4+0x104>
 8000e32:	4631      	mov	r1, r6
 8000e34:	4630      	mov	r0, r6
 8000e36:	e707      	b.n	8000c48 <__udivmoddi4+0xa8>
 8000e38:	4686      	mov	lr, r0
 8000e3a:	e6e5      	b.n	8000c08 <__udivmoddi4+0x68>
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	e6fa      	b.n	8000c36 <__udivmoddi4+0x96>
 8000e40:	454b      	cmp	r3, r9
 8000e42:	d2a9      	bcs.n	8000d98 <__udivmoddi4+0x1f8>
 8000e44:	ebb9 0802 	subs.w	r8, r9, r2
 8000e48:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	e7a3      	b.n	8000d98 <__udivmoddi4+0x1f8>
 8000e50:	4640      	mov	r0, r8
 8000e52:	e7ea      	b.n	8000e2a <__udivmoddi4+0x28a>
 8000e54:	4620      	mov	r0, r4
 8000e56:	e794      	b.n	8000d82 <__udivmoddi4+0x1e2>
 8000e58:	4641      	mov	r1, r8
 8000e5a:	e7d1      	b.n	8000e00 <__udivmoddi4+0x260>
 8000e5c:	46d0      	mov	r8, sl
 8000e5e:	e77b      	b.n	8000d58 <__udivmoddi4+0x1b8>
 8000e60:	3b02      	subs	r3, #2
 8000e62:	4465      	add	r5, ip
 8000e64:	e732      	b.n	8000ccc <__udivmoddi4+0x12c>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e709      	b.n	8000c7e <__udivmoddi4+0xde>
 8000e6a:	4464      	add	r4, ip
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	e742      	b.n	8000cf6 <__udivmoddi4+0x156>

08000e70 <__aeabi_idiv0>:
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4013      	ands	r3, r2
 8000e96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e98:	68fb      	ldr	r3, [r7, #12]
}
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eb0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000eba:	4013      	ands	r3, r2
 8000ebc:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr

08000ec8 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000ecc:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <MX_ADC_Init+0x94>)
 8000ece:	4a24      	ldr	r2, [pc, #144]	; (8000f60 <MX_ADC_Init+0x98>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <MX_ADC_Init+0x94>)
 8000ed4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000ed8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000eda:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <MX_ADC_Init+0x94>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	; (8000f5c <MX_ADC_Init+0x94>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <MX_ADC_Init+0x94>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <MX_ADC_Init+0x94>)
 8000eee:	2204      	movs	r2, #4
 8000ef0:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <MX_ADC_Init+0x94>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MX_ADC_Init+0x94>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f18:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f2c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000f34:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f36:	2207      	movs	r2, #7
 8000f38:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f48:	4804      	ldr	r0, [pc, #16]	; (8000f5c <MX_ADC_Init+0x94>)
 8000f4a:	f001 feb7 	bl	8002cbc <HAL_ADC_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000f54:	f000 fad2 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000134 	.word	0x20000134
 8000f60:	40012400 	.word	0x40012400

08000f64 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <HAL_ADC_MspInit+0x24>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d103      	bne.n	8000f7e <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f76:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f7a:	f7ff ff7b 	bl	8000e74 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40012400 	.word	0x40012400

08000f8c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a05      	ldr	r2, [pc, #20]	; (8000fb0 <HAL_ADC_MspDeInit+0x24>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d103      	bne.n	8000fa6 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8000f9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fa2:	f7ff ff7f 	bl	8000ea4 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40012400 	.word	0x40012400

08000fb4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8000fb8:	4b03      	ldr	r3, [pc, #12]	; (8000fc8 <SYS_InitMeasurement+0x14>)
 8000fba:	4a04      	ldr	r2, [pc, #16]	; (8000fcc <SYS_InitMeasurement+0x18>)
 8000fbc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000134 	.word	0x20000134
 8000fcc:	40012400 	.word	0x40012400

08000fd0 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8000fde:	f000 f871 	bl	80010c4 <SYS_GetBatteryLevel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 8000fe6:	4830      	ldr	r0, [pc, #192]	; (80010a8 <SYS_GetTemperatureLevel+0xd8>)
 8000fe8:	f000 f8a0 	bl	800112c <ADC_ReadChannels>
 8000fec:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8000fee:	4b2f      	ldr	r3, [pc, #188]	; (80010ac <SYS_GetTemperatureLevel+0xdc>)
 8000ff0:	881a      	ldrh	r2, [r3, #0]
 8000ff2:	4b2f      	ldr	r3, [pc, #188]	; (80010b0 <SYS_GetTemperatureLevel+0xe0>)
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d026      	beq.n	8001048 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8000ffa:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <SYS_GetTemperatureLevel+0xdc>)
 8000ffc:	881a      	ldrh	r2, [r3, #0]
 8000ffe:	4b2c      	ldr	r3, [pc, #176]	; (80010b0 <SYS_GetTemperatureLevel+0xe0>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	429a      	cmp	r2, r3
 8001004:	d01c      	beq.n	8001040 <SYS_GetTemperatureLevel+0x70>
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	089b      	lsrs	r3, r3, #2
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <SYS_GetTemperatureLevel+0xe4>)
 8001012:	fba2 2303 	umull	r2, r3, r2, r3
 8001016:	095b      	lsrs	r3, r3, #5
 8001018:	461a      	mov	r2, r3
 800101a:	4b25      	ldr	r3, [pc, #148]	; (80010b0 <SYS_GetTemperatureLevel+0xe0>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2264      	movs	r2, #100	; 0x64
 8001022:	fb03 f202 	mul.w	r2, r3, r2
 8001026:	4b21      	ldr	r3, [pc, #132]	; (80010ac <SYS_GetTemperatureLevel+0xdc>)
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	4619      	mov	r1, r3
 800102c:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <SYS_GetTemperatureLevel+0xe0>)
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	1acb      	subs	r3, r1, r3
 8001032:	fb92 f3f3 	sdiv	r3, r2, r3
 8001036:	b29b      	uxth	r3, r3
 8001038:	331e      	adds	r3, #30
 800103a:	b29b      	uxth	r3, r3
 800103c:	b21b      	sxth	r3, r3
 800103e:	e001      	b.n	8001044 <SYS_GetTemperatureLevel+0x74>
 8001040:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001044:	81fb      	strh	r3, [r7, #14]
 8001046:	e01c      	b.n	8001082 <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001048:	88fb      	ldrh	r3, [r7, #6]
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	fb03 f202 	mul.w	r2, r3, r2
 8001050:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <SYS_GetTemperatureLevel+0xe8>)
 8001052:	fba3 1302 	umull	r1, r3, r3, r2
 8001056:	1ad2      	subs	r2, r2, r3
 8001058:	0852      	lsrs	r2, r2, #1
 800105a:	4413      	add	r3, r2
 800105c:	0adb      	lsrs	r3, r3, #11
 800105e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001062:	fb02 f303 	mul.w	r3, r2, r3
 8001066:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 800106a:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 800106e:	4a13      	ldr	r2, [pc, #76]	; (80010bc <SYS_GetTemperatureLevel+0xec>)
 8001070:	fb82 1203 	smull	r1, r2, r2, r3
 8001074:	1292      	asrs	r2, r2, #10
 8001076:	17db      	asrs	r3, r3, #31
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	b29b      	uxth	r3, r3
 800107c:	331e      	adds	r3, #30
 800107e:	b29b      	uxth	r3, r3
 8001080:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 8001082:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <SYS_GetTemperatureLevel+0xf0>)
 800108a:	2201      	movs	r2, #1
 800108c:	2100      	movs	r1, #0
 800108e:	2001      	movs	r0, #1
 8001090:	f01b f84a 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001094:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 800109c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	b0001000 	.word	0xb0001000
 80010ac:	1fff75c8 	.word	0x1fff75c8
 80010b0:	1fff75a8 	.word	0x1fff75a8
 80010b4:	09ee009f 	.word	0x09ee009f
 80010b8:	00100101 	.word	0x00100101
 80010bc:	68db8bad 	.word	0x68db8bad
 80010c0:	0801d878 	.word	0x0801d878

080010c4 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80010d2:	4813      	ldr	r0, [pc, #76]	; (8001120 <SYS_GetBatteryLevel+0x5c>)
 80010d4:	f000 f82a 	bl	800112c <ADC_ReadChannels>
 80010d8:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	80fb      	strh	r3, [r7, #6]
 80010e4:	e016      	b.n	8001114 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80010e6:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <SYS_GetBatteryLevel+0x60>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d00b      	beq.n	800110a <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <SYS_GetBatteryLevel+0x60>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	f640 43e4 	movw	r3, #3300	; 0xce4
 80010fc:	fb03 f202 	mul.w	r2, r3, r2
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	fbb2 f3f3 	udiv	r3, r2, r3
 8001106:	80fb      	strh	r3, [r7, #6]
 8001108:	e004      	b.n	8001114 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800110a:	4a07      	ldr	r2, [pc, #28]	; (8001128 <SYS_GetBatteryLevel+0x64>)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001112:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001114:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	b4002000 	.word	0xb4002000
 8001124:	1fff75aa 	.word	0x1fff75aa
 8001128:	004c08d8 	.word	0x004c08d8

0800112c <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001138:	f107 0308 	add.w	r3, r7, #8
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001144:	f7ff fec0 	bl	8000ec8 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001148:	481a      	ldr	r0, [pc, #104]	; (80011b4 <ADC_ReadChannels+0x88>)
 800114a:	f002 fb9d 	bl	8003888 <HAL_ADCEx_Calibration_Start>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001154:	f000 f9d2 	bl	80014fc <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	4619      	mov	r1, r3
 800116a:	4812      	ldr	r0, [pc, #72]	; (80011b4 <ADC_ReadChannels+0x88>)
 800116c:	f002 f904 	bl	8003378 <HAL_ADC_ConfigChannel>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001176:	f000 f9c1 	bl	80014fc <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800117a:	480e      	ldr	r0, [pc, #56]	; (80011b4 <ADC_ReadChannels+0x88>)
 800117c:	f001 ffe0 	bl	8003140 <HAL_ADC_Start>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001186:	f000 f9b9 	bl	80014fc <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800118a:	f04f 31ff 	mov.w	r1, #4294967295
 800118e:	4809      	ldr	r0, [pc, #36]	; (80011b4 <ADC_ReadChannels+0x88>)
 8001190:	f002 f84e 	bl	8003230 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 8001194:	4807      	ldr	r0, [pc, #28]	; (80011b4 <ADC_ReadChannels+0x88>)
 8001196:	f002 f819 	bl	80031cc <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800119a:	4806      	ldr	r0, [pc, #24]	; (80011b4 <ADC_ReadChannels+0x88>)
 800119c:	f002 f8df 	bl	800335e <HAL_ADC_GetValue>
 80011a0:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 80011a2:	4804      	ldr	r0, [pc, #16]	; (80011b4 <ADC_ReadChannels+0x88>)
 80011a4:	f001 ff50 	bl	8003048 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 80011a8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000134 	.word	0x20000134

080011b8 <PreSleepProcessing>:
/* GetIdleTaskMemory prototype (linked to static allocation support) */
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize );

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
/* place for user code */
  HAL_LPTIM_Counter_Start_IT(&hlptim1,
			*ulExpectedIdleTime * LSI_VALUE / 1000);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80011c8:	fb02 f303 	mul.w	r3, r2, r3
  HAL_LPTIM_Counter_Start_IT(&hlptim1,
 80011cc:	4a07      	ldr	r2, [pc, #28]	; (80011ec <PreSleepProcessing+0x34>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	099b      	lsrs	r3, r3, #6
 80011d4:	4619      	mov	r1, r3
 80011d6:	4806      	ldr	r0, [pc, #24]	; (80011f0 <PreSleepProcessing+0x38>)
 80011d8:	f003 fca4 	bl	8004b24 <HAL_LPTIM_Counter_Start_IT>
  /*Enter Low Power Mode*/
  // HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80011dc:	2101      	movs	r1, #1
 80011de:	2000      	movs	r0, #0
 80011e0:	f004 f838 	bl	8005254 <HAL_PWR_EnterSLEEPMode>
//  *ulExpectedIdleTime = 0;
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	10624dd3 	.word	0x10624dd3
 80011f0:	200009ec 	.word	0x200009ec

080011f4 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
/* place for user code */
  HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <PostSleepProcessing+0x1c>)
 80011fe:	f003 fd33 	bl	8004c68 <HAL_LPTIM_Counter_Stop_IT>
  SystemClock_Config();
 8001202:	f000 f89d 	bl	8001340 <SystemClock_Config>
  (void) ulExpectedIdleTime;
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200009ec 	.word	0x200009ec

08001214 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4a07      	ldr	r2, [pc, #28]	; (8001240 <vApplicationGetIdleTaskMemory+0x2c>)
 8001224:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	4a06      	ldr	r2, [pc, #24]	; (8001244 <vApplicationGetIdleTaskMemory+0x30>)
 800122a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001232:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000198 	.word	0x20000198
 8001244:	200001ec 	.word	0x200001ec

08001248 <LL_AHB1_GRP1_EnableClock>:
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001254:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001256:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4313      	orrs	r3, r2
 800125e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001264:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4013      	ands	r3, r2
 800126a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800126c:	68fb      	ldr	r3, [r7, #12]
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800127c:	2004      	movs	r0, #4
 800127e:	f7ff ffe3 	bl	8001248 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001282:	2001      	movs	r0, #1
 8001284:	f7ff ffe0 	bl	8001248 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8001288:	2200      	movs	r2, #0
 800128a:	2102      	movs	r1, #2
 800128c:	200f      	movs	r0, #15
 800128e:	f002 fc4e 	bl	8003b2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001292:	200f      	movs	r0, #15
 8001294:	f002 fc65 	bl	8003b62 <HAL_NVIC_EnableIRQ>

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}

0800129c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80012a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012ac:	f023 0218 	bic.w	r2, r3, #24
 80012b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b085      	sub	sp, #20
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4313      	orrs	r3, r2
 80012dc:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4013      	ands	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012ea:	68fb      	ldr	r3, [r7, #12]
}
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
	...

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f001 fb23 	bl	8002948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 f81d 	bl	8001340 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init();
 8001306:	f000 f8a5 	bl	8001454 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 800130a:	f000 f877 	bl	80013fc <MX_LPTIM1_Init>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
//  osThreadDef(LED_Task, StartLedTask, osPriorityNormal, 0, 128);
 // LED_TaskHandle = osThreadCreate(osThread(LED_Task), NULL);
  osThreadDef(LoRaWAN_Task, StartLoRaWANTask, osPriorityNormal, 0, 1024);
 800130e:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <main+0x40>)
 8001310:	1d3c      	adds	r4, r7, #4
 8001312:	461d      	mov	r5, r3
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800131c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaWAN_TaskHandle = osThreadCreate(osThread(LoRaWAN_Task), NULL);
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f009 f905 	bl	800a534 <osThreadCreate>
 800132a:	4603      	mov	r3, r0
 800132c:	4a03      	ldr	r2, [pc, #12]	; (800133c <main+0x44>)
 800132e:	6013      	str	r3, [r2, #0]
  osKernelStart();
 8001330:	f009 f8f9 	bl	800a526 <osKernelStart>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001334:	e7fe      	b.n	8001334 <main+0x3c>
 8001336:	bf00      	nop
 8001338:	0801d894 	.word	0x0801d894
 800133c:	20000a30 	.word	0x20000a30

08001340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b09a      	sub	sp, #104	; 0x68
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0320 	add.w	r3, r7, #32
 800134a:	2248      	movs	r2, #72	; 0x48
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f01c f9fe 	bl	801d750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
 8001364:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001366:	f003 ff67 	bl	8005238 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800136a:	2000      	movs	r0, #0
 800136c:	f7ff ff96 	bl	800129c <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001370:	4b21      	ldr	r3, [pc, #132]	; (80013f8 <SystemClock_Config+0xb8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001378:	4a1f      	ldr	r2, [pc, #124]	; (80013f8 <SystemClock_Config+0xb8>)
 800137a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b1d      	ldr	r3, [pc, #116]	; (80013f8 <SystemClock_Config+0xb8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI|RCC_OSCILLATORTYPE_LSI;
 800138c:	232c      	movs	r3, #44	; 0x2c
 800138e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001390:	2381      	movs	r3, #129	; 0x81
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001394:	2301      	movs	r3, #1
 8001396:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001398:	2300      	movs	r3, #0
 800139a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800139c:	23b0      	movs	r3, #176	; 0xb0
 800139e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013a4:	2301      	movs	r3, #1
 80013a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	4618      	mov	r0, r3
 80013b2:	f004 fa63 	bl	800587c <HAL_RCC_OscConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80013bc:	f000 f89e 	bl	80014fc <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80013c0:	234f      	movs	r3, #79	; 0x4f
 80013c2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d8:	f107 0308 	add.w	r3, r7, #8
 80013dc:	2102      	movs	r1, #2
 80013de:	4618      	mov	r0, r3
 80013e0:	f004 fde8 	bl	8005fb4 <HAL_RCC_ClockConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013ea:	f000 f887 	bl	80014fc <Error_Handler>
  }
}
 80013ee:	bf00      	nop
 80013f0:	3768      	adds	r7, #104	; 0x68
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58000400 	.word	0x58000400

080013fc <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001402:	4a13      	ldr	r2, [pc, #76]	; (8001450 <MX_LPTIM1_Init+0x54>)
 8001404:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_LPTIM1_Init+0x50>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001414:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001418:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_LPTIM1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001426:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <MX_LPTIM1_Init+0x50>)
 800142e:	2200      	movs	r2, #0
 8001430:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001432:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_LPTIM1_Init+0x50>)
 8001434:	2200      	movs	r2, #0
 8001436:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <MX_LPTIM1_Init+0x50>)
 800143a:	f003 faab 	bl	8004994 <HAL_LPTIM_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8001444:	f000 f85a 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200009ec 	.word	0x200009ec
 8001450:	40007c00 	.word	0x40007c00

08001454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001468:	2002      	movs	r0, #2
 800146a:	f7ff ff2c 	bl	80012c6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2001      	movs	r0, #1
 8001470:	f7ff ff29 	bl	80012c6 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2120      	movs	r1, #32
 8001478:	4819      	ldr	r0, [pc, #100]	; (80014e0 <MX_GPIO_Init+0x8c>)
 800147a:	f003 f9ea 	bl	8004852 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001484:	4816      	ldr	r0, [pc, #88]	; (80014e0 <MX_GPIO_Init+0x8c>)
 8001486:	f003 f9e4 	bl	8004852 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2101      	movs	r1, #1
 800148e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001492:	f003 f9de 	bl	8004852 <HAL_GPIO_WritePin>


  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001496:	2320      	movs	r3, #32
 8001498:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149a:	2301      	movs	r3, #1
 800149c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	4619      	mov	r1, r3
 80014aa:	480d      	ldr	r0, [pc, #52]	; (80014e0 <MX_GPIO_Init+0x8c>)
 80014ac:	f002 ff8c 	bl	80043c8 <HAL_GPIO_Init>
 	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  /* Initialize GPIOB Pin 10 */

 	  	 	 GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014b4:	607b      	str	r3, [r7, #4]
 	  	 	 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	60bb      	str	r3, [r7, #8]
 	  	 	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 	  	 	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 	  	 	 HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	4619      	mov	r1, r3
 80014c6:	4806      	ldr	r0, [pc, #24]	; (80014e0 <MX_GPIO_Init+0x8c>)
 80014c8:	f002 ff7e 	bl	80043c8 <HAL_GPIO_Init>

 	  	 	 /* Set PB10 to high */
 	  	 	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014d2:	4803      	ldr	r0, [pc, #12]	; (80014e0 <MX_GPIO_Init+0x8c>)
 80014d4:	f003 f9bd 	bl	8004852 <HAL_GPIO_WritePin>

}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	48000400 	.word	0x48000400

080014e4 <StartLoRaWANTask>:
  }

}

void StartLoRaWANTask(void const * argument)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  /* init code for LoRaWAN */
  MX_LoRaWAN_Init();
 80014ec:	f008 fd38 	bl	8009f60 <MX_LoRaWAN_Init>
	  	  	 	  	   HAL_Delay(3000);

*/


	MX_LoRaWAN_Process();
 80014f0:	f008 fd3e 	bl	8009f70 <MX_LoRaWAN_Process>
    osDelay(10);
 80014f4:	200a      	movs	r0, #10
 80014f6:	f009 f869 	bl	800a5cc <osDelay>
	MX_LoRaWAN_Process();
 80014fa:	e7f9      	b.n	80014f0 <StartLoRaWANTask+0xc>

080014fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001504:	e7fe      	b.n	8001504 <Error_Handler+0x8>

08001506 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800150a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800150e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001512:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001516:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800151a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <LL_APB1_GRP1_EnableClock>:
{
 8001526:	b480      	push	{r7}
 8001528:	b085      	sub	sp, #20
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800152e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001532:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001534:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4313      	orrs	r3, r2
 800153c:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800153e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001542:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4013      	ands	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800154a:	68fb      	ldr	r3, [r7, #12]
}
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr
	...

08001558 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08c      	sub	sp, #48	; 0x30
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	222c      	movs	r2, #44	; 0x2c
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f01c f8f3 	bl	801d750 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800156a:	4b22      	ldr	r3, [pc, #136]	; (80015f4 <MX_RTC_Init+0x9c>)
 800156c:	4a22      	ldr	r2, [pc, #136]	; (80015f8 <MX_RTC_Init+0xa0>)
 800156e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001570:	4b20      	ldr	r3, [pc, #128]	; (80015f4 <MX_RTC_Init+0x9c>)
 8001572:	221f      	movs	r2, #31
 8001574:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001576:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <MX_RTC_Init+0x9c>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <MX_RTC_Init+0x9c>)
 800157e:	2200      	movs	r2, #0
 8001580:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <MX_RTC_Init+0x9c>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_RTC_Init+0x9c>)
 800158a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800158e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001590:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_RTC_Init+0x9c>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001596:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <MX_RTC_Init+0x9c>)
 8001598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800159c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800159e:	4815      	ldr	r0, [pc, #84]	; (80015f4 <MX_RTC_Init+0x9c>)
 80015a0:	f005 f9c4 	bl	800692c <HAL_RTC_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80015aa:	f7ff ffa7 	bl	80014fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80015ae:	4811      	ldr	r0, [pc, #68]	; (80015f4 <MX_RTC_Init+0x9c>)
 80015b0:	f005 fcb2 	bl	8006f18 <HAL_RTCEx_SetSSRU_IT>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80015ba:	f7ff ff9f 	bl	80014fc <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80015ca:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80015ce:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80015d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_RTC_Init+0x9c>)
 80015de:	f005 fa1f 	bl	8006a20 <HAL_RTC_SetAlarm_IT>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80015e8:	f7ff ff88 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3730      	adds	r7, #48	; 0x30
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000a34 	.word	0x20000a34
 80015f8:	40002800 	.word	0x40002800

080015fc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b090      	sub	sp, #64	; 0x40
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001604:	f107 0308 	add.w	r3, r7, #8
 8001608:	2238      	movs	r2, #56	; 0x38
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f01c f89f 	bl	801d750 <memset>
  if(rtcHandle->Instance==RTC)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a16      	ldr	r2, [pc, #88]	; (8001670 <HAL_RTC_MspInit+0x74>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d125      	bne.n	8001668 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800161c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001620:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001626:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001628:	f107 0308 	add.w	r3, r7, #8
 800162c:	4618      	mov	r0, r3
 800162e:	f005 f863 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001638:	f7ff ff60 	bl	80014fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800163c:	f7ff ff63 	bl	8001506 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001640:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001644:	f7ff ff6f 	bl	8001526 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001648:	2200      	movs	r2, #0
 800164a:	2100      	movs	r1, #0
 800164c:	2002      	movs	r0, #2
 800164e:	f002 fa6e 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001652:	2002      	movs	r0, #2
 8001654:	f002 fa85 	bl	8003b62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2100      	movs	r1, #0
 800165c:	202a      	movs	r0, #42	; 0x2a
 800165e:	f002 fa66 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001662:	202a      	movs	r0, #42	; 0x2a
 8001664:	f002 fa7d 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001668:	bf00      	nop
 800166a:	3740      	adds	r7, #64	; 0x40
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40002800 	.word	0x40002800

08001674 <LL_APB1_GRP1_EnableClock>:
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800167c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001680:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001682:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800168c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001690:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001698:	68fb      	ldr	r3, [r7, #12]
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
	HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016a8:	2200      	movs	r2, #0
 80016aa:	210f      	movs	r1, #15
 80016ac:	f06f 0001 	mvn.w	r0, #1
 80016b0:	f002 fa3d 	bl	8003b2e <HAL_NVIC_SetPriority>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b090      	sub	sp, #64	; 0x40
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016c0:	f107 0308 	add.w	r3, r7, #8
 80016c4:	2238      	movs	r2, #56	; 0x38
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f01c f841 	bl	801d750 <memset>
  if(hlptim->Instance==LPTIM1)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a11      	ldr	r2, [pc, #68]	; (8001718 <HAL_LPTIM_MspInit+0x60>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d11a      	bne.n	800170e <HAL_LPTIM_MspInit+0x56>
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80016d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016dc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 80016de:	4b0f      	ldr	r3, [pc, #60]	; (800171c <HAL_LPTIM_MspInit+0x64>)
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	4618      	mov	r0, r3
 80016e8:	f005 f806 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 80016f2:	f7ff ff03 	bl	80014fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80016f6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80016fa:	f7ff ffbb 	bl	8001674 <LL_APB1_GRP1_EnableClock>
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 5, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2105      	movs	r1, #5
 8001702:	2027      	movs	r0, #39	; 0x27
 8001704:	f002 fa13 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001708:	2027      	movs	r0, #39	; 0x27
 800170a:	f002 fa2a 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800170e:	bf00      	nop
 8001710:	3740      	adds	r7, #64	; 0x40
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40007c00 	.word	0x40007c00
 800171c:	000c0004 	.word	0x000c0004

08001720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001724:	e7fe      	b.n	8001724 <NMI_Handler+0x4>

08001726 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800172a:	e7fe      	b.n	800172a <HardFault_Handler+0x4>

0800172c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001730:	e7fe      	b.n	8001730 <MemManage_Handler+0x4>

08001732 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001736:	e7fe      	b.n	8001736 <BusFault_Handler+0x4>

08001738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800173c:	e7fe      	b.n	800173c <UsageFault_Handler+0x4>

0800173e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800173e:	b480      	push	{r7}
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <SysTick_Handler>:
//  /* USER CODE BEGIN SysTick_IRQn 1 */
//
//  /* USER CODE END SysTick_IRQn 1 */
//}
void SysTick_Handler(void)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800174e:	f001 f91b 	bl	8002988 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001752:	f009 fd6d 	bl	800b230 <xTaskGetSchedulerState>
 8001756:	4603      	mov	r3, r0
 8001758:	2b01      	cmp	r3, #1
 800175a:	d001      	beq.n	8001760 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800175c:	f009 ff5c 	bl	800b618 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001768:	4802      	ldr	r0, [pc, #8]	; (8001774 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800176a:	f005 fc11 	bl	8006f90 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000a34 	.word	0x20000a34

08001778 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800177c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001780:	f003 f87e 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}

08001788 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
#ifdef USE_USB_SERIAL
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800178c:	4802      	ldr	r0, [pc, #8]	; (8001798 <DMA1_Channel5_IRQHandler+0x10>)
 800178e:	f002 fc7f 	bl	8004090 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
#endif
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000b10 	.word	0x20000b10

0800179c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80017a0:	4802      	ldr	r0, [pc, #8]	; (80017ac <USART1_IRQHandler+0x10>)
 80017a2:	f006 fa55 	bl	8007c50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000a80 	.word	0x20000a80

080017b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017b4:	4802      	ldr	r0, [pc, #8]	; (80017c0 <USART2_IRQHandler+0x10>)
 80017b6:	f006 fa4b 	bl	8007c50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000b70 	.word	0x20000b70

080017c4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <RTC_Alarm_IRQHandler+0x10>)
 80017ca:	f005 fa91 	bl	8006cf0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20000a34 	.word	0x20000a34

080017d8 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80017dc:	4802      	ldr	r0, [pc, #8]	; (80017e8 <SUBGHZ_Radio_IRQHandler+0x10>)
 80017de:	f005 ff3f 	bl	8007660 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000a6c 	.word	0x20000a6c

080017ec <LPTIM1_IRQHandler>:
/**
  * @brief This function handles LPTIM1 Global Interrupt.
  */
extern LPTIM_HandleTypeDef hlptim1;
void LPTIM1_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80017f0:	4802      	ldr	r0, [pc, #8]	; (80017fc <LPTIM1_IRQHandler+0x10>)
 80017f2:	f003 fa9f 	bl	8004d34 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200009ec 	.word	0x200009ec

08001800 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001808:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800180c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800180e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4313      	orrs	r3, r2
 8001816:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001818:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800181c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4013      	ands	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001824:	68fb      	ldr	r3, [r7, #12]
}
 8001826:	bf00      	nop
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_SUBGHZ_Init+0x20>)
 8001836:	2208      	movs	r2, #8
 8001838:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_SUBGHZ_Init+0x20>)
 800183c:	f005 fc94 	bl	8007168 <HAL_SUBGHZ_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001846:	f7ff fe59 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000a6c 	.word	0x20000a6c

08001854 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff ffcf 	bl	8001800 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	2032      	movs	r0, #50	; 0x32
 8001868:	f002 f961 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800186c:	2032      	movs	r0, #50	; 0x32
 800186e:	f002 f978 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800188c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4313      	orrs	r3, r2
 8001894:	608b      	str	r3, [r1, #8]
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 80018a4:	4b02      	ldr	r3, [pc, #8]	; (80018b0 <LL_FLASH_GetUDN+0x10>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	1fff7580 	.word	0x1fff7580

080018b4 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80018b8:	4b03      	ldr	r3, [pc, #12]	; (80018c8 <LL_FLASH_GetDeviceID+0x14>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	b2db      	uxtb	r3, r3
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	1fff7584 	.word	0x1fff7584

080018cc <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80018d0:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <LL_FLASH_GetSTCompanyID+0x14>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	0a1b      	lsrs	r3, r3, #8
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	1fff7584 	.word	0x1fff7584

080018e4 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff ffc6 	bl	800187a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80018ee:	f01b fa11 	bl	801cd14 <UTIL_TIMER_Init>

  /* Debug config : disable serial wires and DbgMcu pins settings */
//  DBG_Disable();

  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_ProbesInit();
 80018f2:	f000 f964 	bl	8001bbe <DBG_ProbesInit>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80018f6:	f01a fbe9 	bl	801c0cc <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80018fa:	4809      	ldr	r0, [pc, #36]	; (8001920 <SystemApp_Init+0x3c>)
 80018fc:	f01a fc94 	bl	801c228 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001900:	2002      	movs	r0, #2
 8001902:	f01a fc9f 	bl	801c244 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001906:	f7ff fb55 	bl	8000fb4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 800190a:	f000 f95e 	bl	8001bca <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 800190e:	f01a fe83 	bl	801c618 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001912:	2101      	movs	r1, #1
 8001914:	2001      	movs	r0, #1
 8001916:	f01a febf 	bl	801c698 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	08001af9 	.word	0x08001af9

08001924 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END UTIL_SEQ_Idle_1 */
//  UTIL_LPM_EnterLowPower();
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800193a:	f7ff fbc3 	bl	80010c4 <SYS_GetBatteryLevel>
 800193e:	4603      	mov	r3, r0
 8001940:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001948:	4293      	cmp	r3, r2
 800194a:	d902      	bls.n	8001952 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800194c:	23fe      	movs	r3, #254	; 0xfe
 800194e:	71fb      	strb	r3, [r7, #7]
 8001950:	e014      	b.n	800197c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001952:	88bb      	ldrh	r3, [r7, #4]
 8001954:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001958:	d202      	bcs.n	8001960 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	71fb      	strb	r3, [r7, #7]
 800195e:	e00d      	b.n	800197c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001966:	461a      	mov	r2, r3
 8001968:	4613      	mov	r3, r2
 800196a:	01db      	lsls	r3, r3, #7
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	461a      	mov	r2, r3
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <GetBatteryLevel+0x68>)
 8001974:	fba3 2302 	umull	r2, r3, r3, r2
 8001978:	09db      	lsrs	r3, r3, #7
 800197a:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <GetBatteryLevel+0x6c>)
 8001982:	2201      	movs	r2, #1
 8001984:	2100      	movs	r1, #0
 8001986:	2002      	movs	r0, #2
 8001988:	f01a fbce 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 800198c:	79fb      	ldrb	r3, [r7, #7]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	1b4e81b5 	.word	0x1b4e81b5
 800199c:	0801d8b0 	.word	0x0801d8b0

080019a0 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 80019aa:	f7ff fb11 	bl	8000fd0 <SYS_GetTemperatureLevel>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	da00      	bge.n	80019b6 <GetTemperatureLevel+0x16>
 80019b4:	33ff      	adds	r3, #255	; 0xff
 80019b6:	121b      	asrs	r3, r3, #8
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80019bc:	88fb      	ldrh	r3, [r7, #6]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 80019c6:	b590      	push	{r4, r7, lr}
 80019c8:	b087      	sub	sp, #28
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 80019d2:	f7ff ff65 	bl	80018a0 <LL_FLASH_GetUDN>
 80019d6:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019de:	d138      	bne.n	8001a52 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 80019e0:	f000 ffe4 	bl	80029ac <HAL_GetUIDw0>
 80019e4:	4604      	mov	r4, r0
 80019e6:	f000 fff5 	bl	80029d4 <HAL_GetUIDw2>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4423      	add	r3, r4
 80019ee:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 80019f0:	f000 ffe6 	bl	80029c0 <HAL_GetUIDw1>
 80019f4:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	0e1a      	lsrs	r2, r3, #24
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3307      	adds	r3, #7
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	0c1a      	lsrs	r2, r3, #16
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	3306      	adds	r3, #6
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	0a1a      	lsrs	r2, r3, #8
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3305      	adds	r3, #5
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	0e1a      	lsrs	r2, r3, #24
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3303      	adds	r3, #3
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	0c1a      	lsrs	r2, r3, #16
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3302      	adds	r3, #2
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	0a1a      	lsrs	r2, r3, #8
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3301      	adds	r3, #1
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001a50:	e031      	b.n	8001ab6 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3307      	adds	r3, #7
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	b2d2      	uxtb	r2, r2
 8001a5a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	0a1a      	lsrs	r2, r3, #8
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3306      	adds	r3, #6
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	0c1a      	lsrs	r2, r3, #16
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3305      	adds	r3, #5
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	0e1a      	lsrs	r2, r3, #24
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001a80:	f7ff ff18 	bl	80018b4 <LL_FLASH_GetDeviceID>
 8001a84:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3303      	adds	r3, #3
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001a90:	f7ff ff1c 	bl	80018cc <LL_FLASH_GetSTCompanyID>
 8001a94:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3302      	adds	r3, #2
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	0a1a      	lsrs	r2, r3, #8
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	0c1b      	lsrs	r3, r3, #16
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	701a      	strb	r2, [r3, #0]
}
 8001ab6:	bf00      	nop
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd90      	pop	{r4, r7, pc}

08001abe <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001abe:	b590      	push	{r4, r7, lr}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001ac8:	f7ff feea 	bl	80018a0 <LL_FLASH_GetUDN>
 8001acc:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad4:	d10b      	bne.n	8001aee <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001ad6:	f000 ff69 	bl	80029ac <HAL_GetUIDw0>
 8001ada:	4604      	mov	r4, r0
 8001adc:	f000 ff70 	bl	80029c0 <HAL_GetUIDw1>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	405c      	eors	r4, r3
 8001ae4:	f000 ff76 	bl	80029d4 <HAL_GetUIDw2>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	4063      	eors	r3, r4
 8001aec:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001aee:	687b      	ldr	r3, [r7, #4]

}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd90      	pop	{r4, r7, pc}

08001af8 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	4618      	mov	r0, r3
 8001b08:	f01b f846 	bl	801cb98 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b12:	9200      	str	r2, [sp, #0]
 8001b14:	4a07      	ldr	r2, [pc, #28]	; (8001b34 <TimestampNow+0x3c>)
 8001b16:	2110      	movs	r1, #16
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f81d 	bl	8001b58 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7fe fb2e 	bl	8000180 <strlen>
 8001b24:	4603      	mov	r3, r0
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001b2c:	bf00      	nop
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	0801d8bc 	.word	0x0801d8bc

08001b38 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f01a fd7a 	bl	801c638 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2002      	movs	r0, #2
 8001b50:	f01a fd72 	bl	801c638 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001b58:	b40c      	push	{r2, r3}
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b084      	sub	sp, #16
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001b6a:	6839      	ldr	r1, [r7, #0]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f01b fc73 	bl	801d45c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b80:	b002      	add	sp, #8
 8001b82:	4770      	bx	lr

08001b84 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8001b9c:	f000 f8de 	bl	8001d5c <TIMER_IF_GetTimerValue>
 8001ba0:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f95a 	bl	8001e6a <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <DBG_ProbesInit>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
void DBG_ProbesInit(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
#endif /* CORE_CM4 */

  /* USER CODE BEGIN DBG_ProbesInit_Last */

  /* USER CODE END DBG_ProbesInit_Last */
}
 8001bc2:	bf00      	nop
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <EnvSensors_Init>:
  return 0;
  /* USER CODE END EnvSensors_Read */
}

int32_t  EnvSensors_Init(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8001bce:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
	...

08001bfc <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8001c06:	4b14      	ldr	r3, [pc, #80]	; (8001c58 <TIMER_IF_Init+0x5c>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	f083 0301 	eor.w	r3, r3, #1
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d01b      	beq.n	8001c4c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <TIMER_IF_Init+0x60>)
 8001c16:	f04f 32ff 	mov.w	r2, #4294967295
 8001c1a:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001c1c:	f7ff fc9c 	bl	8001558 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001c20:	f000 f856 	bl	8001cd0 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001c24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c28:	480c      	ldr	r0, [pc, #48]	; (8001c5c <TIMER_IF_Init+0x60>)
 8001c2a:	f005 f805 	bl	8006c38 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <TIMER_IF_Init+0x60>)
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295
 8001c34:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001c36:	4809      	ldr	r0, [pc, #36]	; (8001c5c <TIMER_IF_Init+0x60>)
 8001c38:	f005 f93c 	bl	8006eb4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f000 f9d3 	bl	8001fe8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8001c42:	f000 f85f 	bl	8001d04 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8001c46:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <TIMER_IF_Init+0x5c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000a78 	.word	0x20000a78
 8001c5c:	20000a34 	.word	0x20000a34

08001c60 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08e      	sub	sp, #56	; 0x38
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	222c      	movs	r2, #44	; 0x2c
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f01b fd6a 	bl	801d750 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001c7c:	f000 f828 	bl	8001cd0 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <TIMER_IF_StartTimer+0x68>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	4413      	add	r3, r2
 8001c88:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	43db      	mvns	r3, r3
 8001c92:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001c98:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001c9c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001ca4:	f107 0308 	add.w	r3, r7, #8
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4619      	mov	r1, r3
 8001cac:	4807      	ldr	r0, [pc, #28]	; (8001ccc <TIMER_IF_StartTimer+0x6c>)
 8001cae:	f004 feb7 	bl	8006a20 <HAL_RTC_SetAlarm_IT>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8001cb8:	f7ff fc20 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001cbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3738      	adds	r7, #56	; 0x38
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000a7c 	.word	0x20000a7c
 8001ccc:	20000a34 	.word	0x20000a34

08001cd0 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001cda:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <TIMER_IF_StopTimer+0x2c>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ce4:	4806      	ldr	r0, [pc, #24]	; (8001d00 <TIMER_IF_StopTimer+0x30>)
 8001ce6:	f004 ffa7 	bl	8006c38 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <TIMER_IF_StopTimer+0x30>)
 8001cec:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf0:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40002800 	.word	0x40002800
 8001d00:	20000a34 	.word	0x20000a34

08001d04 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8001d08:	f000 f98e 	bl	8002028 <GetTimerTicks>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4a03      	ldr	r2, [pc, #12]	; (8001d1c <TIMER_IF_SetTimerContext+0x18>)
 8001d10:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001d12:	4b02      	ldr	r3, [pc, #8]	; (8001d1c <TIMER_IF_SetTimerContext+0x18>)
 8001d14:	681b      	ldr	r3, [r3, #0]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000a7c 	.word	0x20000a7c

08001d20 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8001d24:	4b02      	ldr	r3, [pc, #8]	; (8001d30 <TIMER_IF_GetTimerContext+0x10>)
 8001d26:	681b      	ldr	r3, [r3, #0]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000a7c 	.word	0x20000a7c

08001d34 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001d3e:	f000 f973 	bl	8002028 <GetTimerTicks>
 8001d42:	4602      	mov	r2, r0
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8001d4c:	687b      	ldr	r3, [r7, #4]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000a7c 	.word	0x20000a7c

08001d5c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <TIMER_IF_GetTimerValue+0x24>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8001d6e:	f000 f95b 	bl	8002028 <GetTimerTicks>
 8001d72:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8001d74:	687b      	ldr	r3, [r7, #4]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000a78 	.word	0x20000a78

08001d84 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8001d8e:	2303      	movs	r3, #3
 8001d90:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8001d92:	687b      	ldr	r3, [r7, #4]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr

08001d9e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8001d9e:	b5b0      	push	{r4, r5, r7, lr}
 8001da0:	b084      	sub	sp, #16
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8001da6:	2100      	movs	r1, #0
 8001da8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	2000      	movs	r0, #0
 8001dae:	460a      	mov	r2, r1
 8001db0:	4603      	mov	r3, r0
 8001db2:	0d95      	lsrs	r5, r2, #22
 8001db4:	0294      	lsls	r4, r2, #10
 8001db6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	4629      	mov	r1, r5
 8001dc2:	f7fe fed5 	bl	8000b70 <__aeabi_uldivmod>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4613      	mov	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bdb0      	pop	{r4, r5, r7, pc}

08001dd8 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8001dd8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001ddc:	b085      	sub	sp, #20
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8001de2:	2100      	movs	r1, #0
 8001de4:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8001de6:	6879      	ldr	r1, [r7, #4]
 8001de8:	2000      	movs	r0, #0
 8001dea:	460c      	mov	r4, r1
 8001dec:	4605      	mov	r5, r0
 8001dee:	4620      	mov	r0, r4
 8001df0:	4629      	mov	r1, r5
 8001df2:	f04f 0a00 	mov.w	sl, #0
 8001df6:	f04f 0b00 	mov.w	fp, #0
 8001dfa:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8001dfe:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8001e02:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8001e06:	4650      	mov	r0, sl
 8001e08:	4659      	mov	r1, fp
 8001e0a:	1b02      	subs	r2, r0, r4
 8001e0c:	eb61 0305 	sbc.w	r3, r1, r5
 8001e10:	f04f 0000 	mov.w	r0, #0
 8001e14:	f04f 0100 	mov.w	r1, #0
 8001e18:	0099      	lsls	r1, r3, #2
 8001e1a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001e1e:	0090      	lsls	r0, r2, #2
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	eb12 0804 	adds.w	r8, r2, r4
 8001e28:	eb43 0905 	adc.w	r9, r3, r5
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e40:	4690      	mov	r8, r2
 8001e42:	4699      	mov	r9, r3
 8001e44:	4640      	mov	r0, r8
 8001e46:	4649      	mov	r1, r9
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	0a82      	lsrs	r2, r0, #10
 8001e52:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001e56:	0a8b      	lsrs	r3, r1, #10
 8001e58:	4613      	mov	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001e68:	4770      	bx	lr

08001e6a <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b084      	sub	sp, #16
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff93 	bl	8001d9e <TIMER_IF_Convert_ms2Tick>
 8001e78:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8001e7a:	f000 f8d5 	bl	8002028 <GetTimerTicks>
 8001e7e:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001e80:	e000      	b.n	8001e84 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8001e82:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001e84:	f000 f8d0 	bl	8002028 <GetTimerTicks>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d8f6      	bhi.n	8001e82 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8001ea6:	f01b f883 	bl	801cfb0 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b084      	sub	sp, #16
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001eba:	f000 f8a5 	bl	8002008 <TIMER_IF_BkUp_Read_MSBticks>
 8001ebe:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 f88f 	bl	8001fe8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8001ed2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ed6:	b08c      	sub	sp, #48	; 0x30
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8001ee0:	f000 f8a2 	bl	8002028 <GetTimerTicks>
 8001ee4:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001ee6:	f000 f88f 	bl	8002008 <TIMER_IF_BkUp_Read_MSBticks>
 8001eea:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	60fa      	str	r2, [r7, #12]
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	000b      	movs	r3, r1
 8001f00:	2200      	movs	r2, #0
 8001f02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f04:	2000      	movs	r0, #0
 8001f06:	460c      	mov	r4, r1
 8001f08:	4605      	mov	r5, r0
 8001f0a:	eb12 0804 	adds.w	r8, r2, r4
 8001f0e:	eb43 0905 	adc.w	r9, r3, r5
 8001f12:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8001f16:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	0a82      	lsrs	r2, r0, #10
 8001f24:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8001f28:	0a8b      	lsrs	r3, r1, #10
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	2200      	movs	r2, #0
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	607a      	str	r2, [r7, #4]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8001f3c:	f04f 0b00 	mov.w	fp, #0
 8001f40:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff46 	bl	8001dd8 <TIMER_IF_Convert_Tick2ms>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3730      	adds	r7, #48	; 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001f60 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	4803      	ldr	r0, [pc, #12]	; (8001f7c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001f6e:	f005 f833 	bl	8006fd8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000a34 	.word	0x20000a34

08001f80 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	4803      	ldr	r0, [pc, #12]	; (8001f9c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001f8e:	f005 f823 	bl	8006fd8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000a34 	.word	0x20000a34

08001fa0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001faa:	2100      	movs	r1, #0
 8001fac:	4804      	ldr	r0, [pc, #16]	; (8001fc0 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001fae:	f005 f82b 	bl	8007008 <HAL_RTCEx_BKUPRead>
 8001fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001fb4:	687b      	ldr	r3, [r7, #4]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000a34 	.word	0x20000a34

08001fc4 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001fce:	2101      	movs	r1, #1
 8001fd0:	4804      	ldr	r0, [pc, #16]	; (8001fe4 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8001fd2:	f005 f819 	bl	8007008 <HAL_RTCEx_BKUPRead>
 8001fd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8001fd8:	687b      	ldr	r3, [r7, #4]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000a34 	.word	0x20000a34

08001fe8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	2102      	movs	r1, #2
 8001ff4:	4803      	ldr	r0, [pc, #12]	; (8002004 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8001ff6:	f004 ffef 	bl	8006fd8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000a34 	.word	0x20000a34

08002008 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800200e:	2102      	movs	r1, #2
 8002010:	4804      	ldr	r0, [pc, #16]	; (8002024 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002012:	f004 fff9 	bl	8007008 <HAL_RTCEx_BKUPRead>
 8002016:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002018:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000a34 	.word	0x20000a34

08002028 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 800202c:	4803      	ldr	r0, [pc, #12]	; (800203c <GetTimerTicks+0x14>)
 800202e:	f7ff fdd9 	bl	8001be4 <LL_RTC_TIME_GetSubSecond>
 8002032:	4603      	mov	r3, r0
 8002034:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002036:	4618      	mov	r0, r3
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40002800 	.word	0x40002800

08002040 <LL_AHB2_GRP1_EnableClock>:
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800204c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800204e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4313      	orrs	r3, r2
 8002056:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800205c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4013      	ands	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002064:	68fb      	ldr	r3, [r7, #12]
}
 8002066:	bf00      	nop
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr

08002070 <LL_APB1_GRP1_EnableClock>:
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800207e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4313      	orrs	r3, r2
 8002086:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800208c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4013      	ands	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002094:	68fb      	ldr	r3, [r7, #12]
}
 8002096:	bf00      	nop
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <LL_APB1_GRP1_DisableClock>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80020a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	43db      	mvns	r3, r3
 80020b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020b6:	4013      	ands	r3, r2
 80020b8:	658b      	str	r3, [r1, #88]	; 0x58
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <LL_APB2_GRP1_EnableClock>:
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80020cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4313      	orrs	r3, r2
 80020da:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80020dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4013      	ands	r3, r2
 80020e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020e8:	68fb      	ldr	r3, [r7, #12]
}
 80020ea:	bf00      	nop
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <LL_APB2_GRP1_DisableClock>:
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80020fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002100:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	43db      	mvns	r3, r3
 8002106:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800210a:	4013      	ands	r3, r2
 800210c:	660b      	str	r3, [r1, #96]	; 0x60
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 800211c:	4b22      	ldr	r3, [pc, #136]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 800211e:	4a23      	ldr	r2, [pc, #140]	; (80021ac <MX_USART1_UART_Init+0x94>)
 8002120:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002122:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002128:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800212a:	4b1f      	ldr	r3, [pc, #124]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002130:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 800213e:	220c      	movs	r2, #12
 8002140:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002148:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 800214a:	2200      	movs	r2, #0
 800214c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800214e:	4b16      	ldr	r3, [pc, #88]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002150:	2200      	movs	r2, #0
 8002152:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002154:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002156:	2200      	movs	r2, #0
 8002158:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800215a:	4b13      	ldr	r3, [pc, #76]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 800215c:	2200      	movs	r2, #0
 800215e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002160:	4811      	ldr	r0, [pc, #68]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002162:	f005 fc3c 	bl	80079de <HAL_UART_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800216c:	f7ff f9c6 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002170:	2100      	movs	r1, #0
 8002172:	480d      	ldr	r0, [pc, #52]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002174:	f007 fc8d 	bl	8009a92 <HAL_UARTEx_SetTxFifoThreshold>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800217e:	f7ff f9bd 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002182:	2100      	movs	r1, #0
 8002184:	4808      	ldr	r0, [pc, #32]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002186:	f007 fcc2 	bl	8009b0e <HAL_UARTEx_SetRxFifoThreshold>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002190:	f7ff f9b4 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002194:	4804      	ldr	r0, [pc, #16]	; (80021a8 <MX_USART1_UART_Init+0x90>)
 8002196:	f007 fc41 	bl	8009a1c <HAL_UARTEx_EnableFifoMode>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80021a0:	f7ff f9ac 	bl	80014fc <Error_Handler>
  }

}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000a80 	.word	0x20000a80
 80021ac:	40013800 	.word	0x40013800

080021b0 <HAL_UART_MspInit>:
  /* USER CODE END USART2_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b096      	sub	sp, #88	; 0x58
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	2238      	movs	r2, #56	; 0x38
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f01b fabd 	bl	801d750 <memset>
  if(uartHandle->Instance==USART1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5d      	ldr	r2, [pc, #372]	; (8002350 <HAL_UART_MspInit+0x1a0>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d156      	bne.n	800228e <HAL_UART_MspInit+0xde>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 80021e4:	4b5b      	ldr	r3, [pc, #364]	; (8002354 <HAL_UART_MspInit+0x1a4>)
 80021e6:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021e8:	f107 030c 	add.w	r3, r7, #12
 80021ec:	4618      	mov	r0, r3
 80021ee:	f004 fa83 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021f8:	f7ff f980 	bl	80014fc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021fc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002200:	f7ff ff60 	bl	80020c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002204:	2002      	movs	r0, #2
 8002206:	f7ff ff1b 	bl	8002040 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USART1_RX_Pin|USART1_TX_Pin;
 800220a:	23c0      	movs	r3, #192	; 0xc0
 800220c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220e:	2302      	movs	r3, #2
 8002210:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002216:	2303      	movs	r3, #3
 8002218:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800221a:	2307      	movs	r3, #7
 800221c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002222:	4619      	mov	r1, r3
 8002224:	484c      	ldr	r0, [pc, #304]	; (8002358 <HAL_UART_MspInit+0x1a8>)
 8002226:	f002 f8cf 	bl	80043c8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
 800222a:	4b4c      	ldr	r3, [pc, #304]	; (800235c <HAL_UART_MspInit+0x1ac>)
 800222c:	4a4c      	ldr	r2, [pc, #304]	; (8002360 <HAL_UART_MspInit+0x1b0>)
 800222e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002230:	4b4a      	ldr	r3, [pc, #296]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002232:	2212      	movs	r2, #18
 8002234:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002236:	4b49      	ldr	r3, [pc, #292]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002238:	2210      	movs	r2, #16
 800223a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800223c:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_UART_MspInit+0x1ac>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002242:	4b46      	ldr	r3, [pc, #280]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002244:	2280      	movs	r2, #128	; 0x80
 8002246:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002248:	4b44      	ldr	r3, [pc, #272]	; (800235c <HAL_UART_MspInit+0x1ac>)
 800224a:	2200      	movs	r2, #0
 800224c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800224e:	4b43      	ldr	r3, [pc, #268]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002254:	4b41      	ldr	r3, [pc, #260]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800225a:	4b40      	ldr	r3, [pc, #256]	; (800235c <HAL_UART_MspInit+0x1ac>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002260:	483e      	ldr	r0, [pc, #248]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002262:	f001 fc9b 	bl	8003b9c <HAL_DMA_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 800226c:	f7ff f946 	bl	80014fc <Error_Handler>
    // if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
    // {
      // Error_Handler();
    // }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a3a      	ldr	r2, [pc, #232]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002274:	679a      	str	r2, [r3, #120]	; 0x78
 8002276:	4a39      	ldr	r2, [pc, #228]	; (800235c <HAL_UART_MspInit+0x1ac>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800227c:	2200      	movs	r2, #0
 800227e:	2102      	movs	r1, #2
 8002280:	2024      	movs	r0, #36	; 0x24
 8002282:	f001 fc54 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002286:	2024      	movs	r0, #36	; 0x24
 8002288:	f001 fc6b 	bl	8003b62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800228c:	e05b      	b.n	8002346 <HAL_UART_MspInit+0x196>
  else if(uartHandle->Instance==USART2)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a34      	ldr	r2, [pc, #208]	; (8002364 <HAL_UART_MspInit+0x1b4>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d156      	bne.n	8002346 <HAL_UART_MspInit+0x196>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002298:	2302      	movs	r3, #2
 800229a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800229c:	4b32      	ldr	r3, [pc, #200]	; (8002368 <HAL_UART_MspInit+0x1b8>)
 800229e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022a0:	f107 030c 	add.w	r3, r7, #12
 80022a4:	4618      	mov	r0, r3
 80022a6:	f004 fa27 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <HAL_UART_MspInit+0x104>
      Error_Handler();
 80022b0:	f7ff f924 	bl	80014fc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022b4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80022b8:	f7ff feda 	bl	8002070 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	2001      	movs	r0, #1
 80022be:	f7ff febf 	bl	8002040 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 80022c2:	230c      	movs	r3, #12
 80022c4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ce:	2303      	movs	r3, #3
 80022d0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022d2:	2307      	movs	r3, #7
 80022d4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80022da:	4619      	mov	r1, r3
 80022dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e0:	f002 f872 	bl	80043c8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80022e4:	4b21      	ldr	r3, [pc, #132]	; (800236c <HAL_UART_MspInit+0x1bc>)
 80022e6:	4a1e      	ldr	r2, [pc, #120]	; (8002360 <HAL_UART_MspInit+0x1b0>)
 80022e8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80022ea:	4b20      	ldr	r3, [pc, #128]	; (800236c <HAL_UART_MspInit+0x1bc>)
 80022ec:	2214      	movs	r2, #20
 80022ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022f0:	4b1e      	ldr	r3, [pc, #120]	; (800236c <HAL_UART_MspInit+0x1bc>)
 80022f2:	2210      	movs	r2, #16
 80022f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022f6:	4b1d      	ldr	r3, [pc, #116]	; (800236c <HAL_UART_MspInit+0x1bc>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	; (800236c <HAL_UART_MspInit+0x1bc>)
 80022fe:	2280      	movs	r2, #128	; 0x80
 8002300:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002302:	4b1a      	ldr	r3, [pc, #104]	; (800236c <HAL_UART_MspInit+0x1bc>)
 8002304:	2200      	movs	r2, #0
 8002306:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002308:	4b18      	ldr	r3, [pc, #96]	; (800236c <HAL_UART_MspInit+0x1bc>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800230e:	4b17      	ldr	r3, [pc, #92]	; (800236c <HAL_UART_MspInit+0x1bc>)
 8002310:	2200      	movs	r2, #0
 8002312:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <HAL_UART_MspInit+0x1bc>)
 8002316:	2200      	movs	r2, #0
 8002318:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800231a:	4814      	ldr	r0, [pc, #80]	; (800236c <HAL_UART_MspInit+0x1bc>)
 800231c:	f001 fc3e 	bl	8003b9c <HAL_DMA_Init>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_UART_MspInit+0x17a>
      Error_Handler();
 8002326:	f7ff f8e9 	bl	80014fc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a0f      	ldr	r2, [pc, #60]	; (800236c <HAL_UART_MspInit+0x1bc>)
 800232e:	679a      	str	r2, [r3, #120]	; 0x78
 8002330:	4a0e      	ldr	r2, [pc, #56]	; (800236c <HAL_UART_MspInit+0x1bc>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2102      	movs	r1, #2
 800233a:	2025      	movs	r0, #37	; 0x25
 800233c:	f001 fbf7 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002340:	2025      	movs	r0, #37	; 0x25
 8002342:	f001 fc0e 	bl	8003b62 <HAL_NVIC_EnableIRQ>
}
 8002346:	bf00      	nop
 8002348:	3758      	adds	r7, #88	; 0x58
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40013800 	.word	0x40013800
 8002354:	00030001 	.word	0x00030001
 8002358:	48000400 	.word	0x48000400
 800235c:	20000b10 	.word	0x20000b10
 8002360:	40020058 	.word	0x40020058
 8002364:	40004400 	.word	0x40004400
 8002368:	000c0004 	.word	0x000c0004
 800236c:	20000c00 	.word	0x20000c00

08002370 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a16      	ldr	r2, [pc, #88]	; (80023d8 <HAL_UART_MspDeInit+0x68>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d110      	bne.n	80023a4 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002382:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002386:	f7ff feb5 	bl	80020f4 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USART1_RX_Pin|USART1_TX_Pin);
 800238a:	21c0      	movs	r1, #192	; 0xc0
 800238c:	4813      	ldr	r0, [pc, #76]	; (80023dc <HAL_UART_MspDeInit+0x6c>)
 800238e:	f002 f97b 	bl	8004688 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002396:	4618      	mov	r0, r3
 8002398:	f001 fca8 	bl	8003cec <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800239c:	2024      	movs	r0, #36	; 0x24
 800239e:	f001 fbee 	bl	8003b7e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80023a2:	e015      	b.n	80023d0 <HAL_UART_MspDeInit+0x60>
  else if(uartHandle->Instance==USART2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0d      	ldr	r2, [pc, #52]	; (80023e0 <HAL_UART_MspDeInit+0x70>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d110      	bne.n	80023d0 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 80023ae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80023b2:	f7ff fe75 	bl	80020a0 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, USART2_RX_Pin|USART2_TX_Pin);
 80023b6:	210c      	movs	r1, #12
 80023b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023bc:	f002 f964 	bl	8004688 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023c4:	4618      	mov	r0, r3
 80023c6:	f001 fc91 	bl	8003cec <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80023ca:	2025      	movs	r0, #37	; 0x25
 80023cc:	f001 fbd7 	bl	8003b7e <HAL_NVIC_DisableIRQ>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40013800 	.word	0x40013800
 80023dc:	48000400 	.word	0x48000400
 80023e0:	40004400 	.word	0x40004400

080023e4 <LL_APB2_GRP1_ForceReset>:
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80023ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	640b      	str	r3, [r1, #64]	; 0x40
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr

08002406 <LL_APB2_GRP1_ReleaseReset>:
{
 8002406:	b480      	push	{r7}
 8002408:	b083      	sub	sp, #12
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 800240e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002412:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	43db      	mvns	r3, r3
 8002418:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800241c:	4013      	ands	r3, r2
 800241e:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
	...

0800242c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <LL_EXTI_EnableIT_0_31+0x24>)
 8002436:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800243a:	4905      	ldr	r1, [pc, #20]	; (8002450 <LL_EXTI_EnableIT_0_31+0x24>)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4313      	orrs	r3, r2
 8002440:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	58000800 	.word	0x58000800

08002454 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800245c:	4a07      	ldr	r2, [pc, #28]	; (800247c <vcom_Init+0x28>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002462:	f7fe ff09 	bl	8001278 <MX_DMA_Init>
#ifdef USE_USB_SERIAL
  MX_USART1_UART_Init();
 8002466:	f7ff fe57 	bl	8002118 <MX_USART1_UART_Init>
#else
  MX_USART2_UART_Init();
#endif
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800246a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800246e:	f7ff ffdd 	bl	800242c <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002472:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000c64 	.word	0x20000c64

08002480 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
#ifdef USE_USB_SERIAL
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 8002484:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002488:	f7ff ffac 	bl	80023e4 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 800248c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002490:	f7ff ffb9 	bl	8002406 <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002494:	4804      	ldr	r0, [pc, #16]	; (80024a8 <vcom_DeInit+0x28>)
 8002496:	f7ff ff6b 	bl	8002370 <HAL_UART_MspDeInit>
  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
#endif
  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800249a:	200f      	movs	r0, #15
 800249c:	f001 fb6f 	bl	8003b7e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80024a0:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000a80 	.word	0x20000a80

080024ac <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
#ifdef USE_USB_SERIAL
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80024b8:	887b      	ldrh	r3, [r7, #2]
 80024ba:	461a      	mov	r2, r3
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4804      	ldr	r0, [pc, #16]	; (80024d0 <vcom_Trace_DMA+0x24>)
 80024c0:	f005 fb34 	bl	8007b2c <HAL_UART_Transmit_DMA>
#else
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
#endif
  return UTIL_ADV_TRACE_OK;
 80024c4:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000a80 	.word	0x20000a80

080024d4 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80024dc:	4a19      	ldr	r2, [pc, #100]	; (8002544 <vcom_ReceiveInit+0x70>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80024e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80024e6:	60bb      	str	r3, [r7, #8]
#ifdef USE_USB_SERIAL
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 80024e8:	f107 0308 	add.w	r3, r7, #8
 80024ec:	e893 0006 	ldmia.w	r3, {r1, r2}
 80024f0:	4815      	ldr	r0, [pc, #84]	; (8002548 <vcom_ReceiveInit+0x74>)
 80024f2:	f007 fa06 	bl	8009902 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 80024f6:	bf00      	nop
 80024f8:	4b13      	ldr	r3, [pc, #76]	; (8002548 <vcom_ReceiveInit+0x74>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002506:	d0f7      	beq.n	80024f8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002508:	bf00      	nop
 800250a:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <vcom_ReceiveInit+0x74>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002514:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002518:	d1f7      	bne.n	800250a <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 800251a:	4b0b      	ldr	r3, [pc, #44]	; (8002548 <vcom_ReceiveInit+0x74>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	4b09      	ldr	r3, [pc, #36]	; (8002548 <vcom_ReceiveInit+0x74>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002528:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 800252a:	4807      	ldr	r0, [pc, #28]	; (8002548 <vcom_ReceiveInit+0x74>)
 800252c:	f007 fa44 	bl	80099b8 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002530:	2201      	movs	r2, #1
 8002532:	4906      	ldr	r1, [pc, #24]	; (800254c <vcom_ReceiveInit+0x78>)
 8002534:	4804      	ldr	r0, [pc, #16]	; (8002548 <vcom_ReceiveInit+0x74>)
 8002536:	f005 faa3 	bl	8007a80 <HAL_UART_Receive_IT>
  HAL_UARTEx_EnableStopMode(&huart2);

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
#endif
  return UTIL_ADV_TRACE_OK;
 800253a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 800253c:	4618      	mov	r0, r3
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000c68 	.word	0x20000c68
 8002548:	20000a80 	.word	0x20000a80
 800254c:	20000c60 	.word	0x20000c60

08002550 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <HAL_UART_TxCpltCallback+0x18>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2000      	movs	r0, #0
 800255e:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002560:	bf00      	nop
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000c64 	.word	0x20000c64

0800256c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
#ifdef USE_USB_SERIAL
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <HAL_UART_RxCpltCallback+0x38>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00a      	beq.n	8002592 <HAL_UART_RxCpltCallback+0x26>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002582:	2b00      	cmp	r3, #0
 8002584:	d105      	bne.n	8002592 <HAL_UART_RxCpltCallback+0x26>
  {
	RxCpltCallback(&charRx, 1, 0);
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <HAL_UART_RxCpltCallback+0x38>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2200      	movs	r2, #0
 800258c:	2101      	movs	r1, #1
 800258e:	4806      	ldr	r0, [pc, #24]	; (80025a8 <HAL_UART_RxCpltCallback+0x3c>)
 8002590:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8002592:	2201      	movs	r2, #1
 8002594:	4904      	ldr	r1, [pc, #16]	; (80025a8 <HAL_UART_RxCpltCallback+0x3c>)
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f005 fa72 	bl	8007a80 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(huart2, &charRx, 1);
#endif
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000c68 	.word	0x20000c68
 80025a8:	20000c60 	.word	0x20000c60

080025ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025ac:	480d      	ldr	r0, [pc, #52]	; (80025e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80025b0:	f7ff fb12 	bl	8001bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025b4:	480c      	ldr	r0, [pc, #48]	; (80025e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80025b6:	490d      	ldr	r1, [pc, #52]	; (80025ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <LoopForever+0xe>)
  movs r3, #0
 80025ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025bc:	e002      	b.n	80025c4 <LoopCopyDataInit>

080025be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c2:	3304      	adds	r3, #4

080025c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c8:	d3f9      	bcc.n	80025be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ca:	4a0a      	ldr	r2, [pc, #40]	; (80025f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025cc:	4c0a      	ldr	r4, [pc, #40]	; (80025f8 <LoopForever+0x16>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d0:	e001      	b.n	80025d6 <LoopFillZerobss>

080025d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d4:	3204      	adds	r2, #4

080025d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d8:	d3fb      	bcc.n	80025d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80025da:	f01b f895 	bl	801d708 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025de:	f7fe fe8b 	bl	80012f8 <main>

080025e2 <LoopForever>:

LoopForever:
    b LoopForever
 80025e2:	e7fe      	b.n	80025e2 <LoopForever>
  ldr   r0, =_estack
 80025e4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80025e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025ec:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 80025f0:	0801e6b8 	.word	0x0801e6b8
  ldr r2, =_sbss
 80025f4:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 80025f8:	200044fc 	.word	0x200044fc

080025fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025fc:	e7fe      	b.n	80025fc <ADC_IRQHandler>

080025fe <LL_AHB2_GRP1_EnableClock>:
{
 80025fe:	b480      	push	{r7}
 8002600:	b085      	sub	sp, #20
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800260c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4313      	orrs	r3, r2
 8002614:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002616:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800261a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4013      	ands	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002622:	68fb      	ldr	r3, [r7, #12]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
	...

08002630 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800263a:	f107 030c 	add.w	r3, r7, #12
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	605a      	str	r2, [r3, #4]
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	60da      	str	r2, [r3, #12]
 8002648:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800264a:	2002      	movs	r0, #2
 800264c:	f7ff ffd7 	bl	80025fe <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8002650:	2320      	movs	r3, #32
 8002652:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8002654:	2301      	movs	r3, #1
 8002656:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <BSP_LED_Init+0x60>)
 8002664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002668:	f107 020c 	add.w	r2, r7, #12
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f001 feaa 	bl	80043c8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4a06      	ldr	r2, [pc, #24]	; (8002690 <BSP_LED_Init+0x60>)
 8002678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800267c:	2120      	movs	r1, #32
 800267e:	2201      	movs	r2, #1
 8002680:	4618      	mov	r0, r3
 8002682:	f002 f8e6 	bl	8004852 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3720      	adds	r7, #32
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000004 	.word	0x20000004

08002694 <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	4a06      	ldr	r2, [pc, #24]	; (80026bc <BSP_LED_On+0x28>)
 80026a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a6:	2120      	movs	r1, #32
 80026a8:	2200      	movs	r2, #0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f002 f8d1 	bl	8004852 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000004 	.word	0x20000004

080026c0 <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	4a06      	ldr	r2, [pc, #24]	; (80026e8 <BSP_LED_Off+0x28>)
 80026ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d2:	2120      	movs	r1, #32
 80026d4:	2201      	movs	r2, #1
 80026d6:	4618      	mov	r0, r3
 80026d8:	f002 f8bb 	bl	8004852 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000004 	.word	0x20000004

080026ec <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	460a      	mov	r2, r1
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	4613      	mov	r3, r2
 80026fa:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80026fc:	f107 030c 	add.w	r3, r7, #12
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_SW1_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_SWx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_SW1_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800270c:	2002      	movs	r0, #2
 800270e:	f7ff ff76 	bl	80025fe <LL_AHB2_GRP1_EnableClock>
  
  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002712:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002716:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002718:	2301      	movs	r3, #1
 800271a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800271c:	2302      	movs	r3, #2
 800271e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002720:	79bb      	ldrb	r3, [r7, #6]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d10c      	bne.n	8002740 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002726:	2300      	movs	r3, #0
 8002728:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	4a20      	ldr	r2, [pc, #128]	; (80027b0 <BSP_PB_Init+0xc4>)
 800272e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002732:	f107 020c 	add.w	r2, r7, #12
 8002736:	4611      	mov	r1, r2
 8002738:	4618      	mov	r0, r3
 800273a:	f001 fe45 	bl	80043c8 <HAL_GPIO_Init>
 800273e:	e031      	b.n	80027a4 <BSP_PB_Init+0xb8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002740:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002744:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <BSP_PB_Init+0xc4>)
 800274a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274e:	f107 020c 	add.w	r2, r7, #12
 8002752:	4611      	mov	r1, r2
 8002754:	4618      	mov	r0, r3
 8002756:	f001 fe37 	bl	80043c8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <BSP_PB_Init+0xc8>)
 8002760:	441a      	add	r2, r3
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	4914      	ldr	r1, [pc, #80]	; (80027b8 <BSP_PB_Init+0xcc>)
 8002766:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f001 fe18 	bl	80043a2 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4a0f      	ldr	r2, [pc, #60]	; (80027b4 <BSP_PB_Init+0xc8>)
 8002778:	1898      	adds	r0, r3, r2
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a0f      	ldr	r2, [pc, #60]	; (80027bc <BSP_PB_Init+0xd0>)
 800277e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002782:	461a      	mov	r2, r3
 8002784:	2100      	movs	r1, #0
 8002786:	f001 fdf3 	bl	8004370 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800278a:	2029      	movs	r0, #41	; 0x29
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	4a0c      	ldr	r2, [pc, #48]	; (80027c0 <BSP_PB_Init+0xd4>)
 8002790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002794:	2200      	movs	r2, #0
 8002796:	4619      	mov	r1, r3
 8002798:	f001 f9c9 	bl	8003b2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800279c:	2329      	movs	r3, #41	; 0x29
 800279e:	4618      	mov	r0, r3
 80027a0:	f001 f9df 	bl	8003b62 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3720      	adds	r7, #32
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000008 	.word	0x20000008
 80027b4:	20000c6c 	.word	0x20000c6c
 80027b8:	0801e168 	.word	0x0801e168
 80027bc:	2000000c 	.word	0x2000000c
 80027c0:	20000010 	.word	0x20000010

080027c4 <BSP_PB_Callback>:
  *           @arg BUTTON_SW2
  *           @arg BUTTON_SW3
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <BUTTON_SW1_EXTI_Callback>:
/**
  * @brief  Button SW1 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW1_EXTI_Callback(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_SW1);
 80027dc:	2000      	movs	r0, #0
 80027de:	f7ff fff1 	bl	80027c4 <BSP_PB_Callback>
}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <LL_AHB2_GRP1_EnableClock>:
{
 80027e6:	b480      	push	{r7}
 80027e8:	b085      	sub	sp, #20
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80027ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80027fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002802:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4013      	ands	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr

08002816 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800281c:	1d3b      	adds	r3, r7, #4
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	609a      	str	r2, [r3, #8]
 8002826:	60da      	str	r2, [r3, #12]
 8002828:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL1_GPIO_CLK_ENABLE();
 800282a:	2001      	movs	r0, #1
 800282c:	f7ff ffdb 	bl	80027e6 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002830:	2310      	movs	r3, #16
 8002832:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002834:	2301      	movs	r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283c:	2303      	movs	r3, #3
 800283e:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	4619      	mov	r1, r3
 8002844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002848:	f001 fdbe 	bl	80043c8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800284c:	2320      	movs	r3, #32
 800284e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	4619      	mov	r1, r3
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f001 fdb6 	bl	80043c8 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800285c:	2200      	movs	r2, #0
 800285e:	2120      	movs	r1, #32
 8002860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002864:	f001 fff5 	bl	8004852 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002868:	2200      	movs	r2, #0
 800286a:	2110      	movs	r1, #16
 800286c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002870:	f001 ffef 	bl	8004852 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	2b03      	cmp	r3, #3
 800288e:	d83f      	bhi.n	8002910 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002890:	a201      	add	r2, pc, #4	; (adr r2, 8002898 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002896:	bf00      	nop
 8002898:	080028a9 	.word	0x080028a9
 800289c:	080028c3 	.word	0x080028c3
 80028a0:	080028dd 	.word	0x080028dd
 80028a4:	080028f7 	.word	0x080028f7
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2110      	movs	r1, #16
 80028ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b0:	f001 ffcf 	bl	8004852 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80028b4:	2200      	movs	r2, #0
 80028b6:	2120      	movs	r1, #32
 80028b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028bc:	f001 ffc9 	bl	8004852 <HAL_GPIO_WritePin>
      break;      
 80028c0:	e027      	b.n	8002912 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80028c2:	2201      	movs	r2, #1
 80028c4:	2110      	movs	r1, #16
 80028c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ca:	f001 ffc2 	bl	8004852 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80028ce:	2200      	movs	r2, #0
 80028d0:	2120      	movs	r1, #32
 80028d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028d6:	f001 ffbc 	bl	8004852 <HAL_GPIO_WritePin>
      break;
 80028da:	e01a      	b.n	8002912 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80028dc:	2201      	movs	r2, #1
 80028de:	2110      	movs	r1, #16
 80028e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e4:	f001 ffb5 	bl	8004852 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80028e8:	2201      	movs	r2, #1
 80028ea:	2120      	movs	r1, #32
 80028ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f0:	f001 ffaf 	bl	8004852 <HAL_GPIO_WritePin>
      break;
 80028f4:	e00d      	b.n	8002912 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80028f6:	2200      	movs	r2, #0
 80028f8:	2110      	movs	r1, #16
 80028fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fe:	f001 ffa8 	bl	8004852 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002902:	2201      	movs	r2, #1
 8002904:	2120      	movs	r1, #32
 8002906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800290a:	f001 ffa2 	bl	8004852 <HAL_GPIO_WritePin>
      break;
 800290e:	e000      	b.n	8002912 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002910:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002920:	2302      	movs	r3, #2
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr

0800292a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800292e:	2301      	movs	r3, #1
}
 8002930:	4618      	mov	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 800293c:	2301      	movs	r3, #1
}
 800293e:	4618      	mov	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr
	...

08002948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002952:	2003      	movs	r0, #3
 8002954:	f001 f8e0 	bl	8003b18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002958:	f003 fcf0 	bl	800633c <HAL_RCC_GetHCLKFreq>
 800295c:	4603      	mov	r3, r0
 800295e:	4a09      	ldr	r2, [pc, #36]	; (8002984 <HAL_Init+0x3c>)
 8002960:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002962:	200f      	movs	r0, #15
 8002964:	f7ff f90e 	bl	8001b84 <HAL_InitTick>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d002      	beq.n	8002974 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	71fb      	strb	r3, [r7, #7]
 8002972:	e001      	b.n	8002978 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002974:	f7fe fe96 	bl	80016a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002978:	79fb      	ldrb	r3, [r7, #7]
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000000 	.word	0x20000000

08002988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800298c:	4b05      	ldr	r3, [pc, #20]	; (80029a4 <HAL_IncTick+0x1c>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <HAL_IncTick+0x20>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4413      	add	r3, r2
 8002998:	4a03      	ldr	r2, [pc, #12]	; (80029a8 <HAL_IncTick+0x20>)
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	20000018 	.word	0x20000018
 80029a8:	20000c74 	.word	0x20000c74

080029ac <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80029b0:	4b02      	ldr	r3, [pc, #8]	; (80029bc <HAL_GetUIDw0+0x10>)
 80029b2:	681b      	ldr	r3, [r3, #0]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr
 80029bc:	1fff7590 	.word	0x1fff7590

080029c0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80029c4:	4b02      	ldr	r3, [pc, #8]	; (80029d0 <HAL_GetUIDw1+0x10>)
 80029c6:	681b      	ldr	r3, [r3, #0]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	1fff7594 	.word	0x1fff7594

080029d4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80029d8:	4b02      	ldr	r3, [pc, #8]	; (80029e4 <HAL_GetUIDw2+0x10>)
 80029da:	681b      	ldr	r3, [r3, #0]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	1fff7598 	.word	0x1fff7598

080029e8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	601a      	str	r2, [r3, #0]
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b085      	sub	sp, #20
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	60f8      	str	r0, [r7, #12]
 8002a2e:	60b9      	str	r1, [r7, #8]
 8002a30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2107      	movs	r1, #7
 8002a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a42:	43db      	mvns	r3, r3
 8002a44:	401a      	ands	r2, r3
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a52:	431a      	orrs	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002a58:	bf00      	nop
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr

08002a62 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b085      	sub	sp, #20
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	210f      	movs	r1, #15
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	401a      	ands	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0e9b      	lsrs	r3, r3, #26
 8002aaa:	f003 010f 	and.w	r1, r3, #15
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	f003 031f 	and.w	r3, r3, #31
 8002ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002abe:	bf00      	nop
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr

08002ac8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002adc:	431a      	orrs	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002b00:	43db      	mvns	r3, r3
 8002b02:	401a      	ands	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr

08002b12 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b085      	sub	sp, #20
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	43db      	mvns	r3, r3
 8002b28:	401a      	ands	r2, r3
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	0219      	lsls	r1, r3, #8
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	400b      	ands	r3, r1
 8002b32:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002b36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr

08002b4a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b5a:	f023 0317 	bic.w	r3, r3, #23
 8002b5e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b80:	f023 0317 	bic.w	r3, r3, #23
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6093      	str	r3, [r2, #8]
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr

08002b92 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ba6:	d101      	bne.n	8002bac <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bc8:	f023 0317 	bic.w	r3, r3, #23
 8002bcc:	f043 0201 	orr.w	r2, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bee:	f023 0317 	bic.w	r3, r3, #23
 8002bf2:	f043 0202 	orr.w	r2, r3, #2
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <LL_ADC_IsEnabled+0x18>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <LL_ADC_IsEnabled+0x1a>
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d101      	bne.n	8002c40 <LL_ADC_IsDisableOngoing+0x18>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <LL_ADC_IsDisableOngoing+0x1a>
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c5c:	f023 0317 	bic.w	r3, r3, #23
 8002c60:	f043 0204 	orr.w	r2, r3, #4
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr

08002c72 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c82:	f023 0317 	bic.w	r3, r3, #23
 8002c86:	f043 0210 	orr.w	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d101      	bne.n	8002cb0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cac:	2301      	movs	r3, #1
 8002cae:	e000      	b.n	8002cb2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr

08002cbc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e1ae      	b.n	800303c <HAL_ADC_Init+0x380>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7fe f939 	bl	8000f64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff ff44 	bl	8002b92 <LL_ADC_IsInternalRegulatorEnabled>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d115      	bne.n	8002d3c <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ff18 	bl	8002b4a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d1a:	4b9b      	ldr	r3, [pc, #620]	; (8002f88 <HAL_ADC_Init+0x2cc>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	099b      	lsrs	r3, r3, #6
 8002d20:	4a9a      	ldr	r2, [pc, #616]	; (8002f8c <HAL_ADC_Init+0x2d0>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	099b      	lsrs	r3, r3, #6
 8002d28:	3301      	adds	r3, #1
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d2e:	e002      	b.n	8002d36 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1f9      	bne.n	8002d30 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff ff26 	bl	8002b92 <LL_ADC_IsInternalRegulatorEnabled>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10d      	bne.n	8002d68 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d50:	f043 0210 	orr.w	r2, r3, #16
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	f043 0201 	orr.w	r2, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff ff93 	bl	8002c98 <LL_ADC_REG_IsConversionOngoing>
 8002d72:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d78:	f003 0310 	and.w	r3, r3, #16
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 8154 	bne.w	800302a <HAL_ADC_Init+0x36e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f040 8150 	bne.w	800302a <HAL_ADC_Init+0x36e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d92:	f043 0202 	orr.w	r2, r3, #2
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff ff30 	bl	8002c04 <LL_ADC_IsEnabled>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d14f      	bne.n	8002e4a <HAL_ADC_Init+0x18e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f023 0118 	bic.w	r1, r3, #24
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d111      	bne.n	8002e02 <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002dea:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002df0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002df6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	691a      	ldr	r2, [r3, #16]
 8002e08:	4b61      	ldr	r3, [pc, #388]	; (8002f90 <HAL_ADC_Init+0x2d4>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	6979      	ldr	r1, [r7, #20]
 8002e12:	430b      	orrs	r3, r1
 8002e14:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002e1e:	d014      	beq.n	8002e4a <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d00f      	beq.n	8002e4a <HAL_ADC_Init+0x18e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e32:	d00a      	beq.n	8002e4a <HAL_ADC_Init+0x18e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8002e34:	4b57      	ldr	r3, [pc, #348]	; (8002f94 <HAL_ADC_Init+0x2d8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002e44:	4953      	ldr	r1, [pc, #332]	; (8002f94 <HAL_ADC_Init+0x2d8>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	7e1b      	ldrb	r3, [r3, #24]
 8002e4e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	7e5b      	ldrb	r3, [r3, #25]
 8002e54:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002e56:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	7e9b      	ldrb	r3, [r3, #26]
 8002e5c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002e5e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e64:	2a00      	cmp	r2, #0
 8002e66:	d002      	beq.n	8002e6e <HAL_ADC_Init+0x1b2>
 8002e68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e6c:	e000      	b.n	8002e70 <HAL_ADC_Init+0x1b4>
 8002e6e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002e70:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002e76:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	da04      	bge.n	8002e8a <HAL_ADC_Init+0x1ce>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e88:	e001      	b.n	8002e8e <HAL_ADC_Init+0x1d2>
 8002e8a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 8002e8e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002e96:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002e98:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d114      	bne.n	8002ed4 <HAL_ADC_Init+0x218>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	7e9b      	ldrb	r3, [r3, #26]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d104      	bne.n	8002ebc <HAL_ADC_Init+0x200>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb8:	61bb      	str	r3, [r7, #24]
 8002eba:	e00b      	b.n	8002ed4 <HAL_ADC_Init+0x218>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec0:	f043 0220 	orr.w	r2, r3, #32
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ecc:	f043 0201 	orr.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d009      	beq.n	8002ef0 <HAL_ADC_Init+0x234>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002efa:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6812      	ldr	r2, [r2, #0]
 8002f02:	69b9      	ldr	r1, [r7, #24]
 8002f04:	430b      	orrs	r3, r1
 8002f06:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	4b22      	ldr	r3, [pc, #136]	; (8002f98 <HAL_ADC_Init+0x2dc>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	6979      	ldr	r1, [r7, #20]
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f24:	461a      	mov	r2, r3
 8002f26:	2100      	movs	r1, #0
 8002f28:	f7ff fd7d 	bl	8002a26 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6818      	ldr	r0, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f34:	461a      	mov	r2, r3
 8002f36:	4919      	ldr	r1, [pc, #100]	; (8002f9c <HAL_ADC_Init+0x2e0>)
 8002f38:	f7ff fd75 	bl	8002a26 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d108      	bne.n	8002f56 <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f062 020f 	orn	r2, r2, #15
 8002f52:	629a      	str	r2, [r3, #40]	; 0x28
 8002f54:	e044      	b.n	8002fe0 <HAL_ADC_Init+0x324>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f5e:	d13f      	bne.n	8002fe0 <HAL_ADC_Init+0x324>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002f60:	2300      	movs	r3, #0
 8002f62:	613b      	str	r3, [r7, #16]
 8002f64:	e00c      	b.n	8002f80 <HAL_ADC_Init+0x2c4>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f72:	f003 030f 	and.w	r3, r3, #15
 8002f76:	2b0f      	cmp	r3, #15
 8002f78:	d012      	beq.n	8002fa0 <HAL_ADC_Init+0x2e4>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	2b07      	cmp	r3, #7
 8002f84:	d9ef      	bls.n	8002f66 <HAL_ADC_Init+0x2aa>
 8002f86:	e00c      	b.n	8002fa2 <HAL_ADC_Init+0x2e6>
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	053e2d63 	.word	0x053e2d63
 8002f90:	1ffffc02 	.word	0x1ffffc02
 8002f94:	40012708 	.word	0x40012708
 8002f98:	dffffc02 	.word	0xdffffc02
 8002f9c:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 8002fa0:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d108      	bne.n	8002fba <HAL_ADC_Init+0x2fe>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f062 020f 	orn	r2, r2, #15
 8002fb6:	629a      	str	r2, [r3, #40]	; 0x28
 8002fb8:	e012      	b.n	8002fe0 <HAL_ADC_Init+0x324>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	f003 031c 	and.w	r3, r3, #28
 8002fcc:	f06f 020f 	mvn.w	r2, #15
 8002fd0:	fa02 f103 	lsl.w	r1, r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	4b17      	ldr	r3, [pc, #92]	; (8003044 <HAL_ADC_Init+0x388>)
 8002fe8:	4013      	ands	r3, r2
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d10b      	bne.n	8003008 <HAL_ADC_Init+0x34c>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffa:	f023 0303 	bic.w	r3, r3, #3
 8002ffe:	f043 0201 	orr.w	r2, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003006:	e018      	b.n	800303a <HAL_ADC_Init+0x37e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300c:	f023 0312 	bic.w	r3, r3, #18
 8003010:	f043 0210 	orr.w	r2, r3, #16
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003028:	e007      	b.n	800303a <HAL_ADC_Init+0x37e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	f043 0210 	orr.w	r2, r3, #16
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 800303a:	7ffb      	ldrb	r3, [r7, #31]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	833fffe7 	.word	0x833fffe7

08003048 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e06a      	b.n	8003130 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	f043 0202 	orr.w	r2, r3, #2
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 fabe 	bl	80035e8 <ADC_ConversionStop>
 800306c:	4603      	mov	r3, r0
 800306e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10f      	bne.n	8003096 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fb82 	bl	8003780 <ADC_Disable>
 800307c:	4603      	mov	r3, r0
 800307e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff fd6d 	bl	8002b70 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80030a4:	f023 0303 	bic.w	r3, r3, #3
 80030a8:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f240 329f 	movw	r2, #927	; 0x39f
 80030b2:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68d9      	ldr	r1, [r3, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4b1e      	ldr	r3, [pc, #120]	; (8003138 <HAL_ADC_DeInit+0xf0>)
 80030c0:	400b      	ands	r3, r1
 80030c2:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	691a      	ldr	r2, [r3, #16]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80030d2:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0207 	bic.w	r2, r2, #7
 80030e2:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6a1a      	ldr	r2, [r3, #32]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 80030f2:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003102:	4b0e      	ldr	r3, [pc, #56]	; (800313c <HAL_ADC_DeInit+0xf4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a0d      	ldr	r2, [pc, #52]	; (800313c <HAL_ADC_DeInit+0xf4>)
 8003108:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 800310c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7fd ff3c 	bl	8000f8c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 800312e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	833e0200 	.word	0x833e0200
 800313c:	40012708 	.word	0x40012708

08003140 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff fda3 	bl	8002c98 <LL_ADC_REG_IsConversionOngoing>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d132      	bne.n	80031be <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_ADC_Start+0x26>
 8003162:	2302      	movs	r3, #2
 8003164:	e02e      	b.n	80031c4 <HAL_ADC_Start+0x84>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 fa80 	bl	8003674 <ADC_Enable>
 8003174:	4603      	mov	r3, r0
 8003176:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d11a      	bne.n	80031b4 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003182:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003186:	f023 0301 	bic.w	r3, r3, #1
 800318a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	221c      	movs	r2, #28
 800319e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff fd4d 	bl	8002c4c <LL_ADC_REG_StartConversion>
 80031b2:	e006      	b.n	80031c2 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80031bc:	e001      	b.n	80031c2 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031be:	2302      	movs	r3, #2
 80031c0:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_Stop+0x16>
 80031de:	2302      	movs	r3, #2
 80031e0:	e022      	b.n	8003228 <HAL_ADC_Stop+0x5c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f9fc 	bl	80035e8 <ADC_ConversionStop>
 80031f0:	4603      	mov	r3, r0
 80031f2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d111      	bne.n	800321e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fac0 	bl	8003780 <ADC_Disable>
 8003200:	4603      	mov	r3, r0
 8003202:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003212:	f023 0301 	bic.w	r3, r3, #1
 8003216:	f043 0201 	orr.w	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003226:	7bfb      	ldrb	r3, [r7, #15]
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d102      	bne.n	8003248 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8003242:	2308      	movs	r3, #8
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	e010      	b.n	800326a <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d007      	beq.n	8003266 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325a:	f043 0220 	orr.w	r2, r3, #32
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e077      	b.n	8003356 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003266:	2304      	movs	r3, #4
 8003268:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800326a:	f7fe fc95 	bl	8001b98 <HAL_GetTick>
 800326e:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003270:	e021      	b.n	80032b6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003278:	d01d      	beq.n	80032b6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800327a:	f7fe fc8d 	bl	8001b98 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d302      	bcc.n	8003290 <HAL_ADC_PollForConversion+0x60>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d112      	bne.n	80032b6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	4013      	ands	r3, r2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10b      	bne.n	80032b6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a2:	f043 0204 	orr.w	r2, r3, #4
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e04f      	b.n	8003356 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4013      	ands	r3, r2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0d6      	beq.n	8003272 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fbc4 	bl	8002a62 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d031      	beq.n	8003344 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7e9b      	ldrb	r3, [r3, #26]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d12d      	bne.n	8003344 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d126      	bne.n	8003344 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff fccc 	bl	8002c98 <LL_ADC_REG_IsConversionOngoing>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d112      	bne.n	800332c <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 020c 	bic.w	r2, r2, #12
 8003314:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800331e:	f023 0301 	bic.w	r3, r3, #1
 8003322:	f043 0201 	orr.w	r2, r3, #1
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	659a      	str	r2, [r3, #88]	; 0x58
 800332a:	e00b      	b.n	8003344 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003330:	f043 0220 	orr.w	r2, r3, #32
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333c:	f043 0201 	orr.w	r2, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	7e1b      	ldrb	r3, [r3, #24]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d103      	bne.n	8003354 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	220c      	movs	r2, #12
 8003352:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800336c:	4618      	mov	r0, r3
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr
	...

08003378 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003386:	2300      	movs	r3, #0
 8003388:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x28>
 800339c:	2302      	movs	r3, #2
 800339e:	e110      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x24a>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff fc73 	bl	8002c98 <LL_ADC_REG_IsConversionOngoing>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f040 80f7 	bne.w	80035a8 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	f000 80b1 	beq.w	8003526 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033cc:	d004      	beq.n	80033d8 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80033d2:	4a7e      	ldr	r2, [pc, #504]	; (80035cc <HAL_ADC_ConfigChannel+0x254>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d108      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4619      	mov	r1, r3
 80033e2:	4610      	mov	r0, r2
 80033e4:	f7ff fb70 	bl	8002ac8 <LL_ADC_REG_SetSequencerChAdd>
 80033e8:	e041      	b.n	800346e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 031f 	and.w	r3, r3, #31
 80033f6:	210f      	movs	r1, #15
 80033f8:	fa01 f303 	lsl.w	r3, r1, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	401a      	ands	r2, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003408:	2b00      	cmp	r3, #0
 800340a:	d105      	bne.n	8003418 <HAL_ADC_ConfigChannel+0xa0>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	0e9b      	lsrs	r3, r3, #26
 8003412:	f003 031f 	and.w	r3, r3, #31
 8003416:	e011      	b.n	800343c <HAL_ADC_ConfigChannel+0xc4>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	fa93 f3a3 	rbit	r3, r3
 8003424:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003430:	2320      	movs	r3, #32
 8003432:	e003      	b.n	800343c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	fab3 f383 	clz	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	6839      	ldr	r1, [r7, #0]
 800343e:	6849      	ldr	r1, [r1, #4]
 8003440:	f001 011f 	and.w	r1, r1, #31
 8003444:	408b      	lsls	r3, r1
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	089b      	lsrs	r3, r3, #2
 8003452:	1c5a      	adds	r2, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	429a      	cmp	r2, r3
 800345a:	d808      	bhi.n	800346e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6818      	ldr	r0, [r3, #0]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	6859      	ldr	r1, [r3, #4]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	461a      	mov	r2, r3
 800346a:	f7ff fb0c 	bl	8002a86 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6818      	ldr	r0, [r3, #0]
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6819      	ldr	r1, [r3, #0]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	461a      	mov	r2, r3
 800347c:	f7ff fb49 	bl	8002b12 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f280 8097 	bge.w	80035b8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800348a:	4851      	ldr	r0, [pc, #324]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 800348c:	f7ff fabe 	bl	8002a0c <LL_ADC_GetCommonPathInternalCh>
 8003490:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a4f      	ldr	r2, [pc, #316]	; (80035d4 <HAL_ADC_ConfigChannel+0x25c>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d120      	bne.n	80034de <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d11b      	bne.n	80034de <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034ac:	4619      	mov	r1, r3
 80034ae:	4848      	ldr	r0, [pc, #288]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 80034b0:	f7ff fa9a 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034b4:	4b48      	ldr	r3, [pc, #288]	; (80035d8 <HAL_ADC_ConfigChannel+0x260>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	099b      	lsrs	r3, r3, #6
 80034ba:	4a48      	ldr	r2, [pc, #288]	; (80035dc <HAL_ADC_ConfigChannel+0x264>)
 80034bc:	fba2 2303 	umull	r2, r3, r2, r3
 80034c0:	099b      	lsrs	r3, r3, #6
 80034c2:	1c5a      	adds	r2, r3, #1
 80034c4:	4613      	mov	r3, r2
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	4413      	add	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034ce:	e002      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1f9      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80034dc:	e06c      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a3f      	ldr	r2, [pc, #252]	; (80035e0 <HAL_ADC_ConfigChannel+0x268>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d10c      	bne.n	8003502 <HAL_ADC_ConfigChannel+0x18a>
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d107      	bne.n	8003502 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034f8:	4619      	mov	r1, r3
 80034fa:	4835      	ldr	r0, [pc, #212]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 80034fc:	f7ff fa74 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
 8003500:	e05a      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a37      	ldr	r2, [pc, #220]	; (80035e4 <HAL_ADC_ConfigChannel+0x26c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d155      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003512:	2b00      	cmp	r3, #0
 8003514:	d150      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800351c:	4619      	mov	r1, r3
 800351e:	482c      	ldr	r0, [pc, #176]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 8003520:	f7ff fa62 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
 8003524:	e048      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800352e:	d004      	beq.n	800353a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003534:	4a25      	ldr	r2, [pc, #148]	; (80035cc <HAL_ADC_ConfigChannel+0x254>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d107      	bne.n	800354a <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4619      	mov	r1, r3
 8003544:	4610      	mov	r0, r2
 8003546:	f7ff fad1 	bl	8002aec <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	da32      	bge.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003552:	481f      	ldr	r0, [pc, #124]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 8003554:	f7ff fa5a 	bl	8002a0c <LL_ADC_GetCommonPathInternalCh>
 8003558:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a1d      	ldr	r2, [pc, #116]	; (80035d4 <HAL_ADC_ConfigChannel+0x25c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d107      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800356a:	4619      	mov	r1, r3
 800356c:	4818      	ldr	r0, [pc, #96]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 800356e:	f7ff fa3b 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
 8003572:	e021      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a19      	ldr	r2, [pc, #100]	; (80035e0 <HAL_ADC_ConfigChannel+0x268>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d107      	bne.n	800358e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003584:	4619      	mov	r1, r3
 8003586:	4812      	ldr	r0, [pc, #72]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 8003588:	f7ff fa2e 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
 800358c:	e014      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a14      	ldr	r2, [pc, #80]	; (80035e4 <HAL_ADC_ConfigChannel+0x26c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d10f      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800359e:	4619      	mov	r1, r3
 80035a0:	480b      	ldr	r0, [pc, #44]	; (80035d0 <HAL_ADC_ConfigChannel+0x258>)
 80035a2:	f7ff fa21 	bl	80029e8 <LL_ADC_SetCommonPathInternalCh>
 80035a6:	e007      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ac:	f043 0220 	orr.w	r2, r3, #32
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 80035c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3720      	adds	r7, #32
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	80000004 	.word	0x80000004
 80035d0:	40012708 	.word	0x40012708
 80035d4:	b0001000 	.word	0xb0001000
 80035d8:	20000000 	.word	0x20000000
 80035dc:	053e2d63 	.word	0x053e2d63
 80035e0:	b8004000 	.word	0xb8004000
 80035e4:	b4002000 	.word	0xb4002000

080035e8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff fb4f 	bl	8002c98 <LL_ADC_REG_IsConversionOngoing>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d033      	beq.n	8003668 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff fb0f 	bl	8002c28 <LL_ADC_IsDisableOngoing>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d104      	bne.n	800361a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff fb2c 	bl	8002c72 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800361a:	f7fe fabd 	bl	8001b98 <HAL_GetTick>
 800361e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003620:	e01b      	b.n	800365a <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003622:	f7fe fab9 	bl	8001b98 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d914      	bls.n	800365a <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0304 	and.w	r3, r3, #4
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00d      	beq.n	800365a <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003642:	f043 0210 	orr.w	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e007      	b.n	800366a <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1dc      	bne.n	8003622 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800367c:	2300      	movs	r3, #0
 800367e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff fabd 	bl	8002c04 <LL_ADC_IsEnabled>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d169      	bne.n	8003764 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	4b36      	ldr	r3, [pc, #216]	; (8003770 <ADC_Enable+0xfc>)
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a2:	f043 0210 	orr.w	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e055      	b.n	8003766 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fa7a 	bl	8002bb8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80036c4:	482b      	ldr	r0, [pc, #172]	; (8003774 <ADC_Enable+0x100>)
 80036c6:	f7ff f9a1 	bl	8002a0c <LL_ADC_GetCommonPathInternalCh>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00f      	beq.n	80036f4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036d4:	4b28      	ldr	r3, [pc, #160]	; (8003778 <ADC_Enable+0x104>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	099b      	lsrs	r3, r3, #6
 80036da:	4a28      	ldr	r2, [pc, #160]	; (800377c <ADC_Enable+0x108>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	099b      	lsrs	r3, r3, #6
 80036e2:	3301      	adds	r3, #1
 80036e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036e6:	e002      	b.n	80036ee <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1f9      	bne.n	80036e8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	7e5b      	ldrb	r3, [r3, #25]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d033      	beq.n	8003764 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80036fc:	f7fe fa4c 	bl	8001b98 <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003702:	e028      	b.n	8003756 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff fa7b 	bl	8002c04 <LL_ADC_IsEnabled>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d104      	bne.n	800371e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff fa4d 	bl	8002bb8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800371e:	f7fe fa3b 	bl	8001b98 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d914      	bls.n	8003756 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b01      	cmp	r3, #1
 8003738:	d00d      	beq.n	8003756 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373e:	f043 0210 	orr.w	r2, r3, #16
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374a:	f043 0201 	orr.w	r2, r3, #1
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e007      	b.n	8003766 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b01      	cmp	r3, #1
 8003762:	d1cf      	bne.n	8003704 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	80000017 	.word	0x80000017
 8003774:	40012708 	.word	0x40012708
 8003778:	20000000 	.word	0x20000000
 800377c:	053e2d63 	.word	0x053e2d63

08003780 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fa4b 	bl	8002c28 <LL_ADC_IsDisableOngoing>
 8003792:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff fa33 	bl	8002c04 <LL_ADC_IsEnabled>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d047      	beq.n	8003834 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d144      	bne.n	8003834 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f003 0305 	and.w	r3, r3, #5
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d10c      	bne.n	80037d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fa0e 	bl	8002bde <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2203      	movs	r2, #3
 80037c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037ca:	f7fe f9e5 	bl	8001b98 <HAL_GetTick>
 80037ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037d0:	e029      	b.n	8003826 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d6:	f043 0210 	orr.w	r2, r3, #16
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e2:	f043 0201 	orr.w	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e023      	b.n	8003836 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037ee:	f7fe f9d3 	bl	8001b98 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d914      	bls.n	8003826 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00d      	beq.n	8003826 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381a:	f043 0201 	orr.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e007      	b.n	8003836 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1dc      	bne.n	80037ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <LL_ADC_IsEnabled>:
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b01      	cmp	r3, #1
 8003850:	d101      	bne.n	8003856 <LL_ADC_IsEnabled+0x18>
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <LL_ADC_IsEnabled+0x1a>
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr

08003862 <LL_ADC_IsCalibrationOnGoing>:
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003872:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003876:	d101      	bne.n	800387c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <HAL_ADCEx_Calibration_Start+0x1a>
 800389e:	2302      	movs	r3, #2
 80038a0:	e068      	b.n	8003974 <HAL_ADCEx_Calibration_Start+0xec>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff ff68 	bl	8003780 <ADC_Disable>
 80038b0:	4603      	mov	r3, r0
 80038b2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff ffc0 	bl	800383e <LL_ADC_IsEnabled>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d14c      	bne.n	800395e <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80038cc:	f043 0202 	orr.w	r2, r3, #2
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0203 	bic.w	r2, r2, #3
 80038ee:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80038fe:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003900:	e014      	b.n	800392c <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	3301      	adds	r3, #1
 8003906:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 800390e:	d30d      	bcc.n	800392c <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003914:	f023 0312 	bic.w	r3, r3, #18
 8003918:	f043 0210 	orr.w	r2, r3, #16
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e023      	b.n	8003974 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff96 	bl	8003862 <LL_ADC_IsCalibrationOnGoing>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1e2      	bne.n	8003902 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68d9      	ldr	r1, [r3, #12]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	430a      	orrs	r2, r1
 800394a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003950:	f023 0303 	bic.w	r3, r3, #3
 8003954:	f043 0201 	orr.w	r2, r3, #1
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	659a      	str	r2, [r3, #88]	; 0x58
 800395c:	e005      	b.n	800396a <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003962:	f043 0210 	orr.w	r2, r3, #16
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003972:	7dfb      	ldrb	r3, [r7, #23]
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800398c:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <__NVIC_SetPriorityGrouping+0x44>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003998:	4013      	ands	r3, r2
 800399a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ae:	4a04      	ldr	r2, [pc, #16]	; (80039c0 <__NVIC_SetPriorityGrouping+0x44>)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	60d3      	str	r3, [r2, #12]
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	e000ed00 	.word	0xe000ed00

080039c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039c8:	4b04      	ldr	r3, [pc, #16]	; (80039dc <__NVIC_GetPriorityGrouping+0x18>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	0a1b      	lsrs	r3, r3, #8
 80039ce:	f003 0307 	and.w	r3, r3, #7
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	db0b      	blt.n	8003a0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	f003 021f 	and.w	r2, r3, #31
 80039f8:	4906      	ldr	r1, [pc, #24]	; (8003a14 <__NVIC_EnableIRQ+0x34>)
 80039fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	2001      	movs	r0, #1
 8003a02:	fa00 f202 	lsl.w	r2, r0, r2
 8003a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr
 8003a14:	e000e100 	.word	0xe000e100

08003a18 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	db12      	blt.n	8003a50 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	f003 021f 	and.w	r2, r3, #31
 8003a30:	490a      	ldr	r1, [pc, #40]	; (8003a5c <__NVIC_DisableIRQ+0x44>)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	2001      	movs	r0, #1
 8003a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a3e:	3320      	adds	r3, #32
 8003a40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a44:	f3bf 8f4f 	dsb	sy
}
 8003a48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a4a:	f3bf 8f6f 	isb	sy
}
 8003a4e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bc80      	pop	{r7}
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	e000e100 	.word	0xe000e100

08003a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	6039      	str	r1, [r7, #0]
 8003a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	db0a      	blt.n	8003a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	490c      	ldr	r1, [pc, #48]	; (8003aac <__NVIC_SetPriority+0x4c>)
 8003a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7e:	0112      	lsls	r2, r2, #4
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	440b      	add	r3, r1
 8003a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a88:	e00a      	b.n	8003aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4908      	ldr	r1, [pc, #32]	; (8003ab0 <__NVIC_SetPriority+0x50>)
 8003a90:	79fb      	ldrb	r3, [r7, #7]
 8003a92:	f003 030f 	and.w	r3, r3, #15
 8003a96:	3b04      	subs	r3, #4
 8003a98:	0112      	lsls	r2, r2, #4
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	761a      	strb	r2, [r3, #24]
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	e000e100 	.word	0xe000e100
 8003ab0:	e000ed00 	.word	0xe000ed00

08003ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b089      	sub	sp, #36	; 0x24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f1c3 0307 	rsb	r3, r3, #7
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	bf28      	it	cs
 8003ad2:	2304      	movcs	r3, #4
 8003ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	3304      	adds	r3, #4
 8003ada:	2b06      	cmp	r3, #6
 8003adc:	d902      	bls.n	8003ae4 <NVIC_EncodePriority+0x30>
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	3b03      	subs	r3, #3
 8003ae2:	e000      	b.n	8003ae6 <NVIC_EncodePriority+0x32>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43da      	mvns	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	401a      	ands	r2, r3
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003afc:	f04f 31ff 	mov.w	r1, #4294967295
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	fa01 f303 	lsl.w	r3, r1, r3
 8003b06:	43d9      	mvns	r1, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b0c:	4313      	orrs	r3, r2
         );
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3724      	adds	r7, #36	; 0x24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr

08003b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7ff ff2b 	bl	800397c <__NVIC_SetPriorityGrouping>
}
 8003b26:	bf00      	nop
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b086      	sub	sp, #24
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	4603      	mov	r3, r0
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	607a      	str	r2, [r7, #4]
 8003b3a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b3c:	f7ff ff42 	bl	80039c4 <__NVIC_GetPriorityGrouping>
 8003b40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	6978      	ldr	r0, [r7, #20]
 8003b48:	f7ff ffb4 	bl	8003ab4 <NVIC_EncodePriority>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b52:	4611      	mov	r1, r2
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff ff83 	bl	8003a60 <__NVIC_SetPriority>
}
 8003b5a:	bf00      	nop
 8003b5c:	3718      	adds	r7, #24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b082      	sub	sp, #8
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	4603      	mov	r3, r0
 8003b6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff ff35 	bl	80039e0 <__NVIC_EnableIRQ>
}
 8003b76:	bf00      	nop
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	4603      	mov	r3, r0
 8003b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff ff43 	bl	8003a18 <__NVIC_DisableIRQ>
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
	...

08003b9c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e08e      	b.n	8003ccc <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	4b47      	ldr	r3, [pc, #284]	; (8003cd4 <HAL_DMA_Init+0x138>)
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d80f      	bhi.n	8003bda <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	4b45      	ldr	r3, [pc, #276]	; (8003cd8 <HAL_DMA_Init+0x13c>)
 8003bc2:	4413      	add	r3, r2
 8003bc4:	4a45      	ldr	r2, [pc, #276]	; (8003cdc <HAL_DMA_Init+0x140>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	091b      	lsrs	r3, r3, #4
 8003bcc:	009a      	lsls	r2, r3, #2
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a42      	ldr	r2, [pc, #264]	; (8003ce0 <HAL_DMA_Init+0x144>)
 8003bd6:	641a      	str	r2, [r3, #64]	; 0x40
 8003bd8:	e00e      	b.n	8003bf8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	4b40      	ldr	r3, [pc, #256]	; (8003ce4 <HAL_DMA_Init+0x148>)
 8003be2:	4413      	add	r3, r2
 8003be4:	4a3d      	ldr	r2, [pc, #244]	; (8003cdc <HAL_DMA_Init+0x140>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	091b      	lsrs	r3, r3, #4
 8003bec:	009a      	lsls	r2, r3, #2
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a3c      	ldr	r2, [pc, #240]	; (8003ce8 <HAL_DMA_Init+0x14c>)
 8003bf6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c12:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6819      	ldr	r1, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	431a      	orrs	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	431a      	orrs	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fb24 	bl	8004298 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c58:	d102      	bne.n	8003c60 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c6c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c76:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d010      	beq.n	8003ca2 <HAL_DMA_Init+0x106>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d80c      	bhi.n	8003ca2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fb4d 	bl	8004328 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c9e:	605a      	str	r2, [r3, #4]
 8003ca0:	e008      	b.n	8003cb4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40020407 	.word	0x40020407
 8003cd8:	bffdfff8 	.word	0xbffdfff8
 8003cdc:	cccccccd 	.word	0xcccccccd
 8003ce0:	40020000 	.word	0x40020000
 8003ce4:	bffdfbf8 	.word	0xbffdfbf8
 8003ce8:	40020400 	.word	0x40020400

08003cec <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e07b      	b.n	8003df6 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	4b3a      	ldr	r3, [pc, #232]	; (8003e00 <HAL_DMA_DeInit+0x114>)
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d80f      	bhi.n	8003d3a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4b38      	ldr	r3, [pc, #224]	; (8003e04 <HAL_DMA_DeInit+0x118>)
 8003d22:	4413      	add	r3, r2
 8003d24:	4a38      	ldr	r2, [pc, #224]	; (8003e08 <HAL_DMA_DeInit+0x11c>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	009a      	lsls	r2, r3, #2
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a35      	ldr	r2, [pc, #212]	; (8003e0c <HAL_DMA_DeInit+0x120>)
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40
 8003d38:	e00e      	b.n	8003d58 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	4b33      	ldr	r3, [pc, #204]	; (8003e10 <HAL_DMA_DeInit+0x124>)
 8003d42:	4413      	add	r3, r2
 8003d44:	4a30      	ldr	r2, [pc, #192]	; (8003e08 <HAL_DMA_DeInit+0x11c>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	009a      	lsls	r2, r3, #2
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a2f      	ldr	r2, [pc, #188]	; (8003e14 <HAL_DMA_DeInit+0x128>)
 8003d56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d64:	f003 021c 	and.w	r2, r3, #28
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d72:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 fa8f 	bl	8004298 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003d8a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00f      	beq.n	8003db4 <HAL_DMA_DeInit+0xc8>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b04      	cmp	r3, #4
 8003d9a:	d80b      	bhi.n	8003db4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 fac3 	bl	8004328 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003db2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40020407 	.word	0x40020407
 8003e04:	bffdfff8 	.word	0xbffdfff8
 8003e08:	cccccccd 	.word	0xcccccccd
 8003e0c:	40020000 	.word	0x40020000
 8003e10:	bffdfbf8 	.word	0xbffdfbf8
 8003e14:	40020400 	.word	0x40020400

08003e18 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
 8003e24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_DMA_Start_IT+0x20>
 8003e34:	2302      	movs	r3, #2
 8003e36:	e069      	b.n	8003f0c <HAL_DMA_Start_IT+0xf4>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d155      	bne.n	8003ef8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0201 	bic.w	r2, r2, #1
 8003e68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 f9d3 	bl	800421c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f042 020e 	orr.w	r2, r2, #14
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e00f      	b.n	8003eb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0204 	bic.w	r2, r2, #4
 8003e9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 020a 	orr.w	r2, r2, #10
 8003eae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d007      	beq.n	8003ece <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ecc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ee4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0201 	orr.w	r2, r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	e008      	b.n	8003f0a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2280      	movs	r2, #128	; 0x80
 8003efc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e04f      	b.n	8003fc6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d008      	beq.n	8003f44 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2204      	movs	r2, #4
 8003f36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e040      	b.n	8003fc6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 020e 	bic.w	r2, r2, #14
 8003f52:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0201 	bic.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f78:	f003 021c 	and.w	r2, r3, #28
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	2101      	movs	r1, #1
 8003f82:	fa01 f202 	lsl.w	r2, r1, r2
 8003f86:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003f90:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00c      	beq.n	8003fb4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fa8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003fb2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr

08003fd0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d005      	beq.n	8003ff4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2204      	movs	r2, #4
 8003fec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	73fb      	strb	r3, [r7, #15]
 8003ff2:	e047      	b.n	8004084 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 020e 	bic.w	r2, r2, #14
 8004002:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0201 	bic.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004022:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004028:	f003 021c 	and.w	r2, r3, #28
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	2101      	movs	r1, #1
 8004032:	fa01 f202 	lsl.w	r2, r1, r2
 8004036:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004040:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00c      	beq.n	8004064 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004054:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004058:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004062:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	4798      	blx	r3
    }
  }
  return status;
 8004084:	7bfb      	ldrb	r3, [r7, #15]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ac:	f003 031c 	and.w	r3, r3, #28
 80040b0:	2204      	movs	r2, #4
 80040b2:	409a      	lsls	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d027      	beq.n	800410c <HAL_DMA_IRQHandler+0x7c>
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0304 	and.w	r3, r3, #4
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d022      	beq.n	800410c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0320 	and.w	r3, r3, #32
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d107      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0204 	bic.w	r2, r2, #4
 80040e2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e8:	f003 021c 	and.w	r2, r3, #28
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	2104      	movs	r1, #4
 80040f2:	fa01 f202 	lsl.w	r2, r1, r2
 80040f6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 8081 	beq.w	8004204 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800410a:	e07b      	b.n	8004204 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004110:	f003 031c 	and.w	r3, r3, #28
 8004114:	2202      	movs	r2, #2
 8004116:	409a      	lsls	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4013      	ands	r3, r2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d03d      	beq.n	800419c <HAL_DMA_IRQHandler+0x10c>
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d038      	beq.n	800419c <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10b      	bne.n	8004150 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 020a 	bic.w	r2, r2, #10
 8004146:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	461a      	mov	r2, r3
 8004156:	4b2e      	ldr	r3, [pc, #184]	; (8004210 <HAL_DMA_IRQHandler+0x180>)
 8004158:	429a      	cmp	r2, r3
 800415a:	d909      	bls.n	8004170 <HAL_DMA_IRQHandler+0xe0>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	f003 031c 	and.w	r3, r3, #28
 8004164:	4a2b      	ldr	r2, [pc, #172]	; (8004214 <HAL_DMA_IRQHandler+0x184>)
 8004166:	2102      	movs	r1, #2
 8004168:	fa01 f303 	lsl.w	r3, r1, r3
 800416c:	6053      	str	r3, [r2, #4]
 800416e:	e008      	b.n	8004182 <HAL_DMA_IRQHandler+0xf2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004174:	f003 031c 	and.w	r3, r3, #28
 8004178:	4a27      	ldr	r2, [pc, #156]	; (8004218 <HAL_DMA_IRQHandler+0x188>)
 800417a:	2102      	movs	r1, #2
 800417c:	fa01 f303 	lsl.w	r3, r1, r3
 8004180:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418e:	2b00      	cmp	r3, #0
 8004190:	d038      	beq.n	8004204 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800419a:	e033      	b.n	8004204 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a0:	f003 031c 	and.w	r3, r3, #28
 80041a4:	2208      	movs	r2, #8
 80041a6:	409a      	lsls	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d02a      	beq.n	8004206 <HAL_DMA_IRQHandler+0x176>
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d025      	beq.n	8004206 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 020e 	bic.w	r2, r2, #14
 80041c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ce:	f003 021c 	and.w	r2, r3, #28
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	2101      	movs	r1, #1
 80041d8:	fa01 f202 	lsl.w	r2, r1, r2
 80041dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d004      	beq.n	8004206 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004204:	bf00      	nop
 8004206:	bf00      	nop
}
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	40020080 	.word	0x40020080
 8004214:	40020400 	.word	0x40020400
 8004218:	40020000 	.word	0x40020000

0800421c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004232:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004238:	2b00      	cmp	r3, #0
 800423a:	d004      	beq.n	8004246 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004244:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424a:	f003 021c 	and.w	r2, r3, #28
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	2101      	movs	r1, #1
 8004254:	fa01 f202 	lsl.w	r2, r1, r2
 8004258:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2b10      	cmp	r3, #16
 8004268:	d108      	bne.n	800427c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68ba      	ldr	r2, [r7, #8]
 8004278:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800427a:	e007      	b.n	800428c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	60da      	str	r2, [r3, #12]
}
 800428c:	bf00      	nop
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr
	...

08004298 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	461a      	mov	r2, r3
 80042a6:	4b1c      	ldr	r3, [pc, #112]	; (8004318 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d813      	bhi.n	80042d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80042b8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	3b08      	subs	r3, #8
 80042c8:	4a14      	ldr	r2, [pc, #80]	; (800431c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80042ca:	fba2 2303 	umull	r2, r3, r2, r3
 80042ce:	091b      	lsrs	r3, r3, #4
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e011      	b.n	80042f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d8:	089b      	lsrs	r3, r3, #2
 80042da:	009a      	lsls	r2, r3, #2
 80042dc:	4b10      	ldr	r3, [pc, #64]	; (8004320 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80042de:	4413      	add	r3, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	3b08      	subs	r3, #8
 80042ec:	4a0b      	ldr	r2, [pc, #44]	; (800431c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	091b      	lsrs	r3, r3, #4
 80042f4:	3307      	adds	r3, #7
 80042f6:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a0a      	ldr	r2, [pc, #40]	; (8004324 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80042fc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 031f 	and.w	r3, r3, #31
 8004304:	2201      	movs	r2, #1
 8004306:	409a      	lsls	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800430c:	bf00      	nop
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40020407 	.word	0x40020407
 800431c:	cccccccd 	.word	0xcccccccd
 8004320:	4002081c 	.word	0x4002081c
 8004324:	40020880 	.word	0x40020880

08004328 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004338:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800433e:	4413      	add	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	461a      	mov	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a08      	ldr	r2, [pc, #32]	; (800436c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800434c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3b01      	subs	r3, #1
 8004352:	f003 0303 	and.w	r3, r3, #3
 8004356:	2201      	movs	r2, #1
 8004358:	409a      	lsls	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800435e:	bf00      	nop
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr
 8004368:	1000823f 	.word	0x1000823f
 800436c:	40020940 	.word	0x40020940

08004370 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004370:	b480      	push	{r7}
 8004372:	b087      	sub	sp, #28
 8004374:	af00      	add	r7, sp, #0
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	460b      	mov	r3, r1
 800437a:	607a      	str	r2, [r7, #4]
 800437c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800437e:	2300      	movs	r3, #0
 8004380:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004382:	7afb      	ldrb	r3, [r7, #11]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d103      	bne.n	8004390 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	605a      	str	r2, [r3, #4]
      break;
 800438e:	e002      	b.n	8004396 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	75fb      	strb	r3, [r7, #23]
      break;
 8004394:	bf00      	nop
  }

  return status;
 8004396:	7dfb      	ldrb	r3, [r7, #23]
}
 8004398:	4618      	mov	r0, r3
 800439a:	371c      	adds	r7, #28
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr

080043a2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e003      	b.n	80043be <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
  }
}
 80043be:	4618      	mov	r0, r3
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr

080043c8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b087      	sub	sp, #28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043d6:	e140      	b.n	800465a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	2101      	movs	r1, #1
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	fa01 f303 	lsl.w	r3, r1, r3
 80043e4:	4013      	ands	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f000 8132 	beq.w	8004654 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f003 0303 	and.w	r3, r3, #3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d005      	beq.n	8004408 <HAL_GPIO_Init+0x40>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f003 0303 	and.w	r3, r3, #3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d130      	bne.n	800446a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	2203      	movs	r2, #3
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4013      	ands	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800443e:	2201      	movs	r2, #1
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	43db      	mvns	r3, r3
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	091b      	lsrs	r3, r3, #4
 8004454:	f003 0201 	and.w	r2, r3, #1
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	4313      	orrs	r3, r2
 8004462:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	2b03      	cmp	r3, #3
 8004474:	d017      	beq.n	80044a6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	2203      	movs	r2, #3
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d123      	bne.n	80044fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	08da      	lsrs	r2, r3, #3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3208      	adds	r2, #8
 80044ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	220f      	movs	r2, #15
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	43db      	mvns	r3, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	691a      	ldr	r2, [r3, #16]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	08da      	lsrs	r2, r3, #3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3208      	adds	r2, #8
 80044f4:	6939      	ldr	r1, [r7, #16]
 80044f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	2203      	movs	r2, #3
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43db      	mvns	r3, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4013      	ands	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 0203 	and.w	r2, r3, #3
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 808c 	beq.w	8004654 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800453c:	4a4e      	ldr	r2, [pc, #312]	; (8004678 <HAL_GPIO_Init+0x2b0>)
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	3302      	adds	r3, #2
 8004544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004548:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	2207      	movs	r2, #7
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	4013      	ands	r3, r2
 800455e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004566:	d00d      	beq.n	8004584 <HAL_GPIO_Init+0x1bc>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a44      	ldr	r2, [pc, #272]	; (800467c <HAL_GPIO_Init+0x2b4>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d007      	beq.n	8004580 <HAL_GPIO_Init+0x1b8>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a43      	ldr	r2, [pc, #268]	; (8004680 <HAL_GPIO_Init+0x2b8>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d101      	bne.n	800457c <HAL_GPIO_Init+0x1b4>
 8004578:	2302      	movs	r3, #2
 800457a:	e004      	b.n	8004586 <HAL_GPIO_Init+0x1be>
 800457c:	2307      	movs	r3, #7
 800457e:	e002      	b.n	8004586 <HAL_GPIO_Init+0x1be>
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <HAL_GPIO_Init+0x1be>
 8004584:	2300      	movs	r3, #0
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	f002 0203 	and.w	r2, r2, #3
 800458c:	0092      	lsls	r2, r2, #2
 800458e:	4093      	lsls	r3, r2
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004596:	4938      	ldr	r1, [pc, #224]	; (8004678 <HAL_GPIO_Init+0x2b0>)
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	089b      	lsrs	r3, r3, #2
 800459c:	3302      	adds	r3, #2
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80045a4:	4b37      	ldr	r3, [pc, #220]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 80045a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045aa:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43db      	mvns	r3, r3
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4013      	ands	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80045ca:	4a2e      	ldr	r2, [pc, #184]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80045d2:	4b2c      	ldr	r3, [pc, #176]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 80045d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045d8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	43db      	mvns	r3, r3
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4013      	ands	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80045f8:	4a22      	ldr	r2, [pc, #136]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004600:	4b20      	ldr	r3, [pc, #128]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	43db      	mvns	r3, r3
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4013      	ands	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004624:	4a17      	ldr	r2, [pc, #92]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800462a:	4b16      	ldr	r3, [pc, #88]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	43db      	mvns	r3, r3
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	4013      	ands	r3, r2
 8004638:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800464e:	4a0d      	ldr	r2, [pc, #52]	; (8004684 <HAL_GPIO_Init+0x2bc>)
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	3301      	adds	r3, #1
 8004658:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	fa22 f303 	lsr.w	r3, r2, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	f47f aeb7 	bne.w	80043d8 <HAL_GPIO_Init+0x10>
  }
}
 800466a:	bf00      	nop
 800466c:	bf00      	nop
 800466e:	371c      	adds	r7, #28
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40010000 	.word	0x40010000
 800467c:	48000400 	.word	0x48000400
 8004680:	48000800 	.word	0x48000800
 8004684:	58000800 	.word	0x58000800

08004688 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004696:	e0af      	b.n	80047f8 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004698:	2201      	movs	r2, #1
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 80a2 	beq.w	80047f2 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80046ae:	4a59      	ldr	r2, [pc, #356]	; (8004814 <HAL_GPIO_DeInit+0x18c>)
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	089b      	lsrs	r3, r3, #2
 80046b4:	3302      	adds	r3, #2
 80046b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ba:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	2207      	movs	r2, #7
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4013      	ands	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80046d6:	d00d      	beq.n	80046f4 <HAL_GPIO_DeInit+0x6c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a4f      	ldr	r2, [pc, #316]	; (8004818 <HAL_GPIO_DeInit+0x190>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d007      	beq.n	80046f0 <HAL_GPIO_DeInit+0x68>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a4e      	ldr	r2, [pc, #312]	; (800481c <HAL_GPIO_DeInit+0x194>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d101      	bne.n	80046ec <HAL_GPIO_DeInit+0x64>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e004      	b.n	80046f6 <HAL_GPIO_DeInit+0x6e>
 80046ec:	2307      	movs	r3, #7
 80046ee:	e002      	b.n	80046f6 <HAL_GPIO_DeInit+0x6e>
 80046f0:	2301      	movs	r3, #1
 80046f2:	e000      	b.n	80046f6 <HAL_GPIO_DeInit+0x6e>
 80046f4:	2300      	movs	r3, #0
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	f002 0203 	and.w	r2, r2, #3
 80046fc:	0092      	lsls	r2, r2, #2
 80046fe:	4093      	lsls	r3, r2
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	429a      	cmp	r2, r3
 8004704:	d136      	bne.n	8004774 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004706:	4b46      	ldr	r3, [pc, #280]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 8004708:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	43db      	mvns	r3, r3
 8004710:	4943      	ldr	r1, [pc, #268]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 8004712:	4013      	ands	r3, r2
 8004714:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004718:	4b41      	ldr	r3, [pc, #260]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 800471a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	43db      	mvns	r3, r3
 8004722:	493f      	ldr	r1, [pc, #252]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 8004724:	4013      	ands	r3, r2
 8004726:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800472a:	4b3d      	ldr	r3, [pc, #244]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	43db      	mvns	r3, r3
 8004732:	493b      	ldr	r1, [pc, #236]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 8004734:	4013      	ands	r3, r2
 8004736:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004738:	4b39      	ldr	r3, [pc, #228]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	4937      	ldr	r1, [pc, #220]	; (8004820 <HAL_GPIO_DeInit+0x198>)
 8004742:	4013      	ands	r3, r2
 8004744:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	2207      	movs	r2, #7
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004756:	4a2f      	ldr	r2, [pc, #188]	; (8004814 <HAL_GPIO_DeInit+0x18c>)
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	089b      	lsrs	r3, r3, #2
 800475c:	3302      	adds	r3, #2
 800475e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	43da      	mvns	r2, r3
 8004766:	482b      	ldr	r0, [pc, #172]	; (8004814 <HAL_GPIO_DeInit+0x18c>)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	089b      	lsrs	r3, r3, #2
 800476c:	400a      	ands	r2, r1
 800476e:	3302      	adds	r3, #2
 8004770:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	2103      	movs	r1, #3
 800477e:	fa01 f303 	lsl.w	r3, r1, r3
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	08da      	lsrs	r2, r3, #3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3208      	adds	r2, #8
 8004790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	08d2      	lsrs	r2, r2, #3
 80047a8:	4019      	ands	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3208      	adds	r2, #8
 80047ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	2103      	movs	r1, #3
 80047bc:	fa01 f303 	lsl.w	r3, r1, r3
 80047c0:	43db      	mvns	r3, r3
 80047c2:	401a      	ands	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	2101      	movs	r1, #1
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	fa01 f303 	lsl.w	r3, r1, r3
 80047d4:	43db      	mvns	r3, r3
 80047d6:	401a      	ands	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	2103      	movs	r1, #3
 80047e6:	fa01 f303 	lsl.w	r3, r1, r3
 80047ea:	43db      	mvns	r3, r3
 80047ec:	401a      	ands	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	60da      	str	r2, [r3, #12]
    }

    position++;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	3301      	adds	r3, #1
 80047f6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004800:	2b00      	cmp	r3, #0
 8004802:	f47f af49 	bne.w	8004698 <HAL_GPIO_DeInit+0x10>
  }
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	40010000 	.word	0x40010000
 8004818:	48000400 	.word	0x48000400
 800481c:	48000800 	.word	0x48000800
 8004820:	58000800 	.word	0x58000800

08004824 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	460b      	mov	r3, r1
 800482e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	887b      	ldrh	r3, [r7, #2]
 8004836:	4013      	ands	r3, r2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
 8004840:	e001      	b.n	8004846 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004842:	2300      	movs	r3, #0
 8004844:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004846:	7bfb      	ldrb	r3, [r7, #15]
}
 8004848:	4618      	mov	r0, r3
 800484a:	3714      	adds	r7, #20
 800484c:	46bd      	mov	sp, r7
 800484e:	bc80      	pop	{r7}
 8004850:	4770      	bx	lr

08004852 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	460b      	mov	r3, r1
 800485c:	807b      	strh	r3, [r7, #2]
 800485e:	4613      	mov	r3, r2
 8004860:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004862:	787b      	ldrb	r3, [r7, #1]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d003      	beq.n	8004870 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004868:	887a      	ldrh	r2, [r7, #2]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800486e:	e002      	b.n	8004876 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004870:	887a      	ldrh	r2, [r7, #2]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr

08004880 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800488a:	4b08      	ldr	r3, [pc, #32]	; (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	88fb      	ldrh	r3, [r7, #6]
 8004890:	4013      	ands	r3, r2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d006      	beq.n	80048a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004896:	4a05      	ldr	r2, [pc, #20]	; (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	4618      	mov	r0, r3
 80048a0:	f005 fbee 	bl	800a080 <HAL_GPIO_EXTI_Callback>
  }
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	58000800 	.word	0x58000800

080048b0 <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80048b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	0c1b      	lsrs	r3, r3, #16
 80048c4:	041b      	lsls	r3, r3, #16
 80048c6:	43db      	mvns	r3, r3
 80048c8:	401a      	ands	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	041b      	lsls	r3, r3, #16
 80048ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr

080048e2 <LL_RCC_GetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE

  */
__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 80048ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4013      	ands	r3, r2
 80048f6:	0c1a      	lsrs	r2, r3, #16
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4313      	orrs	r3, r2
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	bc80      	pop	{r7}
 8004904:	4770      	bx	lr

08004906 <LL_APB1_GRP1_ForceReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800490e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004914:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4313      	orrs	r3, r2
 800491c:	638b      	str	r3, [r1, #56]	; 0x38
}
 800491e:	bf00      	nop
 8004920:	370c      	adds	r7, #12
 8004922:	46bd      	mov	sp, r7
 8004924:	bc80      	pop	{r7}
 8004926:	4770      	bx	lr

08004928 <LL_APB1_GRP2_ForceReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8004930:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004934:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004936:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4313      	orrs	r3, r2
 800493e:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr

0800494a <LL_APB1_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8004952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	43db      	mvns	r3, r3
 800495c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004960:	4013      	ands	r3, r2
 8004962:	638b      	str	r3, [r1, #56]	; 0x38
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	bc80      	pop	{r7}
 800496c:	4770      	bx	lr

0800496e <LL_APB1_GRP2_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8004976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800497a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	43db      	mvns	r3, r3
 8004980:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004984:	4013      	ands	r3, r2
 8004986:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr
	...

08004994 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e0b6      	b.n	8004b14 <HAL_LPTIM_Init+0x180>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d106      	bne.n	80049c6 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f7fc fe79 	bl	80016b8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2202      	movs	r2, #2
 80049ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0201 	orr.w	r2, r2, #1
 80049dc:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049e6:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 80049f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fac2 	bl	8004f80 <LPTIM_WaitForFlag>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b03      	cmp	r3, #3
 8004a00:	d101      	bne.n	8004a06 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e086      	b.n	8004b14 <HAL_LPTIM_Init+0x180>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 faea 	bl	8004fe0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 faaa 	bl	8004f66 <HAL_LPTIM_GetState>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b03      	cmp	r3, #3
 8004a16:	d101      	bne.n	8004a1c <HAL_LPTIM_Init+0x88>
  {
    return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e07b      	b.n	8004b14 <HAL_LPTIM_Init+0x180>
  }


  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d004      	beq.n	8004a36 <HAL_LPTIM_Init+0xa2>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a34:	d103      	bne.n	8004a3e <HAL_LPTIM_Init+0xaa>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f023 031e 	bic.w	r3, r3, #30
 8004a3c:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d005      	beq.n	8004a56 <HAL_LPTIM_Init+0xc2>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004a50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004a54:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4b30      	ldr	r3, [pc, #192]	; (8004b1c <HAL_LPTIM_Init+0x188>)
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004a66:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004a6c:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8004a72:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8004a78:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d107      	bne.n	8004a98 <HAL_LPTIM_Init+0x104>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004a90:	4313      	orrs	r3, r2
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d004      	beq.n	8004aaa <HAL_LPTIM_Init+0x116>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004aa8:	d107      	bne.n	8004aba <HAL_LPTIM_Init+0x126>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d00a      	beq.n	8004adc <HAL_LPTIM_Init+0x148>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004ace:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8004ad4:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a0d      	ldr	r2, [pc, #52]	; (8004b20 <HAL_LPTIM_Init+0x18c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <HAL_LPTIM_Init+0x16c>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	430a      	orrs	r2, r1
 8004afc:	621a      	str	r2, [r3, #32]
 8004afe:	e004      	b.n	8004b0a <HAL_LPTIM_Init+0x176>
  {
    /* Check LPTIM2 and LPTIM3 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 and LPTIM3 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004b08:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	ff19f1fe 	.word	0xff19f1fe
 8004b20:	40007c00 	.word	0x40007c00

08004b24 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2202      	movs	r2, #2
 8004b32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a48      	ldr	r2, [pc, #288]	; (8004c5c <HAL_LPTIM_Counter_Start_IT+0x138>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d108      	bne.n	8004b52 <HAL_LPTIM_Counter_Start_IT+0x2e>
 8004b40:	4b47      	ldr	r3, [pc, #284]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b46:	4a46      	ldr	r2, [pc, #280]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b48:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004b50:	e015      	b.n	8004b7e <HAL_LPTIM_Counter_Start_IT+0x5a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a43      	ldr	r2, [pc, #268]	; (8004c64 <HAL_LPTIM_Counter_Start_IT+0x140>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d108      	bne.n	8004b6e <HAL_LPTIM_Counter_Start_IT+0x4a>
 8004b5c:	4b40      	ldr	r3, [pc, #256]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b62:	4a3f      	ldr	r2, [pc, #252]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004b68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004b6c:	e007      	b.n	8004b7e <HAL_LPTIM_Counter_Start_IT+0x5a>
 8004b6e:	4b3c      	ldr	r3, [pc, #240]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b74:	4a3a      	ldr	r2, [pc, #232]	; (8004c60 <HAL_LPTIM_Counter_Start_IT+0x13c>)
 8004b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b7a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) &&
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d00c      	beq.n	8004ba0 <HAL_LPTIM_Counter_Start_IT+0x7c>
      (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) &&
 8004b8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b8e:	d107      	bne.n	8004ba0 <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8004b9e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691a      	ldr	r2, [r3, #16]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2210      	movs	r2, #16
 8004bb6:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004bc0:	2110      	movs	r1, #16
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f9dc 	bl	8004f80 <LPTIM_WaitForFlag>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b03      	cmp	r3, #3
 8004bcc:	d101      	bne.n	8004bd2 <HAL_LPTIM_Counter_Start_IT+0xae>
  {
    return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e03f      	b.n	8004c52 <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fa04 	bl	8004fe0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f9c4 	bl	8004f66 <HAL_LPTIM_GetState>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d101      	bne.n	8004be8 <HAL_LPTIM_Counter_Start_IT+0xc4>
  {
    return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e034      	b.n	8004c52 <HAL_LPTIM_Counter_Start_IT+0x12e>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0210 	orr.w	r2, r2, #16
 8004bf6:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0202 	orr.w	r2, r2, #2
 8004c06:	609a      	str	r2, [r3, #8]

  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c16:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c26:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691a      	ldr	r2, [r3, #16]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0204 	orr.w	r2, r2, #4
 8004c46:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40007c00 	.word	0x40007c00
 8004c60:	58000800 	.word	0x58000800
 8004c64:	40009400 	.word	0x40009400

08004c68 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	; (8004d28 <HAL_LPTIM_Counter_Stop_IT+0xc0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d108      	bne.n	8004c94 <HAL_LPTIM_Counter_Stop_IT+0x2c>
 8004c82:	4b2a      	ldr	r3, [pc, #168]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c88:	4a28      	ldr	r2, [pc, #160]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004c8a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c8e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004c92:	e015      	b.n	8004cc0 <HAL_LPTIM_Counter_Stop_IT+0x58>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a25      	ldr	r2, [pc, #148]	; (8004d30 <HAL_LPTIM_Counter_Stop_IT+0xc8>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d108      	bne.n	8004cb0 <HAL_LPTIM_Counter_Stop_IT+0x48>
 8004c9e:	4b23      	ldr	r3, [pc, #140]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ca4:	4a21      	ldr	r2, [pc, #132]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004ca6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004caa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004cae:	e007      	b.n	8004cc0 <HAL_LPTIM_Counter_Stop_IT+0x58>
 8004cb0:	4b1e      	ldr	r3, [pc, #120]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cb6:	4a1d      	ldr	r2, [pc, #116]	; (8004d2c <HAL_LPTIM_Counter_Stop_IT+0xc4>)
 8004cb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004cbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f98d 	bl	8004fe0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f94d 	bl	8004f66 <HAL_LPTIM_GetState>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d101      	bne.n	8004cd6 <HAL_LPTIM_Counter_Stop_IT+0x6e>
  {
    return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e024      	b.n	8004d20 <HAL_LPTIM_Counter_Stop_IT+0xb8>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0210 	bic.w	r2, r2, #16
 8004ce4:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0202 	bic.w	r2, r2, #2
 8004cf4:	609a      	str	r2, [r3, #8]

  /* Disable Rep Update Ok interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_REPOK);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689a      	ldr	r2, [r3, #8]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d04:	609a      	str	r2, [r3, #8]

  /* Disable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d14:	609a      	str	r2, [r3, #8]
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	40007c00 	.word	0x40007c00
 8004d2c:	58000800 	.word	0x58000800
 8004d30:	40009400 	.word	0x40009400

08004d34 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d10d      	bne.n	8004d66 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d106      	bne.n	8004d66 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f8af 	bl	8004ec4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d10d      	bne.n	8004d90 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d106      	bne.n	8004d90 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2202      	movs	r2, #2
 8004d88:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f8a3 	bl	8004ed6 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d10d      	bne.n	8004dba <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d106      	bne.n	8004dba <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2204      	movs	r2, #4
 8004db2:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f897 	bl	8004ee8 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0308 	and.w	r3, r3, #8
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d10d      	bne.n	8004de4 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b08      	cmp	r3, #8
 8004dd4:	d106      	bne.n	8004de4 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2208      	movs	r2, #8
 8004ddc:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f88b 	bl	8004efa <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b10      	cmp	r3, #16
 8004df0:	d10d      	bne.n	8004e0e <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 0310 	and.w	r3, r3, #16
 8004dfc:	2b10      	cmp	r3, #16
 8004dfe:	d106      	bne.n	8004e0e <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2210      	movs	r2, #16
 8004e06:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 f87f 	bl	8004f0c <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0320 	and.w	r3, r3, #32
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d10d      	bne.n	8004e38 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	d106      	bne.n	8004e38 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f873 	bl	8004f1e <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e42:	2b40      	cmp	r3, #64	; 0x40
 8004e44:	d10d      	bne.n	8004e62 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e50:	2b40      	cmp	r3, #64	; 0x40
 8004e52:	d106      	bne.n	8004e62 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2240      	movs	r2, #64	; 0x40
 8004e5a:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 f867 	bl	8004f30 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6c:	2b80      	cmp	r3, #128	; 0x80
 8004e6e:	d10d      	bne.n	8004e8c <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7a:	2b80      	cmp	r3, #128	; 0x80
 8004e7c:	d106      	bne.n	8004e8c <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2280      	movs	r2, #128	; 0x80
 8004e84:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 f85b 	bl	8004f42 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e9a:	d10f      	bne.n	8004ebc <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eaa:	d107      	bne.n	8004ebc <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004eb4:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f84c 	bl	8004f54 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bc80      	pop	{r7}
 8004ed4:	4770      	bx	lr

08004ed6 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b083      	sub	sp, #12
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004ede:	bf00      	nop
 8004ee0:	370c      	adds	r7, #12
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b083      	sub	sp, #12
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004f02:	bf00      	nop
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr

08004f0c <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bc80      	pop	{r7}
 8004f1c:	4770      	bx	lr

08004f1e <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr

08004f30 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bc80      	pop	{r7}
 8004f40:	4770      	bx	lr

08004f42 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr

08004f66 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b083      	sub	sp, #12
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f74:	b2db      	uxtb	r3, r3
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr

08004f80 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8004f8e:	4b12      	ldr	r3, [pc, #72]	; (8004fd8 <LPTIM_WaitForFlag+0x58>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <LPTIM_WaitForFlag+0x5c>)
 8004f94:	fba2 2303 	umull	r2, r3, r2, r3
 8004f98:	0b9b      	lsrs	r3, r3, #14
 8004f9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d002      	beq.n	8004fca <LPTIM_WaitForFlag+0x4a>
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1ec      	bne.n	8004fa4 <LPTIM_WaitForFlag+0x24>

  return result;
 8004fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bc80      	pop	{r7}
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	20000000 	.word	0x20000000
 8004fdc:	d1b71759 	.word	0xd1b71759

08004fe0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08a      	sub	sp, #40	; 0x28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8004fec:	b672      	cpsid	i
}
 8004fee:	bf00      	nop

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a8d      	ldr	r2, [pc, #564]	; (800522c <LPTIM_Disable+0x24c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d015      	beq.n	8005026 <LPTIM_Disable+0x46>
 8004ffa:	4a8c      	ldr	r2, [pc, #560]	; (800522c <LPTIM_Disable+0x24c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d818      	bhi.n	8005032 <LPTIM_Disable+0x52>
 8005000:	4a8b      	ldr	r2, [pc, #556]	; (8005230 <LPTIM_Disable+0x250>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d003      	beq.n	800500e <LPTIM_Disable+0x2e>
 8005006:	4a8b      	ldr	r2, [pc, #556]	; (8005234 <LPTIM_Disable+0x254>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d006      	beq.n	800501a <LPTIM_Disable+0x3a>
      break;
    case LPTIM3_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
      break;
    default:
      break;
 800500c:	e011      	b.n	8005032 <LPTIM_Disable+0x52>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800500e:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8005012:	f7ff fc66 	bl	80048e2 <LL_RCC_GetLPTIMClockSource>
 8005016:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8005018:	e00c      	b.n	8005034 <LPTIM_Disable+0x54>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800501a:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800501e:	f7ff fc60 	bl	80048e2 <LL_RCC_GetLPTIMClockSource>
 8005022:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8005024:	e006      	b.n	8005034 <LPTIM_Disable+0x54>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8005026:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 800502a:	f7ff fc5a 	bl	80048e2 <LL_RCC_GetLPTIMClockSource>
 800502e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8005030:	e000      	b.n	8005034 <LPTIM_Disable+0x54>
      break;
 8005032:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	613b      	str	r3, [r7, #16]
  tmpRCR = hlptim->Instance->RCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	60fb      	str	r3, [r7, #12]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a70      	ldr	r2, [pc, #448]	; (800522c <LPTIM_Disable+0x24c>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d019      	beq.n	80050a2 <LPTIM_Disable+0xc2>
 800506e:	4a6f      	ldr	r2, [pc, #444]	; (800522c <LPTIM_Disable+0x24c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d81d      	bhi.n	80050b0 <LPTIM_Disable+0xd0>
 8005074:	4a6e      	ldr	r2, [pc, #440]	; (8005230 <LPTIM_Disable+0x250>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d003      	beq.n	8005082 <LPTIM_Disable+0xa2>
 800507a:	4a6e      	ldr	r2, [pc, #440]	; (8005234 <LPTIM_Disable+0x254>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d009      	beq.n	8005094 <LPTIM_Disable+0xb4>
    case LPTIM3_BASE:
      __HAL_RCC_LPTIM3_FORCE_RESET();
      __HAL_RCC_LPTIM3_RELEASE_RESET();
      break;
    default:
      break;
 8005080:	e016      	b.n	80050b0 <LPTIM_Disable+0xd0>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005082:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005086:	f7ff fc3e 	bl	8004906 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800508a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800508e:	f7ff fc5c 	bl	800494a <LL_APB1_GRP1_ReleaseReset>
      break;
 8005092:	e00e      	b.n	80050b2 <LPTIM_Disable+0xd2>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8005094:	2020      	movs	r0, #32
 8005096:	f7ff fc47 	bl	8004928 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800509a:	2020      	movs	r0, #32
 800509c:	f7ff fc67 	bl	800496e <LL_APB1_GRP2_ReleaseReset>
      break;
 80050a0:	e007      	b.n	80050b2 <LPTIM_Disable+0xd2>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 80050a2:	2040      	movs	r0, #64	; 0x40
 80050a4:	f7ff fc40 	bl	8004928 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 80050a8:	2040      	movs	r0, #64	; 0x40
 80050aa:	f7ff fc60 	bl	800496e <LL_APB1_GRP2_ReleaseReset>
      break;
 80050ae:	e000      	b.n	80050b2 <LPTIM_Disable+0xd2>
      break;
 80050b0:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <LPTIM_Disable+0xe6>
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d103      	bne.n	80050c6 <LPTIM_Disable+0xe6>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 8096 	beq.w	80051f2 <LPTIM_Disable+0x212>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a58      	ldr	r2, [pc, #352]	; (800522c <LPTIM_Disable+0x24c>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d013      	beq.n	80050f8 <LPTIM_Disable+0x118>
 80050d0:	4a56      	ldr	r2, [pc, #344]	; (800522c <LPTIM_Disable+0x24c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d815      	bhi.n	8005102 <LPTIM_Disable+0x122>
 80050d6:	4a56      	ldr	r2, [pc, #344]	; (8005230 <LPTIM_Disable+0x250>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <LPTIM_Disable+0x104>
 80050dc:	4a55      	ldr	r2, [pc, #340]	; (8005234 <LPTIM_Disable+0x254>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d005      	beq.n	80050ee <LPTIM_Disable+0x10e>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
        break;
      default:
        break;
 80050e2:	e00e      	b.n	8005102 <LPTIM_Disable+0x122>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 80050e4:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80050e8:	f7ff fbe2 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 80050ec:	e00a      	b.n	8005104 <LPTIM_Disable+0x124>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 80050ee:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80050f2:	f7ff fbdd 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 80050f6:	e005      	b.n	8005104 <LPTIM_Disable+0x124>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_PCLK1);
 80050f8:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 80050fc:	f7ff fbd8 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 8005100:	e000      	b.n	8005104 <LPTIM_Disable+0x124>
        break;
 8005102:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d01a      	beq.n	8005140 <LPTIM_Disable+0x160>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005122:	2108      	movs	r1, #8
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff ff2b 	bl	8004f80 <LPTIM_WaitForFlag>
 800512a:	4603      	mov	r3, r0
 800512c:	2b03      	cmp	r3, #3
 800512e:	d103      	bne.n	8005138 <LPTIM_Disable+0x158>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2203      	movs	r2, #3
 8005134:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2208      	movs	r2, #8
 800513e:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d01a      	beq.n	800517c <LPTIM_Disable+0x19c>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	691a      	ldr	r2, [r3, #16]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0201 	orr.w	r2, r2, #1
 8005154:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800515e:	2110      	movs	r1, #16
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7ff ff0d 	bl	8004f80 <LPTIM_WaitForFlag>
 8005166:	4603      	mov	r3, r0
 8005168:	2b03      	cmp	r3, #3
 800516a:	d103      	bne.n	8005174 <LPTIM_Disable+0x194>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2203      	movs	r2, #3
 8005170:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2210      	movs	r2, #16
 800517a:	605a      	str	r2, [r3, #4]
    }

    if (tmpRCR != 0UL)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d01c      	beq.n	80051bc <LPTIM_Disable+0x1dc>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f042 0201 	orr.w	r2, r2, #1
 8005190:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 800519a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff feee 	bl	8004f80 <LPTIM_WaitForFlag>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d103      	bne.n	80051b2 <LPTIM_Disable+0x1d2>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2203      	movs	r2, #3
 80051ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051ba:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1a      	ldr	r2, [pc, #104]	; (800522c <LPTIM_Disable+0x24c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d011      	beq.n	80051ea <LPTIM_Disable+0x20a>
 80051c6:	4a19      	ldr	r2, [pc, #100]	; (800522c <LPTIM_Disable+0x24c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d814      	bhi.n	80051f6 <LPTIM_Disable+0x216>
 80051cc:	4a18      	ldr	r2, [pc, #96]	; (8005230 <LPTIM_Disable+0x250>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d003      	beq.n	80051da <LPTIM_Disable+0x1fa>
 80051d2:	4a18      	ldr	r2, [pc, #96]	; (8005234 <LPTIM_Disable+0x254>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d004      	beq.n	80051e2 <LPTIM_Disable+0x202>
        break;
      case LPTIM3_BASE:
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
        break;
      default:
        break;
 80051d8:	e00d      	b.n	80051f6 <LPTIM_Disable+0x216>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80051da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051dc:	f7ff fb68 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 80051e0:	e00a      	b.n	80051f8 <LPTIM_Disable+0x218>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80051e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051e4:	f7ff fb64 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 80051e8:	e006      	b.n	80051f8 <LPTIM_Disable+0x218>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 80051ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051ec:	f7ff fb60 	bl	80048b0 <LL_RCC_SetLPTIMClockSource>
        break;
 80051f0:	e002      	b.n	80051f8 <LPTIM_Disable+0x218>
    }
  }
 80051f2:	bf00      	nop
 80051f4:	e000      	b.n	80051f8 <LPTIM_Disable+0x218>
        break;
 80051f6:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	691a      	ldr	r2, [r3, #16]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f022 0201 	bic.w	r2, r2, #1
 8005206:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6a3a      	ldr	r2, [r7, #32]
 800520e:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8005220:	b662      	cpsie	i
}
 8005222:	bf00      	nop

  __enable_irq();
}
 8005224:	bf00      	nop
 8005226:	3728      	adds	r7, #40	; 0x28
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40009800 	.word	0x40009800
 8005230:	40007c00 	.word	0x40007c00
 8005234:	40009400 	.word	0x40009400

08005238 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800523c:	4b04      	ldr	r3, [pc, #16]	; (8005250 <HAL_PWR_EnableBkUpAccess+0x18>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a03      	ldr	r2, [pc, #12]	; (8005250 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005246:	6013      	str	r3, [r2, #0]
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr
 8005250:	58000400 	.word	0x58000400

08005254 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10c      	bne.n	8005280 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005266:	4b13      	ldr	r3, [pc, #76]	; (80052b4 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005272:	d10d      	bne.n	8005290 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005274:	f000 f83c 	bl	80052f0 <HAL_PWREx_DisableLowPowerRunMode>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d008      	beq.n	8005290 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800527e:	e015      	b.n	80052ac <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005280:	4b0c      	ldr	r3, [pc, #48]	; (80052b4 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800528c:	f000 f822 	bl	80052d4 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005290:	4b09      	ldr	r3, [pc, #36]	; (80052b8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	4a08      	ldr	r2, [pc, #32]	; (80052b8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005296:	f023 0304 	bic.w	r3, r3, #4
 800529a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d101      	bne.n	80052a6 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80052a2:	bf30      	wfi
 80052a4:	e002      	b.n	80052ac <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80052a6:	bf40      	sev
    __WFE();
 80052a8:	bf20      	wfe
    __WFE();
 80052aa:	bf20      	wfe
  }
}
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	58000400 	.word	0x58000400
 80052b8:	e000ed00 	.word	0xe000ed00

080052bc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80052bc:	b480      	push	{r7}
 80052be:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80052c0:	4b03      	ldr	r3, [pc, #12]	; (80052d0 <HAL_PWREx_GetVoltageRange+0x14>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bc80      	pop	{r7}
 80052ce:	4770      	bx	lr
 80052d0:	58000400 	.word	0x58000400

080052d4 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80052d8:	4b04      	ldr	r3, [pc, #16]	; (80052ec <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a03      	ldr	r2, [pc, #12]	; (80052ec <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80052de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052e2:	6013      	str	r3, [r2, #0]
}
 80052e4:	bf00      	nop
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bc80      	pop	{r7}
 80052ea:	4770      	bx	lr
 80052ec:	58000400 	.word	0x58000400

080052f0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80052f6:	4b16      	ldr	r3, [pc, #88]	; (8005350 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a15      	ldr	r2, [pc, #84]	; (8005350 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80052fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005300:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005302:	4b14      	ldr	r3, [pc, #80]	; (8005354 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2232      	movs	r2, #50	; 0x32
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	4a12      	ldr	r2, [pc, #72]	; (8005358 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800530e:	fba2 2303 	umull	r2, r3, r2, r3
 8005312:	0c9b      	lsrs	r3, r3, #18
 8005314:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005316:	e002      	b.n	800531e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3b01      	subs	r3, #1
 800531c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800531e:	4b0c      	ldr	r3, [pc, #48]	; (8005350 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005326:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800532a:	d102      	bne.n	8005332 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1f2      	bne.n	8005318 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005332:	4b07      	ldr	r3, [pc, #28]	; (8005350 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800533a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800533e:	d101      	bne.n	8005344 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e000      	b.n	8005346 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	bc80      	pop	{r7}
 800534e:	4770      	bx	lr
 8005350:	58000400 	.word	0x58000400
 8005354:	20000000 	.word	0x20000000
 8005358:	431bde83 	.word	0x431bde83

0800535c <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800535c:	b480      	push	{r7}
 800535e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005360:	4b06      	ldr	r3, [pc, #24]	; (800537c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800536c:	d101      	bne.n	8005372 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr
 800537c:	58000400 	.word	0x58000400

08005380 <LL_RCC_HSE_EnableTcxo>:
{
 8005380:	b480      	push	{r7}
 8005382:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005384:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800538e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005392:	6013      	str	r3, [r2, #0]
}
 8005394:	bf00      	nop
 8005396:	46bd      	mov	sp, r7
 8005398:	bc80      	pop	{r7}
 800539a:	4770      	bx	lr

0800539c <LL_RCC_HSE_DisableTcxo>:
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80053a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053ae:	6013      	str	r3, [r2, #0]
}
 80053b0:	bf00      	nop
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bc80      	pop	{r7}
 80053b6:	4770      	bx	lr

080053b8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80053bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053ca:	d101      	bne.n	80053d0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80053cc:	2301      	movs	r3, #1
 80053ce:	e000      	b.n	80053d2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr

080053da <LL_RCC_HSE_Enable>:
{
 80053da:	b480      	push	{r7}
 80053dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80053de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ec:	6013      	str	r3, [r2, #0]
}
 80053ee:	bf00      	nop
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bc80      	pop	{r7}
 80053f4:	4770      	bx	lr

080053f6 <LL_RCC_HSE_Disable>:
{
 80053f6:	b480      	push	{r7}
 80053f8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80053fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005408:	6013      	str	r3, [r2, #0]
}
 800540a:	bf00      	nop
 800540c:	46bd      	mov	sp, r7
 800540e:	bc80      	pop	{r7}
 8005410:	4770      	bx	lr

08005412 <LL_RCC_HSE_IsReady>:
{
 8005412:	b480      	push	{r7}
 8005414:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005416:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005420:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005424:	d101      	bne.n	800542a <LL_RCC_HSE_IsReady+0x18>
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <LL_RCC_HSE_IsReady+0x1a>
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	46bd      	mov	sp, r7
 8005430:	bc80      	pop	{r7}
 8005432:	4770      	bx	lr

08005434 <LL_RCC_HSI_Enable>:
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005442:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005446:	6013      	str	r3, [r2, #0]
}
 8005448:	bf00      	nop
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <LL_RCC_HSI_Disable>:
{
 8005450:	b480      	push	{r7}
 8005452:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800545e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005462:	6013      	str	r3, [r2, #0]
}
 8005464:	bf00      	nop
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr

0800546c <LL_RCC_HSI_IsReady>:
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005470:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800547a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547e:	d101      	bne.n	8005484 <LL_RCC_HSI_IsReady+0x18>
 8005480:	2301      	movs	r3, #1
 8005482:	e000      	b.n	8005486 <LL_RCC_HSI_IsReady+0x1a>
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr

0800548e <LL_RCC_HSI_SetCalibTrimming>:
{
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005496:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	061b      	lsls	r3, r3, #24
 80054a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054a8:	4313      	orrs	r3, r2
 80054aa:	604b      	str	r3, [r1, #4]
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bc80      	pop	{r7}
 80054b4:	4770      	bx	lr

080054b6 <LL_RCC_LSE_IsReady>:
{
 80054b6:	b480      	push	{r7}
 80054b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80054ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d101      	bne.n	80054ce <LL_RCC_LSE_IsReady+0x18>
 80054ca:	2301      	movs	r3, #1
 80054cc:	e000      	b.n	80054d0 <LL_RCC_LSE_IsReady+0x1a>
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <LL_RCC_LSI_Enable>:
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80054dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054e8:	f043 0301 	orr.w	r3, r3, #1
 80054ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr

080054f8 <LL_RCC_LSI_Disable>:
{
 80054f8:	b480      	push	{r7}
 80054fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80054fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005500:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005504:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005508:	f023 0301 	bic.w	r3, r3, #1
 800550c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005510:	bf00      	nop
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <LL_RCC_LSI_IsReady>:
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800551c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005520:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005524:	f003 0302 	and.w	r3, r3, #2
 8005528:	2b02      	cmp	r3, #2
 800552a:	d101      	bne.n	8005530 <LL_RCC_LSI_IsReady+0x18>
 800552c:	2301      	movs	r3, #1
 800552e:	e000      	b.n	8005532 <LL_RCC_LSI_IsReady+0x1a>
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	46bd      	mov	sp, r7
 8005536:	bc80      	pop	{r7}
 8005538:	4770      	bx	lr

0800553a <LL_RCC_MSI_Enable>:
{
 800553a:	b480      	push	{r7}
 800553c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800553e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005548:	f043 0301 	orr.w	r3, r3, #1
 800554c:	6013      	str	r3, [r2, #0]
}
 800554e:	bf00      	nop
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr

08005556 <LL_RCC_MSI_Disable>:
{
 8005556:	b480      	push	{r7}
 8005558:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800555a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005564:	f023 0301 	bic.w	r3, r3, #1
 8005568:	6013      	str	r3, [r2, #0]
}
 800556a:	bf00      	nop
 800556c:	46bd      	mov	sp, r7
 800556e:	bc80      	pop	{r7}
 8005570:	4770      	bx	lr

08005572 <LL_RCC_MSI_IsReady>:
{
 8005572:	b480      	push	{r7}
 8005574:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b02      	cmp	r3, #2
 8005582:	d101      	bne.n	8005588 <LL_RCC_MSI_IsReady+0x16>
 8005584:	2301      	movs	r3, #1
 8005586:	e000      	b.n	800558a <LL_RCC_MSI_IsReady+0x18>
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	bc80      	pop	{r7}
 8005590:	4770      	bx	lr

08005592 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005592:	b480      	push	{r7}
 8005594:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0308 	and.w	r3, r3, #8
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d101      	bne.n	80055a8 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80055a4:	2301      	movs	r3, #1
 80055a6:	e000      	b.n	80055aa <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr

080055b2 <LL_RCC_MSI_GetRange>:
{
 80055b2:	b480      	push	{r7}
 80055b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80055b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bc80      	pop	{r7}
 80055c6:	4770      	bx	lr

080055c8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80055cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055d4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80055d8:	4618      	mov	r0, r3
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr

080055e0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80055e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	021b      	lsls	r3, r3, #8
 80055f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055fa:	4313      	orrs	r3, r2
 80055fc:	604b      	str	r3, [r1, #4]
}
 80055fe:	bf00      	nop
 8005600:	370c      	adds	r7, #12
 8005602:	46bd      	mov	sp, r7
 8005604:	bc80      	pop	{r7}
 8005606:	4770      	bx	lr

08005608 <LL_RCC_SetSysClkSource>:
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005610:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f023 0203 	bic.w	r2, r3, #3
 800561a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4313      	orrs	r3, r2
 8005622:	608b      	str	r3, [r1, #8]
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <LL_RCC_GetSysClkSource>:
{
 800562e:	b480      	push	{r7}
 8005630:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005632:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f003 030c 	and.w	r3, r3, #12
}
 800563c:	4618      	mov	r0, r3
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <LL_RCC_SetAHBPrescaler>:
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800564c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005656:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4313      	orrs	r3, r2
 800565e:	608b      	str	r3, [r1, #8]
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	bc80      	pop	{r7}
 8005668:	4770      	bx	lr

0800566a <LL_RCC_SetAHB3Prescaler>:
{
 800566a:	b480      	push	{r7}
 800566c:	b083      	sub	sp, #12
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005672:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005676:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800567a:	f023 020f 	bic.w	r2, r3, #15
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	091b      	lsrs	r3, r3, #4
 8005682:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005686:	4313      	orrs	r3, r2
 8005688:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	bc80      	pop	{r7}
 8005694:	4770      	bx	lr

08005696 <LL_RCC_SetAPB1Prescaler>:
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800569e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	608b      	str	r3, [r1, #8]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr

080056bc <LL_RCC_SetAPB2Prescaler>:
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80056c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	608b      	str	r3, [r1, #8]
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <LL_RCC_GetAHBPrescaler>:
{
 80056e2:	b480      	push	{r7}
 80056e4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80056e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <LL_RCC_GetAHB3Prescaler>:
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80056fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005700:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800570a:	4618      	mov	r0, r3
 800570c:	46bd      	mov	sp, r7
 800570e:	bc80      	pop	{r7}
 8005710:	4770      	bx	lr

08005712 <LL_RCC_GetAPB1Prescaler>:
{
 8005712:	b480      	push	{r7}
 8005714:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005720:	4618      	mov	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr

08005728 <LL_RCC_GetAPB2Prescaler>:
{
 8005728:	b480      	push	{r7}
 800572a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800572c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005736:	4618      	mov	r0, r3
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr

0800573e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800573e:	b480      	push	{r7}
 8005740:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005742:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800574c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005750:	6013      	str	r3, [r2, #0]
}
 8005752:	bf00      	nop
 8005754:	46bd      	mov	sp, r7
 8005756:	bc80      	pop	{r7}
 8005758:	4770      	bx	lr

0800575a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800575a:	b480      	push	{r7}
 800575c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800575e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005768:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800576c:	6013      	str	r3, [r2, #0]
}
 800576e:	bf00      	nop
 8005770:	46bd      	mov	sp, r7
 8005772:	bc80      	pop	{r7}
 8005774:	4770      	bx	lr

08005776 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005776:	b480      	push	{r7}
 8005778:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800577a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005788:	d101      	bne.n	800578e <LL_RCC_PLL_IsReady+0x18>
 800578a:	2301      	movs	r3, #1
 800578c:	e000      	b.n	8005790 <LL_RCC_PLL_IsReady+0x1a>
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	46bd      	mov	sp, r7
 8005794:	bc80      	pop	{r7}
 8005796:	4770      	bx	lr

08005798 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800579c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	0a1b      	lsrs	r3, r3, #8
 80057a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80057b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80057be:	4618      	mov	r0, r3
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bc80      	pop	{r7}
 80057c4:	4770      	bx	lr

080057c6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80057c6:	b480      	push	{r7}
 80057c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80057ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bc80      	pop	{r7}
 80057da:	4770      	bx	lr

080057dc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80057e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f003 0303 	and.w	r3, r3, #3
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	4770      	bx	lr

080057f2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80057f2:	b480      	push	{r7}
 80057f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80057f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005804:	d101      	bne.n	800580a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005806:	2301      	movs	r3, #1
 8005808:	e000      	b.n	800580c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800580a:	2300      	movs	r3, #0
}
 800580c:	4618      	mov	r0, r3
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr

08005814 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005814:	b480      	push	{r7}
 8005816:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005818:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800581c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005820:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005824:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005828:	d101      	bne.n	800582e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	bc80      	pop	{r7}
 8005836:	4770      	bx	lr

08005838 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005838:	b480      	push	{r7}
 800583a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800583c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005846:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800584a:	d101      	bne.n	8005850 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800584c:	2301      	movs	r3, #1
 800584e:	e000      	b.n	8005852 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	46bd      	mov	sp, r7
 8005856:	bc80      	pop	{r7}
 8005858:	4770      	bx	lr

0800585a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800585a:	b480      	push	{r7}
 800585c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800585e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005868:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800586c:	d101      	bne.n	8005872 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800586e:	2301      	movs	r3, #1
 8005870:	e000      	b.n	8005874 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	46bd      	mov	sp, r7
 8005878:	bc80      	pop	{r7}
 800587a:	4770      	bx	lr

0800587c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b088      	sub	sp, #32
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e38b      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800588e:	f7ff fece 	bl	800562e <LL_RCC_GetSysClkSource>
 8005892:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005894:	f7ff ffa2 	bl	80057dc <LL_RCC_PLL_GetMainSource>
 8005898:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0320 	and.w	r3, r3, #32
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80c9 	beq.w	8005a3a <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d005      	beq.n	80058ba <HAL_RCC_OscConfig+0x3e>
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	2b0c      	cmp	r3, #12
 80058b2:	d17b      	bne.n	80059ac <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d178      	bne.n	80059ac <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058ba:	f7ff fe5a 	bl	8005572 <LL_RCC_MSI_IsReady>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d005      	beq.n	80058d0 <HAL_RCC_OscConfig+0x54>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e36a      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0308 	and.w	r3, r3, #8
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d005      	beq.n	80058ee <HAL_RCC_OscConfig+0x72>
 80058e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058ec:	e006      	b.n	80058fc <HAL_RCC_OscConfig+0x80>
 80058ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f6:	091b      	lsrs	r3, r3, #4
 80058f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d222      	bcs.n	8005946 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	4618      	mov	r0, r3
 8005906:	f000 fd51 	bl	80063ac <RCC_SetFlashLatencyFromMSIRange>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e348      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800591e:	f043 0308 	orr.w	r3, r3, #8
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005932:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593e:	4618      	mov	r0, r3
 8005940:	f7ff fe4e 	bl	80055e0 <LL_RCC_MSI_SetCalibTrimming>
 8005944:	e021      	b.n	800598a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005950:	f043 0308 	orr.w	r3, r3, #8
 8005954:	6013      	str	r3, [r2, #0]
 8005956:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005964:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005968:	4313      	orrs	r3, r2
 800596a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff fe35 	bl	80055e0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597a:	4618      	mov	r0, r3
 800597c:	f000 fd16 	bl	80063ac <RCC_SetFlashLatencyFromMSIRange>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d001      	beq.n	800598a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e30d      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800598a:	f000 fcd7 	bl	800633c <HAL_RCC_GetHCLKFreq>
 800598e:	4603      	mov	r3, r0
 8005990:	4aa1      	ldr	r2, [pc, #644]	; (8005c18 <HAL_RCC_OscConfig+0x39c>)
 8005992:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005994:	4ba1      	ldr	r3, [pc, #644]	; (8005c1c <HAL_RCC_OscConfig+0x3a0>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4618      	mov	r0, r3
 800599a:	f7fc f8f3 	bl	8001b84 <HAL_InitTick>
 800599e:	4603      	mov	r3, r0
 80059a0:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80059a2:	7cfb      	ldrb	r3, [r7, #19]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d047      	beq.n	8005a38 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80059a8:	7cfb      	ldrb	r3, [r7, #19]
 80059aa:	e2fc      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d02c      	beq.n	8005a0e <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80059b4:	f7ff fdc1 	bl	800553a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059b8:	f7fc f8ee 	bl	8001b98 <HAL_GetTick>
 80059bc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80059be:	e008      	b.n	80059d2 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059c0:	f7fc f8ea 	bl	8001b98 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e2e9      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80059d2:	f7ff fdce 	bl	8005572 <LL_RCC_MSI_IsReady>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0f1      	beq.n	80059c0 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059e6:	f043 0308 	orr.w	r3, r3, #8
 80059ea:	6013      	str	r3, [r2, #0]
 80059ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059fe:	4313      	orrs	r3, r2
 8005a00:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7ff fdea 	bl	80055e0 <LL_RCC_MSI_SetCalibTrimming>
 8005a0c:	e015      	b.n	8005a3a <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a0e:	f7ff fda2 	bl	8005556 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a12:	f7fc f8c1 	bl	8001b98 <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005a18:	e008      	b.n	8005a2c <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a1a:	f7fc f8bd 	bl	8001b98 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d901      	bls.n	8005a2c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e2bc      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005a2c:	f7ff fda1 	bl	8005572 <LL_RCC_MSI_IsReady>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1f1      	bne.n	8005a1a <HAL_RCC_OscConfig+0x19e>
 8005a36:	e000      	b.n	8005a3a <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a38:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d05f      	beq.n	8005b06 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	2b08      	cmp	r3, #8
 8005a4a:	d005      	beq.n	8005a58 <HAL_RCC_OscConfig+0x1dc>
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	2b0c      	cmp	r3, #12
 8005a50:	d10d      	bne.n	8005a6e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	2b03      	cmp	r3, #3
 8005a56:	d10a      	bne.n	8005a6e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a58:	f7ff fcdb 	bl	8005412 <LL_RCC_HSE_IsReady>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d050      	beq.n	8005b04 <HAL_RCC_OscConfig+0x288>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d14c      	bne.n	8005b04 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e29b      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005a6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a80:	4313      	orrs	r3, r2
 8005a82:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a8c:	d102      	bne.n	8005a94 <HAL_RCC_OscConfig+0x218>
 8005a8e:	f7ff fca4 	bl	80053da <LL_RCC_HSE_Enable>
 8005a92:	e00d      	b.n	8005ab0 <HAL_RCC_OscConfig+0x234>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005a9c:	d104      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x22c>
 8005a9e:	f7ff fc6f 	bl	8005380 <LL_RCC_HSE_EnableTcxo>
 8005aa2:	f7ff fc9a 	bl	80053da <LL_RCC_HSE_Enable>
 8005aa6:	e003      	b.n	8005ab0 <HAL_RCC_OscConfig+0x234>
 8005aa8:	f7ff fca5 	bl	80053f6 <LL_RCC_HSE_Disable>
 8005aac:	f7ff fc76 	bl	800539c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d012      	beq.n	8005ade <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab8:	f7fc f86e 	bl	8001b98 <HAL_GetTick>
 8005abc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ac0:	f7fc f86a 	bl	8001b98 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b64      	cmp	r3, #100	; 0x64
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e269      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005ad2:	f7ff fc9e 	bl	8005412 <LL_RCC_HSE_IsReady>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0f1      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x244>
 8005adc:	e013      	b.n	8005b06 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ade:	f7fc f85b 	bl	8001b98 <HAL_GetTick>
 8005ae2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005ae4:	e008      	b.n	8005af8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ae6:	f7fc f857 	bl	8001b98 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b64      	cmp	r3, #100	; 0x64
 8005af2:	d901      	bls.n	8005af8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e256      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005af8:	f7ff fc8b 	bl	8005412 <LL_RCC_HSE_IsReady>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1f1      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x26a>
 8005b02:	e000      	b.n	8005b06 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b04:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d04b      	beq.n	8005baa <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d005      	beq.n	8005b24 <HAL_RCC_OscConfig+0x2a8>
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	2b0c      	cmp	r3, #12
 8005b1c:	d113      	bne.n	8005b46 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d110      	bne.n	8005b46 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b24:	f7ff fca2 	bl	800546c <LL_RCC_HSI_IsReady>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <HAL_RCC_OscConfig+0x2be>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e235      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7ff fca5 	bl	800548e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b44:	e031      	b.n	8005baa <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d019      	beq.n	8005b82 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b4e:	f7ff fc71 	bl	8005434 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b52:	f7fc f821 	bl	8001b98 <HAL_GetTick>
 8005b56:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005b58:	e008      	b.n	8005b6c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b5a:	f7fc f81d 	bl	8001b98 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e21c      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005b6c:	f7ff fc7e 	bl	800546c <LL_RCC_HSI_IsReady>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d0f1      	beq.n	8005b5a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fc87 	bl	800548e <LL_RCC_HSI_SetCalibTrimming>
 8005b80:	e013      	b.n	8005baa <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b82:	f7ff fc65 	bl	8005450 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fc f807 	bl	8001b98 <HAL_GetTick>
 8005b8a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005b8c:	e008      	b.n	8005ba0 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b8e:	f7fc f803 	bl	8001b98 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e202      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005ba0:	f7ff fc64 	bl	800546c <LL_RCC_HSI_IsReady>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f1      	bne.n	8005b8e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d06f      	beq.n	8005c96 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d057      	beq.n	8005c6e <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 8005bbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bc6:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	69da      	ldr	r2, [r3, #28]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f003 0310 	and.w	r3, r3, #16
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d036      	beq.n	8005c44 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d006      	beq.n	8005bee <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e1db      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f003 0301 	and.w	r3, r3, #1
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d018      	beq.n	8005c2a <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8005bf8:	f7ff fc7e 	bl	80054f8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005bfc:	f7fb ffcc 	bl	8001b98 <HAL_GetTick>
 8005c00:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8005c02:	e00d      	b.n	8005c20 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c04:	f7fb ffc8 	bl	8001b98 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b11      	cmp	r3, #17
 8005c10:	d906      	bls.n	8005c20 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e1c7      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
 8005c16:	bf00      	nop
 8005c18:	20000000 	.word	0x20000000
 8005c1c:	20000014 	.word	0x20000014
          while (LL_RCC_LSI_IsReady() != 0U)
 8005c20:	f7ff fc7a 	bl	8005518 <LL_RCC_LSI_IsReady>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1ec      	bne.n	8005c04 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8005c2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c32:	f023 0210 	bic.w	r2, r3, #16
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c44:	f7ff fc48 	bl	80054d8 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c48:	f7fb ffa6 	bl	8001b98 <HAL_GetTick>
 8005c4c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c50:	f7fb ffa2 	bl	8001b98 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b11      	cmp	r3, #17
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e1a1      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005c62:	f7ff fc59 	bl	8005518 <LL_RCC_LSI_IsReady>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0f1      	beq.n	8005c50 <HAL_RCC_OscConfig+0x3d4>
 8005c6c:	e013      	b.n	8005c96 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c6e:	f7ff fc43 	bl	80054f8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c72:	f7fb ff91 	bl	8001b98 <HAL_GetTick>
 8005c76:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8005c78:	e008      	b.n	8005c8c <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c7a:	f7fb ff8d 	bl	8001b98 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b11      	cmp	r3, #17
 8005c86:	d901      	bls.n	8005c8c <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e18c      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8005c8c:	f7ff fc44 	bl	8005518 <LL_RCC_LSI_IsReady>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1f1      	bne.n	8005c7a <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0304 	and.w	r3, r3, #4
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 80d8 	beq.w	8005e54 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005ca4:	f7ff fb5a 	bl	800535c <LL_PWR_IsEnabledBkUpAccess>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d113      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005cae:	f7ff fac3 	bl	8005238 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cb2:	f7fb ff71 	bl	8001b98 <HAL_GetTick>
 8005cb6:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cba:	f7fb ff6d 	bl	8001b98 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e16c      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005ccc:	f7ff fb46 	bl	800535c <LL_PWR_IsEnabledBkUpAccess>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f1      	beq.n	8005cba <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d07b      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	2b85      	cmp	r3, #133	; 0x85
 8005ce4:	d003      	beq.n	8005cee <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	2b05      	cmp	r3, #5
 8005cec:	d109      	bne.n	8005d02 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cfa:	f043 0304 	orr.w	r3, r3, #4
 8005cfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d02:	f7fb ff49 	bl	8001b98 <HAL_GetTick>
 8005d06:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d14:	f043 0301 	orr.w	r3, r3, #1
 8005d18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005d1c:	e00a      	b.n	8005d34 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d1e:	f7fb ff3b 	bl	8001b98 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d901      	bls.n	8005d34 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e138      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005d34:	f7ff fbbf 	bl	80054b6 <LL_RCC_LSE_IsReady>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0ef      	beq.n	8005d1e <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	2b81      	cmp	r3, #129	; 0x81
 8005d44:	d003      	beq.n	8005d4e <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	2b85      	cmp	r3, #133	; 0x85
 8005d4c:	d121      	bne.n	8005d92 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d4e:	f7fb ff23 	bl	8001b98 <HAL_GetTick>
 8005d52:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005d68:	e00a      	b.n	8005d80 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d6a:	f7fb ff15 	bl	8001b98 <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e112      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005d80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d0ec      	beq.n	8005d6a <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005d90:	e060      	b.n	8005e54 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d92:	f7fb ff01 	bl	8001b98 <HAL_GetTick>
 8005d96:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005da4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005dac:	e00a      	b.n	8005dc4 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dae:	f7fb fef3 	bl	8001b98 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e0f0      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1ec      	bne.n	8005dae <HAL_RCC_OscConfig+0x532>
 8005dd4:	e03e      	b.n	8005e54 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd6:	f7fb fedf 	bl	8001b98 <HAL_GetTick>
 8005dda:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005df0:	e00a      	b.n	8005e08 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005df2:	f7fb fed1 	bl	8001b98 <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e0ce      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1ec      	bne.n	8005df2 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e18:	f7fb febe 	bl	8001b98 <HAL_GetTick>
 8005e1c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005e1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e2a:	f023 0301 	bic.w	r3, r3, #1
 8005e2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005e32:	e00a      	b.n	8005e4a <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e34:	f7fb feb0 	bl	8001b98 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d901      	bls.n	8005e4a <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e0ad      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005e4a:	f7ff fb34 	bl	80054b6 <LL_RCC_LSE_IsReady>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1ef      	bne.n	8005e34 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f000 80a3 	beq.w	8005fa4 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	2b0c      	cmp	r3, #12
 8005e62:	d076      	beq.n	8005f52 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d14b      	bne.n	8005f04 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6c:	f7ff fc75 	bl	800575a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e70:	f7fb fe92 	bl	8001b98 <HAL_GetTick>
 8005e74:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fb fe8e 	bl	8001b98 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b0a      	cmp	r3, #10
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e08d      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005e8a:	f7ff fc74 	bl	8005776 <LL_RCC_PLL_IsReady>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1f1      	bne.n	8005e78 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	4b45      	ldr	r3, [pc, #276]	; (8005fb0 <HAL_RCC_OscConfig+0x734>)
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ea6:	4311      	orrs	r1, r2
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005eac:	0212      	lsls	r2, r2, #8
 8005eae:	4311      	orrs	r1, r2
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005eb4:	4311      	orrs	r1, r2
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005eba:	4311      	orrs	r1, r2
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005eca:	f7ff fc38 	bl	800573e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005edc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ede:	f7fb fe5b 	bl	8001b98 <HAL_GetTick>
 8005ee2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee6:	f7fb fe57 	bl	8001b98 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b0a      	cmp	r3, #10
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e056      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005ef8:	f7ff fc3d 	bl	8005776 <LL_RCC_PLL_IsReady>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0f1      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x66a>
 8005f02:	e04f      	b.n	8005fa4 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f04:	f7ff fc29 	bl	800575a <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f12:	f023 0303 	bic.w	r3, r3, #3
 8005f16:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8005f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f22:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f2a:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2c:	f7fb fe34 	bl	8001b98 <HAL_GetTick>
 8005f30:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f34:	f7fb fe30 	bl	8001b98 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b0a      	cmp	r3, #10
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e02f      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005f46:	f7ff fc16 	bl	8005776 <LL_RCC_PLL_IsReady>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1f1      	bne.n	8005f34 <HAL_RCC_OscConfig+0x6b8>
 8005f50:	e028      	b.n	8005fa4 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d101      	bne.n	8005f5e <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e023      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	f003 0203 	and.w	r2, r3, #3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d115      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d10e      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	021b      	lsls	r3, r3, #8
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d106      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d001      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3720      	adds	r7, #32
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	11c1808c 	.word	0x11c1808c

08005fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e10f      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fc8:	4b89      	ldr	r3, [pc, #548]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0307 	and.w	r3, r3, #7
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d91b      	bls.n	800600e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fd6:	4b86      	ldr	r3, [pc, #536]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f023 0207 	bic.w	r2, r3, #7
 8005fde:	4984      	ldr	r1, [pc, #528]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fe6:	f7fb fdd7 	bl	8001b98 <HAL_GetTick>
 8005fea:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fec:	e008      	b.n	8006000 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005fee:	f7fb fdd3 	bl	8001b98 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d901      	bls.n	8006000 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e0f3      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006000:	4b7b      	ldr	r3, [pc, #492]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0307 	and.w	r3, r3, #7
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d1ef      	bne.n	8005fee <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d016      	beq.n	8006048 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff fb10 	bl	8005644 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006024:	f7fb fdb8 	bl	8001b98 <HAL_GetTick>
 8006028:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800602a:	e008      	b.n	800603e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800602c:	f7fb fdb4 	bl	8001b98 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b02      	cmp	r3, #2
 8006038:	d901      	bls.n	800603e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e0d4      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800603e:	f7ff fbd8 	bl	80057f2 <LL_RCC_IsActiveFlag_HPRE>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0f1      	beq.n	800602c <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006050:	2b00      	cmp	r3, #0
 8006052:	d016      	beq.n	8006082 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	4618      	mov	r0, r3
 800605a:	f7ff fb06 	bl	800566a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800605e:	f7fb fd9b 	bl	8001b98 <HAL_GetTick>
 8006062:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006064:	e008      	b.n	8006078 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006066:	f7fb fd97 	bl	8001b98 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e0b7      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006078:	f7ff fbcc 	bl	8005814 <LL_RCC_IsActiveFlag_SHDHPRE>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0f1      	beq.n	8006066 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0304 	and.w	r3, r3, #4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d016      	beq.n	80060bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	4618      	mov	r0, r3
 8006094:	f7ff faff 	bl	8005696 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006098:	f7fb fd7e 	bl	8001b98 <HAL_GetTick>
 800609c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800609e:	e008      	b.n	80060b2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80060a0:	f7fb fd7a 	bl	8001b98 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e09a      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80060b2:	f7ff fbc1 	bl	8005838 <LL_RCC_IsActiveFlag_PPRE1>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f1      	beq.n	80060a0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d017      	beq.n	80060f8 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	00db      	lsls	r3, r3, #3
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff faf4 	bl	80056bc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80060d4:	f7fb fd60 	bl	8001b98 <HAL_GetTick>
 80060d8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80060da:	e008      	b.n	80060ee <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80060dc:	f7fb fd5c 	bl	8001b98 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d901      	bls.n	80060ee <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e07c      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80060ee:	f7ff fbb4 	bl	800585a <LL_RCC_IsActiveFlag_PPRE2>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0f1      	beq.n	80060dc <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d043      	beq.n	800618c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b02      	cmp	r3, #2
 800610a:	d106      	bne.n	800611a <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800610c:	f7ff f981 	bl	8005412 <LL_RCC_HSE_IsReady>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d11e      	bne.n	8006154 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e066      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b03      	cmp	r3, #3
 8006120:	d106      	bne.n	8006130 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006122:	f7ff fb28 	bl	8005776 <LL_RCC_PLL_IsReady>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d113      	bne.n	8006154 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e05b      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d106      	bne.n	8006146 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006138:	f7ff fa1b 	bl	8005572 <LL_RCC_MSI_IsReady>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d108      	bne.n	8006154 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e050      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006146:	f7ff f991 	bl	800546c <LL_RCC_HSI_IsReady>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e049      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	4618      	mov	r0, r3
 800615a:	f7ff fa55 	bl	8005608 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800615e:	f7fb fd1b 	bl	8001b98 <HAL_GetTick>
 8006162:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006164:	e00a      	b.n	800617c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006166:	f7fb fd17 	bl	8001b98 <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	f241 3288 	movw	r2, #5000	; 0x1388
 8006174:	4293      	cmp	r3, r2
 8006176:	d901      	bls.n	800617c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e035      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617c:	f7ff fa57 	bl	800562e <LL_RCC_GetSysClkSource>
 8006180:	4602      	mov	r2, r0
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	429a      	cmp	r2, r3
 800618a:	d1ec      	bne.n	8006166 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800618c:	4b18      	ldr	r3, [pc, #96]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d21b      	bcs.n	80061d2 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800619a:	4b15      	ldr	r3, [pc, #84]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f023 0207 	bic.w	r2, r3, #7
 80061a2:	4913      	ldr	r1, [pc, #76]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061aa:	f7fb fcf5 	bl	8001b98 <HAL_GetTick>
 80061ae:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80061b2:	f7fb fcf1 	bl	8001b98 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e011      	b.n	80061e8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061c4:	4b0a      	ldr	r3, [pc, #40]	; (80061f0 <HAL_RCC_ClockConfig+0x23c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0307 	and.w	r3, r3, #7
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d1ef      	bne.n	80061b2 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80061d2:	f000 f8b3 	bl	800633c <HAL_RCC_GetHCLKFreq>
 80061d6:	4603      	mov	r3, r0
 80061d8:	4a06      	ldr	r2, [pc, #24]	; (80061f4 <HAL_RCC_ClockConfig+0x240>)
 80061da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80061dc:	4b06      	ldr	r3, [pc, #24]	; (80061f8 <HAL_RCC_ClockConfig+0x244>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7fb fccf 	bl	8001b84 <HAL_InitTick>
 80061e6:	4603      	mov	r3, r0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	58004000 	.word	0x58004000
 80061f4:	20000000 	.word	0x20000000
 80061f8:	20000014 	.word	0x20000014

080061fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061fc:	b590      	push	{r4, r7, lr}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006206:	2300      	movs	r3, #0
 8006208:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800620a:	f7ff fa10 	bl	800562e <LL_RCC_GetSysClkSource>
 800620e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006210:	f7ff fae4 	bl	80057dc <LL_RCC_PLL_GetMainSource>
 8006214:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d005      	beq.n	8006228 <HAL_RCC_GetSysClockFreq+0x2c>
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2b0c      	cmp	r3, #12
 8006220:	d139      	bne.n	8006296 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d136      	bne.n	8006296 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006228:	f7ff f9b3 	bl	8005592 <LL_RCC_MSI_IsEnabledRangeSelect>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d115      	bne.n	800625e <HAL_RCC_GetSysClockFreq+0x62>
 8006232:	f7ff f9ae 	bl	8005592 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006236:	4603      	mov	r3, r0
 8006238:	2b01      	cmp	r3, #1
 800623a:	d106      	bne.n	800624a <HAL_RCC_GetSysClockFreq+0x4e>
 800623c:	f7ff f9b9 	bl	80055b2 <LL_RCC_MSI_GetRange>
 8006240:	4603      	mov	r3, r0
 8006242:	0a1b      	lsrs	r3, r3, #8
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	e005      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x5a>
 800624a:	f7ff f9bd 	bl	80055c8 <LL_RCC_MSI_GetRangeAfterStandby>
 800624e:	4603      	mov	r3, r0
 8006250:	0a1b      	lsrs	r3, r3, #8
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	4a36      	ldr	r2, [pc, #216]	; (8006330 <HAL_RCC_GetSysClockFreq+0x134>)
 8006258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625c:	e014      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0x8c>
 800625e:	f7ff f998 	bl	8005592 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006262:	4603      	mov	r3, r0
 8006264:	2b01      	cmp	r3, #1
 8006266:	d106      	bne.n	8006276 <HAL_RCC_GetSysClockFreq+0x7a>
 8006268:	f7ff f9a3 	bl	80055b2 <LL_RCC_MSI_GetRange>
 800626c:	4603      	mov	r3, r0
 800626e:	091b      	lsrs	r3, r3, #4
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	e005      	b.n	8006282 <HAL_RCC_GetSysClockFreq+0x86>
 8006276:	f7ff f9a7 	bl	80055c8 <LL_RCC_MSI_GetRangeAfterStandby>
 800627a:	4603      	mov	r3, r0
 800627c:	091b      	lsrs	r3, r3, #4
 800627e:	f003 030f 	and.w	r3, r3, #15
 8006282:	4a2b      	ldr	r2, [pc, #172]	; (8006330 <HAL_RCC_GetSysClockFreq+0x134>)
 8006284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006288:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d115      	bne.n	80062bc <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006294:	e012      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	2b04      	cmp	r3, #4
 800629a:	d102      	bne.n	80062a2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800629c:	4b25      	ldr	r3, [pc, #148]	; (8006334 <HAL_RCC_GetSysClockFreq+0x138>)
 800629e:	617b      	str	r3, [r7, #20]
 80062a0:	e00c      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d109      	bne.n	80062bc <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80062a8:	f7ff f886 	bl	80053b8 <LL_RCC_HSE_IsEnabledDiv2>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d102      	bne.n	80062b8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80062b2:	4b20      	ldr	r3, [pc, #128]	; (8006334 <HAL_RCC_GetSysClockFreq+0x138>)
 80062b4:	617b      	str	r3, [r7, #20]
 80062b6:	e001      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80062b8:	4b1f      	ldr	r3, [pc, #124]	; (8006338 <HAL_RCC_GetSysClockFreq+0x13c>)
 80062ba:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062bc:	f7ff f9b7 	bl	800562e <LL_RCC_GetSysClkSource>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d12f      	bne.n	8006326 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80062c6:	f7ff fa89 	bl	80057dc <LL_RCC_PLL_GetMainSource>
 80062ca:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d003      	beq.n	80062da <HAL_RCC_GetSysClockFreq+0xde>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2b03      	cmp	r3, #3
 80062d6:	d003      	beq.n	80062e0 <HAL_RCC_GetSysClockFreq+0xe4>
 80062d8:	e00d      	b.n	80062f6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80062da:	4b16      	ldr	r3, [pc, #88]	; (8006334 <HAL_RCC_GetSysClockFreq+0x138>)
 80062dc:	60fb      	str	r3, [r7, #12]
        break;
 80062de:	e00d      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80062e0:	f7ff f86a 	bl	80053b8 <LL_RCC_HSE_IsEnabledDiv2>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d102      	bne.n	80062f0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80062ea:	4b12      	ldr	r3, [pc, #72]	; (8006334 <HAL_RCC_GetSysClockFreq+0x138>)
 80062ec:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80062ee:	e005      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80062f0:	4b11      	ldr	r3, [pc, #68]	; (8006338 <HAL_RCC_GetSysClockFreq+0x13c>)
 80062f2:	60fb      	str	r3, [r7, #12]
        break;
 80062f4:	e002      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	60fb      	str	r3, [r7, #12]
        break;
 80062fa:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80062fc:	f7ff fa4c 	bl	8005798 <LL_RCC_PLL_GetN>
 8006300:	4602      	mov	r2, r0
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	fb03 f402 	mul.w	r4, r3, r2
 8006308:	f7ff fa5d 	bl	80057c6 <LL_RCC_PLL_GetDivider>
 800630c:	4603      	mov	r3, r0
 800630e:	091b      	lsrs	r3, r3, #4
 8006310:	3301      	adds	r3, #1
 8006312:	fbb4 f4f3 	udiv	r4, r4, r3
 8006316:	f7ff fa4b 	bl	80057b0 <LL_RCC_PLL_GetR>
 800631a:	4603      	mov	r3, r0
 800631c:	0f5b      	lsrs	r3, r3, #29
 800631e:	3301      	adds	r3, #1
 8006320:	fbb4 f3f3 	udiv	r3, r4, r3
 8006324:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006326:	697b      	ldr	r3, [r7, #20]
}
 8006328:	4618      	mov	r0, r3
 800632a:	371c      	adds	r7, #28
 800632c:	46bd      	mov	sp, r7
 800632e:	bd90      	pop	{r4, r7, pc}
 8006330:	0801e0d8 	.word	0x0801e0d8
 8006334:	00f42400 	.word	0x00f42400
 8006338:	01e84800 	.word	0x01e84800

0800633c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800633c:	b598      	push	{r3, r4, r7, lr}
 800633e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006340:	f7ff ff5c 	bl	80061fc <HAL_RCC_GetSysClockFreq>
 8006344:	4604      	mov	r4, r0
 8006346:	f7ff f9cc 	bl	80056e2 <LL_RCC_GetAHBPrescaler>
 800634a:	4603      	mov	r3, r0
 800634c:	091b      	lsrs	r3, r3, #4
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	4a03      	ldr	r2, [pc, #12]	; (8006360 <HAL_RCC_GetHCLKFreq+0x24>)
 8006354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006358:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800635c:	4618      	mov	r0, r3
 800635e:	bd98      	pop	{r3, r4, r7, pc}
 8006360:	0801e078 	.word	0x0801e078

08006364 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006364:	b598      	push	{r3, r4, r7, lr}
 8006366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006368:	f7ff ffe8 	bl	800633c <HAL_RCC_GetHCLKFreq>
 800636c:	4604      	mov	r4, r0
 800636e:	f7ff f9d0 	bl	8005712 <LL_RCC_GetAPB1Prescaler>
 8006372:	4603      	mov	r3, r0
 8006374:	0a1b      	lsrs	r3, r3, #8
 8006376:	4a03      	ldr	r2, [pc, #12]	; (8006384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800637c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006380:	4618      	mov	r0, r3
 8006382:	bd98      	pop	{r3, r4, r7, pc}
 8006384:	0801e0b8 	.word	0x0801e0b8

08006388 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006388:	b598      	push	{r3, r4, r7, lr}
 800638a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800638c:	f7ff ffd6 	bl	800633c <HAL_RCC_GetHCLKFreq>
 8006390:	4604      	mov	r4, r0
 8006392:	f7ff f9c9 	bl	8005728 <LL_RCC_GetAPB2Prescaler>
 8006396:	4603      	mov	r3, r0
 8006398:	0adb      	lsrs	r3, r3, #11
 800639a:	4a03      	ldr	r2, [pc, #12]	; (80063a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800639c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	bd98      	pop	{r3, r4, r7, pc}
 80063a8:	0801e0b8 	.word	0x0801e0b8

080063ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80063ac:	b590      	push	{r4, r7, lr}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	091b      	lsrs	r3, r3, #4
 80063b8:	f003 030f 	and.w	r3, r3, #15
 80063bc:	4a10      	ldr	r2, [pc, #64]	; (8006400 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80063be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c2:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80063c4:	f7ff f998 	bl	80056f8 <LL_RCC_GetAHB3Prescaler>
 80063c8:	4603      	mov	r3, r0
 80063ca:	091b      	lsrs	r3, r3, #4
 80063cc:	f003 030f 	and.w	r3, r3, #15
 80063d0:	4a0c      	ldr	r2, [pc, #48]	; (8006404 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80063d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063dc:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	4a09      	ldr	r2, [pc, #36]	; (8006408 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80063e2:	fba2 2303 	umull	r2, r3, r2, r3
 80063e6:	0c9c      	lsrs	r4, r3, #18
 80063e8:	f7fe ff68 	bl	80052bc <HAL_PWREx_GetVoltageRange>
 80063ec:	4603      	mov	r3, r0
 80063ee:	4619      	mov	r1, r3
 80063f0:	4620      	mov	r0, r4
 80063f2:	f000 f80b 	bl	800640c <RCC_SetFlashLatency>
 80063f6:	4603      	mov	r3, r0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3714      	adds	r7, #20
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd90      	pop	{r4, r7, pc}
 8006400:	0801e0d8 	.word	0x0801e0d8
 8006404:	0801e078 	.word	0x0801e078
 8006408:	431bde83 	.word	0x431bde83

0800640c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b08e      	sub	sp, #56	; 0x38
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006416:	4a3a      	ldr	r2, [pc, #232]	; (8006500 <RCC_SetFlashLatency+0xf4>)
 8006418:	f107 0320 	add.w	r3, r7, #32
 800641c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006420:	6018      	str	r0, [r3, #0]
 8006422:	3304      	adds	r3, #4
 8006424:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006426:	4a37      	ldr	r2, [pc, #220]	; (8006504 <RCC_SetFlashLatency+0xf8>)
 8006428:	f107 0318 	add.w	r3, r7, #24
 800642c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006430:	6018      	str	r0, [r3, #0]
 8006432:	3304      	adds	r3, #4
 8006434:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006436:	4a34      	ldr	r2, [pc, #208]	; (8006508 <RCC_SetFlashLatency+0xfc>)
 8006438:	f107 030c 	add.w	r3, r7, #12
 800643c:	ca07      	ldmia	r2, {r0, r1, r2}
 800643e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006442:	2300      	movs	r3, #0
 8006444:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800644c:	d11b      	bne.n	8006486 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800644e:	2300      	movs	r3, #0
 8006450:	633b      	str	r3, [r7, #48]	; 0x30
 8006452:	e014      	b.n	800647e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	3338      	adds	r3, #56	; 0x38
 800645a:	443b      	add	r3, r7
 800645c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006460:	461a      	mov	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4293      	cmp	r3, r2
 8006466:	d807      	bhi.n	8006478 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	3338      	adds	r3, #56	; 0x38
 800646e:	443b      	add	r3, r7
 8006470:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006474:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006476:	e021      	b.n	80064bc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	3301      	adds	r3, #1
 800647c:	633b      	str	r3, [r7, #48]	; 0x30
 800647e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006480:	2b02      	cmp	r3, #2
 8006482:	d9e7      	bls.n	8006454 <RCC_SetFlashLatency+0x48>
 8006484:	e01a      	b.n	80064bc <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006486:	2300      	movs	r3, #0
 8006488:	62fb      	str	r3, [r7, #44]	; 0x2c
 800648a:	e014      	b.n	80064b6 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800648c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648e:	005b      	lsls	r3, r3, #1
 8006490:	3338      	adds	r3, #56	; 0x38
 8006492:	443b      	add	r3, r7
 8006494:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006498:	461a      	mov	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4293      	cmp	r3, r2
 800649e:	d807      	bhi.n	80064b0 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	3338      	adds	r3, #56	; 0x38
 80064a6:	443b      	add	r3, r7
 80064a8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80064ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80064ae:	e005      	b.n	80064bc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80064b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b2:	3301      	adds	r3, #1
 80064b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d9e7      	bls.n	800648c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80064bc:	4b13      	ldr	r3, [pc, #76]	; (800650c <RCC_SetFlashLatency+0x100>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f023 0207 	bic.w	r2, r3, #7
 80064c4:	4911      	ldr	r1, [pc, #68]	; (800650c <RCC_SetFlashLatency+0x100>)
 80064c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c8:	4313      	orrs	r3, r2
 80064ca:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80064cc:	f7fb fb64 	bl	8001b98 <HAL_GetTick>
 80064d0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80064d2:	e008      	b.n	80064e6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80064d4:	f7fb fb60 	bl	8001b98 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e007      	b.n	80064f6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80064e6:	4b09      	ldr	r3, [pc, #36]	; (800650c <RCC_SetFlashLatency+0x100>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0307 	and.w	r3, r3, #7
 80064ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d1ef      	bne.n	80064d4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3738      	adds	r7, #56	; 0x38
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	0801d8c8 	.word	0x0801d8c8
 8006504:	0801d8d0 	.word	0x0801d8d0
 8006508:	0801d8d8 	.word	0x0801d8d8
 800650c:	58004000 	.word	0x58004000

08006510 <LL_RCC_LSE_IsReady>:
{
 8006510:	b480      	push	{r7}
 8006512:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b02      	cmp	r3, #2
 8006522:	d101      	bne.n	8006528 <LL_RCC_LSE_IsReady+0x18>
 8006524:	2301      	movs	r3, #1
 8006526:	e000      	b.n	800652a <LL_RCC_LSE_IsReady+0x1a>
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	46bd      	mov	sp, r7
 800652e:	bc80      	pop	{r7}
 8006530:	4770      	bx	lr

08006532 <LL_RCC_SetUSARTClockSource>:
{
 8006532:	b480      	push	{r7}
 8006534:	b083      	sub	sp, #12
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800653a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800653e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	0c1b      	lsrs	r3, r3, #16
 8006546:	43db      	mvns	r3, r3
 8006548:	401a      	ands	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	b29b      	uxth	r3, r3
 800654e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006552:	4313      	orrs	r3, r2
 8006554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	bc80      	pop	{r7}
 8006560:	4770      	bx	lr

08006562 <LL_RCC_SetI2SClockSource>:
{
 8006562:	b480      	push	{r7}
 8006564:	b083      	sub	sp, #12
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800656a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800656e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006572:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4313      	orrs	r3, r2
 800657e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr

0800658c <LL_RCC_SetLPUARTClockSource>:
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006594:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800659c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80065a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bc80      	pop	{r7}
 80065b4:	4770      	bx	lr

080065b6 <LL_RCC_SetI2CClockSource>:
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80065be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	091b      	lsrs	r3, r3, #4
 80065ca:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80065ce:	43db      	mvns	r3, r3
 80065d0:	401a      	ands	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	011b      	lsls	r3, r3, #4
 80065d6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80065da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065de:	4313      	orrs	r3, r2
 80065e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80065e4:	bf00      	nop
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bc80      	pop	{r7}
 80065ec:	4770      	bx	lr

080065ee <LL_RCC_SetLPTIMClockSource>:
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80065f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065fa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	0c1b      	lsrs	r3, r3, #16
 8006602:	041b      	lsls	r3, r3, #16
 8006604:	43db      	mvns	r3, r3
 8006606:	401a      	ands	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	041b      	lsls	r3, r3, #16
 800660c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006610:	4313      	orrs	r3, r2
 8006612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	bc80      	pop	{r7}
 800661e:	4770      	bx	lr

08006620 <LL_RCC_SetRNGClockSource>:
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800662c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006630:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006634:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4313      	orrs	r3, r2
 800663c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	bc80      	pop	{r7}
 8006648:	4770      	bx	lr

0800664a <LL_RCC_SetADCClockSource>:
{
 800664a:	b480      	push	{r7}
 800664c:	b083      	sub	sp, #12
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006652:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800665a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800665e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4313      	orrs	r3, r2
 8006666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	bc80      	pop	{r7}
 8006672:	4770      	bx	lr

08006674 <LL_RCC_SetRTCClockSource>:
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800667c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006684:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006688:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4313      	orrs	r3, r2
 8006690:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr

0800669e <LL_RCC_GetRTCClockSource>:
{
 800669e:	b480      	push	{r7}
 80066a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80066a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bc80      	pop	{r7}
 80066b4:	4770      	bx	lr

080066b6 <LL_RCC_ForceBackupDomainReset>:
{
 80066b6:	b480      	push	{r7}
 80066b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80066ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80066ce:	bf00      	nop
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr

080066d6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80066d6:	b480      	push	{r7}
 80066d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80066da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80066ee:	bf00      	nop
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bc80      	pop	{r7}
 80066f4:	4770      	bx	lr
	...

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006700:	2300      	movs	r3, #0
 8006702:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006704:	2300      	movs	r3, #0
 8006706:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006708:	2300      	movs	r3, #0
 800670a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d058      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006718:	f7fe fd8e 	bl	8005238 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800671c:	f7fb fa3c 	bl	8001b98 <HAL_GetTick>
 8006720:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006722:	e009      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006724:	f7fb fa38 	bl	8001b98 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d902      	bls.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	74fb      	strb	r3, [r7, #19]
        break;
 8006736:	e006      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006738:	4b7b      	ldr	r3, [pc, #492]	; (8006928 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006744:	d1ee      	bne.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006746:	7cfb      	ldrb	r3, [r7, #19]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d13c      	bne.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800674c:	f7ff ffa7 	bl	800669e <LL_RCC_GetRTCClockSource>
 8006750:	4602      	mov	r2, r0
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006756:	429a      	cmp	r2, r3
 8006758:	d00f      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800675a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006762:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006766:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006768:	f7ff ffa5 	bl	80066b6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800676c:	f7ff ffb3 	bl	80066d6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006770:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d014      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006784:	f7fb fa08 	bl	8001b98 <HAL_GetTick>
 8006788:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800678a:	e00b      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800678c:	f7fb fa04 	bl	8001b98 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	f241 3288 	movw	r2, #5000	; 0x1388
 800679a:	4293      	cmp	r3, r2
 800679c:	d902      	bls.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	74fb      	strb	r3, [r7, #19]
            break;
 80067a2:	e004      	b.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80067a4:	f7ff feb4 	bl	8006510 <LL_RCC_LSE_IsReady>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d1ee      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80067ae:	7cfb      	ldrb	r3, [r7, #19]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d105      	bne.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff ff5b 	bl	8006674 <LL_RCC_SetRTCClockSource>
 80067be:	e004      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80067c0:	7cfb      	ldrb	r3, [r7, #19]
 80067c2:	74bb      	strb	r3, [r7, #18]
 80067c4:	e001      	b.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c6:	7cfb      	ldrb	r3, [r7, #19]
 80067c8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d004      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff fea9 	bl	8006532 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 0302 	and.w	r3, r3, #2
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d004      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7ff fe9e 	bl	8006532 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0320 	and.w	r3, r3, #32
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d004      	beq.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	4618      	mov	r0, r3
 8006808:	f7ff fec0 	bl	800658c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006814:	2b00      	cmp	r3, #0
 8006816:	d004      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff fee6 	bl	80065ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682a:	2b00      	cmp	r3, #0
 800682c:	d004      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006832:	4618      	mov	r0, r3
 8006834:	f7ff fedb 	bl	80065ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006840:	2b00      	cmp	r3, #0
 8006842:	d004      	beq.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fed0 	bl	80065ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006856:	2b00      	cmp	r3, #0
 8006858:	d004      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff fea9 	bl	80065b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800686c:	2b00      	cmp	r3, #0
 800686e:	d004      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff fe9e 	bl	80065b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006882:	2b00      	cmp	r3, #0
 8006884:	d004      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	4618      	mov	r0, r3
 800688c:	f7ff fe93 	bl	80065b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0310 	and.w	r3, r3, #16
 8006898:	2b00      	cmp	r3, #0
 800689a:	d011      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7ff fe5e 	bl	8006562 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068ae:	d107      	bne.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80068b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d010      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7ff fea5 	bl	8006620 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d107      	bne.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80068de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068ec:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d011      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068fe:	4618      	mov	r0, r3
 8006900:	f7ff fea3 	bl	800664a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006908:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800690c:	d107      	bne.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800690e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800691c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800691e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	58000400 	.word	0x58000400

0800692c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d068      	beq.n	8006a10 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d106      	bne.n	8006958 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f7fa fe52 	bl	80015fc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006960:	4b2e      	ldr	r3, [pc, #184]	; (8006a1c <HAL_RTC_Init+0xf0>)
 8006962:	22ca      	movs	r2, #202	; 0xca
 8006964:	625a      	str	r2, [r3, #36]	; 0x24
 8006966:	4b2d      	ldr	r3, [pc, #180]	; (8006a1c <HAL_RTC_Init+0xf0>)
 8006968:	2253      	movs	r2, #83	; 0x53
 800696a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fa0f 	bl	8006d90 <RTC_EnterInitMode>
 8006972:	4603      	mov	r3, r0
 8006974:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8006976:	7bfb      	ldrb	r3, [r7, #15]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d13f      	bne.n	80069fc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800697c:	4b27      	ldr	r3, [pc, #156]	; (8006a1c <HAL_RTC_Init+0xf0>)
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	4a26      	ldr	r2, [pc, #152]	; (8006a1c <HAL_RTC_Init+0xf0>)
 8006982:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8006986:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800698a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800698c:	4b23      	ldr	r3, [pc, #140]	; (8006a1c <HAL_RTC_Init+0xf0>)
 800698e:	699a      	ldr	r2, [r3, #24]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6859      	ldr	r1, [r3, #4]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	4319      	orrs	r1, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	430b      	orrs	r3, r1
 80069a0:	491e      	ldr	r1, [pc, #120]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68da      	ldr	r2, [r3, #12]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	041b      	lsls	r3, r3, #16
 80069b0:	491a      	ldr	r1, [pc, #104]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80069b6:	4b19      	ldr	r3, [pc, #100]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c6:	430b      	orrs	r3, r1
 80069c8:	4914      	ldr	r1, [pc, #80]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fa12 	bl	8006df8 <RTC_ExitInitMode>
 80069d4:	4603      	mov	r3, r0
 80069d6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10e      	bne.n	80069fc <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 80069de:	4b0f      	ldr	r3, [pc, #60]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a19      	ldr	r1, [r3, #32]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	4319      	orrs	r1, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	430b      	orrs	r3, r1
 80069f6:	4909      	ldr	r1, [pc, #36]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069fc:	4b07      	ldr	r3, [pc, #28]	; (8006a1c <HAL_RTC_Init+0xf0>)
 80069fe:	22ff      	movs	r2, #255	; 0xff
 8006a00:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8006a02:	7bfb      	ldrb	r3, [r7, #15]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d103      	bne.n	8006a10 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40002800 	.word	0x40002800

08006a20 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006a20:	b590      	push	{r4, r7, lr}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d101      	bne.n	8006a3e <HAL_RTC_SetAlarm_IT+0x1e>
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	e0f3      	b.n	8006c26 <HAL_RTC_SetAlarm_IT+0x206>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2202      	movs	r2, #2
 8006a4a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006a4e:	4b78      	ldr	r3, [pc, #480]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a56:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a5e:	d06a      	beq.n	8006b36 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d13a      	bne.n	8006adc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006a66:	4b72      	ldr	r3, [pc, #456]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d102      	bne.n	8006a78 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	2200      	movs	r2, #0
 8006a76:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	695b      	ldr	r3, [r3, #20]
 8006a7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 f9f5 	bl	8006e74 <RTC_ByteToBcd2>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	785b      	ldrb	r3, [r3, #1]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f9ee 	bl	8006e74 <RTC_ByteToBcd2>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006a9c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	789b      	ldrb	r3, [r3, #2]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f9e6 	bl	8006e74 <RTC_ByteToBcd2>
 8006aa8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006aaa:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	78db      	ldrb	r3, [r3, #3]
 8006ab2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006ab4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 f9d8 	bl	8006e74 <RTC_ByteToBcd2>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ac8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ad0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	617b      	str	r3, [r7, #20]
 8006ada:	e02c      	b.n	8006b36 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	695b      	ldr	r3, [r3, #20]
 8006ae0:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8006ae4:	d00d      	beq.n	8006b02 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006aee:	d008      	beq.n	8006b02 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006af0:	4b4f      	ldr	r3, [pc, #316]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d102      	bne.n	8006b02 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2200      	movs	r2, #0
 8006b00:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	785b      	ldrb	r3, [r3, #1]
 8006b0c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006b0e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006b14:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	78db      	ldrb	r3, [r3, #3]
 8006b1a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006b1c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b24:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006b26:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006b2c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006b32:	4313      	orrs	r3, r2
 8006b34:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b36:	4b3e      	ldr	r3, [pc, #248]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b38:	22ca      	movs	r2, #202	; 0xca
 8006b3a:	625a      	str	r2, [r3, #36]	; 0x24
 8006b3c:	4b3c      	ldr	r3, [pc, #240]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b3e:	2253      	movs	r2, #83	; 0x53
 8006b40:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b4a:	d12c      	bne.n	8006ba6 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006b4c:	4b38      	ldr	r3, [pc, #224]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	4a37      	ldr	r2, [pc, #220]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b52:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b56:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006b58:	4b35      	ldr	r3, [pc, #212]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b64:	d107      	bne.n	8006b76 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	4930      	ldr	r1, [pc, #192]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	644b      	str	r3, [r1, #68]	; 0x44
 8006b74:	e006      	b.n	8006b84 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8006b76:	4a2e      	ldr	r2, [pc, #184]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8006b7c:	4a2c      	ldr	r2, [pc, #176]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006b84:	4a2a      	ldr	r2, [pc, #168]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b90:	f043 0201 	orr.w	r2, r3, #1
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006b98:	4b25      	ldr	r3, [pc, #148]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	4a24      	ldr	r2, [pc, #144]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006b9e:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8006ba2:	6193      	str	r3, [r2, #24]
 8006ba4:	e02b      	b.n	8006bfe <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006ba6:	4b22      	ldr	r3, [pc, #136]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	4a21      	ldr	r2, [pc, #132]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bac:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006bb0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006bb2:	4b1f      	ldr	r3, [pc, #124]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bbe:	d107      	bne.n	8006bd0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	69db      	ldr	r3, [r3, #28]
 8006bc8:	4919      	ldr	r1, [pc, #100]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006bce:	e006      	b.n	8006bde <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006bd0:	4a17      	ldr	r2, [pc, #92]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006bd6:	4a16      	ldr	r2, [pc, #88]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006bde:	4a14      	ldr	r2, [pc, #80]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bea:	f043 0202 	orr.w	r2, r3, #2
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006bf2:	4b0f      	ldr	r3, [pc, #60]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	4a0e      	ldr	r2, [pc, #56]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006bf8:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8006bfc:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006bfe:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <HAL_RTC_SetAlarm_IT+0x214>)
 8006c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c04:	4a0b      	ldr	r2, [pc, #44]	; (8006c34 <HAL_RTC_SetAlarm_IT+0x214>)
 8006c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c0a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c0e:	4b08      	ldr	r3, [pc, #32]	; (8006c30 <HAL_RTC_SetAlarm_IT+0x210>)
 8006c10:	22ff      	movs	r2, #255	; 0xff
 8006c12:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd90      	pop	{r4, r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40002800 	.word	0x40002800
 8006c34:	58000800 	.word	0x58000800

08006c38 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d101      	bne.n	8006c50 <HAL_RTC_DeactivateAlarm+0x18>
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	e048      	b.n	8006ce2 <HAL_RTC_DeactivateAlarm+0xaa>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2202      	movs	r2, #2
 8006c5c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c60:	4b22      	ldr	r3, [pc, #136]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c62:	22ca      	movs	r2, #202	; 0xca
 8006c64:	625a      	str	r2, [r3, #36]	; 0x24
 8006c66:	4b21      	ldr	r3, [pc, #132]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c68:	2253      	movs	r2, #83	; 0x53
 8006c6a:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c72:	d115      	bne.n	8006ca0 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006c74:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	4a1c      	ldr	r2, [pc, #112]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006c7e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8006c80:	4b1a      	ldr	r3, [pc, #104]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c84:	4a19      	ldr	r2, [pc, #100]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c8a:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c90:	f023 0201 	bic.w	r2, r3, #1
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006c98:	4b14      	ldr	r3, [pc, #80]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	65da      	str	r2, [r3, #92]	; 0x5c
 8006c9e:	e014      	b.n	8006cca <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006ca0:	4b12      	ldr	r3, [pc, #72]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	4a11      	ldr	r2, [pc, #68]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006ca6:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006caa:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8006cac:	4b0f      	ldr	r3, [pc, #60]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cb0:	4a0e      	ldr	r2, [pc, #56]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006cb2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cb6:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbc:	f023 0202 	bic.w	r2, r3, #2
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006cc4:	4b09      	ldr	r3, [pc, #36]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cca:	4b08      	ldr	r3, [pc, #32]	; (8006cec <HAL_RTC_DeactivateAlarm+0xb4>)
 8006ccc:	22ff      	movs	r2, #255	; 0xff
 8006cce:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bc80      	pop	{r7}
 8006cea:	4770      	bx	lr
 8006cec:	40002800 	.word	0x40002800

08006cf0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8006cf8:	4b11      	ldr	r3, [pc, #68]	; (8006d40 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006cfa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d00:	4013      	ands	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d005      	beq.n	8006d1a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006d0e:	4b0c      	ldr	r3, [pc, #48]	; (8006d40 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006d10:	2201      	movs	r2, #1
 8006d12:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7fb f8c2 	bl	8001e9e <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f003 0302 	and.w	r3, r3, #2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006d24:	4b06      	ldr	r3, [pc, #24]	; (8006d40 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006d26:	2202      	movs	r2, #2
 8006d28:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f94a 	bl	8006fc4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006d38:	bf00      	nop
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	40002800 	.word	0x40002800

08006d44 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8006d4c:	4b0f      	ldr	r3, [pc, #60]	; (8006d8c <HAL_RTC_WaitForSynchro+0x48>)
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	4a0e      	ldr	r2, [pc, #56]	; (8006d8c <HAL_RTC_WaitForSynchro+0x48>)
 8006d52:	f023 0320 	bic.w	r3, r3, #32
 8006d56:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8006d58:	f7fa ff1e 	bl	8001b98 <HAL_GetTick>
 8006d5c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006d5e:	e009      	b.n	8006d74 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d60:	f7fa ff1a 	bl	8001b98 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d6e:	d901      	bls.n	8006d74 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006d70:	2303      	movs	r3, #3
 8006d72:	e006      	b.n	8006d82 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006d74:	4b05      	ldr	r3, [pc, #20]	; (8006d8c <HAL_RTC_WaitForSynchro+0x48>)
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	f003 0320 	and.w	r3, r3, #32
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d0ef      	beq.n	8006d60 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	40002800 	.word	0x40002800

08006d90 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006d9c:	4b15      	ldr	r3, [pc, #84]	; (8006df4 <RTC_EnterInitMode+0x64>)
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d120      	bne.n	8006dea <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006da8:	4b12      	ldr	r3, [pc, #72]	; (8006df4 <RTC_EnterInitMode+0x64>)
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	4a11      	ldr	r2, [pc, #68]	; (8006df4 <RTC_EnterInitMode+0x64>)
 8006dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006db2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8006db4:	f7fa fef0 	bl	8001b98 <HAL_GetTick>
 8006db8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006dba:	e00d      	b.n	8006dd8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006dbc:	f7fa feec 	bl	8001b98 <HAL_GetTick>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dca:	d905      	bls.n	8006dd8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2203      	movs	r2, #3
 8006dd4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006dd8:	4b06      	ldr	r3, [pc, #24]	; (8006df4 <RTC_EnterInitMode+0x64>)
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d102      	bne.n	8006dea <RTC_EnterInitMode+0x5a>
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	2b03      	cmp	r3, #3
 8006de8:	d1e8      	bne.n	8006dbc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8006dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	40002800 	.word	0x40002800

08006df8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e00:	2300      	movs	r3, #0
 8006e02:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006e04:	4b1a      	ldr	r3, [pc, #104]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	4a19      	ldr	r2, [pc, #100]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e0e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006e10:	4b17      	ldr	r3, [pc, #92]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	f003 0320 	and.w	r3, r3, #32
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d10c      	bne.n	8006e36 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f7ff ff91 	bl	8006d44 <HAL_RTC_WaitForSynchro>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01e      	beq.n	8006e66 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2203      	movs	r2, #3
 8006e2c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	73fb      	strb	r3, [r7, #15]
 8006e34:	e017      	b.n	8006e66 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006e36:	4b0e      	ldr	r3, [pc, #56]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	4a0d      	ldr	r2, [pc, #52]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e3c:	f023 0320 	bic.w	r3, r3, #32
 8006e40:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7ff ff7e 	bl	8006d44 <HAL_RTC_WaitForSynchro>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d005      	beq.n	8006e5a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2203      	movs	r2, #3
 8006e52:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006e5a:	4b05      	ldr	r3, [pc, #20]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	4a04      	ldr	r2, [pc, #16]	; (8006e70 <RTC_ExitInitMode+0x78>)
 8006e60:	f043 0320 	orr.w	r3, r3, #32
 8006e64:	6193      	str	r3, [r2, #24]
  }

  return status;
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	40002800 	.word	0x40002800

08006e74 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8006e86:	e005      	b.n	8006e94 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8006e8e:	7afb      	ldrb	r3, [r7, #11]
 8006e90:	3b0a      	subs	r3, #10
 8006e92:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8006e94:	7afb      	ldrb	r3, [r7, #11]
 8006e96:	2b09      	cmp	r3, #9
 8006e98:	d8f6      	bhi.n	8006e88 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	011b      	lsls	r3, r3, #4
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	7afb      	ldrb	r3, [r7, #11]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	b2db      	uxtb	r3, r3
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bc80      	pop	{r7}
 8006eb0:	4770      	bx	lr
	...

08006eb4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d101      	bne.n	8006eca <HAL_RTCEx_EnableBypassShadow+0x16>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e01f      	b.n	8006f0a <HAL_RTCEx_EnableBypassShadow+0x56>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006eda:	4b0e      	ldr	r3, [pc, #56]	; (8006f14 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006edc:	22ca      	movs	r2, #202	; 0xca
 8006ede:	625a      	str	r2, [r3, #36]	; 0x24
 8006ee0:	4b0c      	ldr	r3, [pc, #48]	; (8006f14 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006ee2:	2253      	movs	r2, #83	; 0x53
 8006ee4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006ee6:	4b0b      	ldr	r3, [pc, #44]	; (8006f14 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	4a0a      	ldr	r2, [pc, #40]	; (8006f14 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006eec:	f043 0320 	orr.w	r3, r3, #32
 8006ef0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ef2:	4b08      	ldr	r3, [pc, #32]	; (8006f14 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006ef4:	22ff      	movs	r2, #255	; 0xff
 8006ef6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bc80      	pop	{r7}
 8006f12:	4770      	bx	lr
 8006f14:	40002800 	.word	0x40002800

08006f18 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d101      	bne.n	8006f2e <HAL_RTCEx_SetSSRU_IT+0x16>
 8006f2a:	2302      	movs	r3, #2
 8006f2c:	e027      	b.n	8006f7e <HAL_RTCEx_SetSSRU_IT+0x66>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f3e:	4b12      	ldr	r3, [pc, #72]	; (8006f88 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006f40:	22ca      	movs	r2, #202	; 0xca
 8006f42:	625a      	str	r2, [r3, #36]	; 0x24
 8006f44:	4b10      	ldr	r3, [pc, #64]	; (8006f88 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006f46:	2253      	movs	r2, #83	; 0x53
 8006f48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006f4a:	4b0f      	ldr	r3, [pc, #60]	; (8006f88 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	4a0e      	ldr	r2, [pc, #56]	; (8006f88 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f54:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006f56:	4b0d      	ldr	r3, [pc, #52]	; (8006f8c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f5c:	4a0b      	ldr	r2, [pc, #44]	; (8006f8c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006f5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f62:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f66:	4b08      	ldr	r3, [pc, #32]	; (8006f88 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006f68:	22ff      	movs	r2, #255	; 0xff
 8006f6a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	370c      	adds	r7, #12
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bc80      	pop	{r7}
 8006f86:	4770      	bx	lr
 8006f88:	40002800 	.word	0x40002800
 8006f8c:	58000800 	.word	0x58000800

08006f90 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8006f98:	4b09      	ldr	r3, [pc, #36]	; (8006fc0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d005      	beq.n	8006fb0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8006fa4:	4b06      	ldr	r3, [pc, #24]	; (8006fc0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006fa6:	2240      	movs	r2, #64	; 0x40
 8006fa8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7fa ff81 	bl	8001eb2 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006fb8:	bf00      	nop
 8006fba:	3708      	adds	r7, #8
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	40002800 	.word	0x40002800

08006fc4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr
	...

08006fd8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006fe4:	4b07      	ldr	r3, [pc, #28]	; (8007004 <HAL_RTCEx_BKUPWrite+0x2c>)
 8006fe6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	4413      	add	r3, r2
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	601a      	str	r2, [r3, #0]
}
 8006ff8:	bf00      	nop
 8006ffa:	371c      	adds	r7, #28
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bc80      	pop	{r7}
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	4000b100 	.word	0x4000b100

08007008 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007012:	4b07      	ldr	r3, [pc, #28]	; (8007030 <HAL_RTCEx_BKUPRead+0x28>)
 8007014:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3714      	adds	r7, #20
 8007028:	46bd      	mov	sp, r7
 800702a:	bc80      	pop	{r7}
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	4000b100 	.word	0x4000b100

08007034 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800703c:	4b06      	ldr	r3, [pc, #24]	; (8007058 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007044:	4904      	ldr	r1, [pc, #16]	; (8007058 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4313      	orrs	r3, r2
 800704a:	608b      	str	r3, [r1, #8]
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	bc80      	pop	{r7}
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	58000400 	.word	0x58000400

0800705c <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800705c:	b480      	push	{r7}
 800705e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007060:	4b05      	ldr	r3, [pc, #20]	; (8007078 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007066:	4a04      	ldr	r2, [pc, #16]	; (8007078 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007068:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800706c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007070:	bf00      	nop
 8007072:	46bd      	mov	sp, r7
 8007074:	bc80      	pop	{r7}
 8007076:	4770      	bx	lr
 8007078:	58000400 	.word	0x58000400

0800707c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800707c:	b480      	push	{r7}
 800707e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007080:	4b05      	ldr	r3, [pc, #20]	; (8007098 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007086:	4a04      	ldr	r2, [pc, #16]	; (8007098 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007088:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800708c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007090:	bf00      	nop
 8007092:	46bd      	mov	sp, r7
 8007094:	bc80      	pop	{r7}
 8007096:	4770      	bx	lr
 8007098:	58000400 	.word	0x58000400

0800709c <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80070a0:	4b03      	ldr	r3, [pc, #12]	; (80070b0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80070a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070a6:	619a      	str	r2, [r3, #24]
}
 80070a8:	bf00      	nop
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bc80      	pop	{r7}
 80070ae:	4770      	bx	lr
 80070b0:	58000400 	.word	0x58000400

080070b4 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80070b4:	b480      	push	{r7}
 80070b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80070b8:	4b06      	ldr	r3, [pc, #24]	; (80070d4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d101      	bne.n	80070c8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80070c4:	2301      	movs	r3, #1
 80070c6:	e000      	b.n	80070ca <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc80      	pop	{r7}
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	58000400 	.word	0x58000400

080070d8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80070d8:	b480      	push	{r7}
 80070da:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80070dc:	4b06      	ldr	r3, [pc, #24]	; (80070f8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	f003 0304 	and.w	r3, r3, #4
 80070e4:	2b04      	cmp	r3, #4
 80070e6:	d101      	bne.n	80070ec <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e000      	b.n	80070ee <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bc80      	pop	{r7}
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	58000400 	.word	0x58000400

080070fc <LL_RCC_RF_DisableReset>:
{
 80070fc:	b480      	push	{r7}
 80070fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007108:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800710c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007110:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007114:	bf00      	nop
 8007116:	46bd      	mov	sp, r7
 8007118:	bc80      	pop	{r7}
 800711a:	4770      	bx	lr

0800711c <LL_RCC_IsRFUnderReset>:
{
 800711c:	b480      	push	{r7}
 800711e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007124:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007128:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800712c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007130:	d101      	bne.n	8007136 <LL_RCC_IsRFUnderReset+0x1a>
 8007132:	2301      	movs	r3, #1
 8007134:	e000      	b.n	8007138 <LL_RCC_IsRFUnderReset+0x1c>
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	46bd      	mov	sp, r7
 800713c:	bc80      	pop	{r7}
 800713e:	4770      	bx	lr

08007140 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007148:	4b06      	ldr	r3, [pc, #24]	; (8007164 <LL_EXTI_EnableIT_32_63+0x24>)
 800714a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800714e:	4905      	ldr	r1, [pc, #20]	; (8007164 <LL_EXTI_EnableIT_32_63+0x24>)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4313      	orrs	r3, r2
 8007154:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	bc80      	pop	{r7}
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	58000800 	.word	0x58000800

08007168 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d103      	bne.n	800717e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	73fb      	strb	r3, [r7, #15]
    return status;
 800717a:	7bfb      	ldrb	r3, [r7, #15]
 800717c:	e04b      	b.n	8007216 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800717e:	2300      	movs	r3, #0
 8007180:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	799b      	ldrb	r3, [r3, #6]
 8007186:	b2db      	uxtb	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d105      	bne.n	8007198 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f7fa fb5e 	bl	8001854 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2202      	movs	r2, #2
 800719c:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800719e:	f7ff ffad 	bl	80070fc <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80071a2:	4b1f      	ldr	r3, [pc, #124]	; (8007220 <HAL_SUBGHZ_Init+0xb8>)
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	4613      	mov	r3, r2
 80071a8:	00db      	lsls	r3, r3, #3
 80071aa:	1a9b      	subs	r3, r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	0cdb      	lsrs	r3, r3, #19
 80071b0:	2264      	movs	r2, #100	; 0x64
 80071b2:	fb02 f303 	mul.w	r3, r2, r3
 80071b6:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d105      	bne.n	80071ca <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	609a      	str	r2, [r3, #8]
      break;
 80071c8:	e007      	b.n	80071da <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80071d0:	f7ff ffa4 	bl	800711c <LL_RCC_IsRFUnderReset>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1ee      	bne.n	80071b8 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80071da:	f7ff ff3f 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80071de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80071e2:	f7ff ffad 	bl	8007140 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80071e6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80071ea:	f7ff ff23 	bl	8007034 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80071ee:	f7ff ff55 	bl	800709c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d10a      	bne.n	800720e <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f000 faad 	bl	800775c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	719a      	strb	r2, [r3, #6]

  return status;
 8007214:	7bfb      	ldrb	r3, [r7, #15]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3710      	adds	r7, #16
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	20000000 	.word	0x20000000

08007224 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	607a      	str	r2, [r7, #4]
 800722e:	461a      	mov	r2, r3
 8007230:	460b      	mov	r3, r1
 8007232:	817b      	strh	r3, [r7, #10]
 8007234:	4613      	mov	r3, r2
 8007236:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	799b      	ldrb	r3, [r3, #6]
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b01      	cmp	r3, #1
 8007240:	d14a      	bne.n	80072d8 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	795b      	ldrb	r3, [r3, #5]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d101      	bne.n	800724e <HAL_SUBGHZ_WriteRegisters+0x2a>
 800724a:	2302      	movs	r3, #2
 800724c:	e045      	b.n	80072da <HAL_SUBGHZ_WriteRegisters+0xb6>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2201      	movs	r2, #1
 8007252:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2202      	movs	r2, #2
 8007258:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f000 fb4c 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007260:	f7ff ff0c 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007264:	210d      	movs	r1, #13
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 fa98 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800726c:	897b      	ldrh	r3, [r7, #10]
 800726e:	0a1b      	lsrs	r3, r3, #8
 8007270:	b29b      	uxth	r3, r3
 8007272:	b2db      	uxtb	r3, r3
 8007274:	4619      	mov	r1, r3
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 fa90 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800727c:	897b      	ldrh	r3, [r7, #10]
 800727e:	b2db      	uxtb	r3, r3
 8007280:	4619      	mov	r1, r3
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 fa8a 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007288:	2300      	movs	r3, #0
 800728a:	82bb      	strh	r3, [r7, #20]
 800728c:	e00a      	b.n	80072a4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800728e:	8abb      	ldrh	r3, [r7, #20]
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4413      	add	r3, r2
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	4619      	mov	r1, r3
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 fa7f 	bl	800779c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800729e:	8abb      	ldrh	r3, [r7, #20]
 80072a0:	3301      	adds	r3, #1
 80072a2:	82bb      	strh	r3, [r7, #20]
 80072a4:	8aba      	ldrh	r2, [r7, #20]
 80072a6:	893b      	ldrh	r3, [r7, #8]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d3f0      	bcc.n	800728e <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80072ac:	f7ff fed6 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 fb45 	bl	8007940 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	75fb      	strb	r3, [r7, #23]
 80072c2:	e001      	b.n	80072c8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	715a      	strb	r2, [r3, #5]

    return status;
 80072d4:	7dfb      	ldrb	r3, [r7, #23]
 80072d6:	e000      	b.n	80072da <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80072d8:	2302      	movs	r3, #2
  }
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3718      	adds	r7, #24
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	b088      	sub	sp, #32
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	60f8      	str	r0, [r7, #12]
 80072ea:	607a      	str	r2, [r7, #4]
 80072ec:	461a      	mov	r2, r3
 80072ee:	460b      	mov	r3, r1
 80072f0:	817b      	strh	r3, [r7, #10]
 80072f2:	4613      	mov	r3, r2
 80072f4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	799b      	ldrb	r3, [r3, #6]
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b01      	cmp	r3, #1
 8007302:	d14a      	bne.n	800739a <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	795b      	ldrb	r3, [r3, #5]
 8007308:	2b01      	cmp	r3, #1
 800730a:	d101      	bne.n	8007310 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800730c:	2302      	movs	r3, #2
 800730e:	e045      	b.n	800739c <HAL_SUBGHZ_ReadRegisters+0xba>
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2201      	movs	r2, #1
 8007314:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f000 faee 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800731c:	f7ff feae 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007320:	211d      	movs	r1, #29
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f000 fa3a 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007328:	897b      	ldrh	r3, [r7, #10]
 800732a:	0a1b      	lsrs	r3, r3, #8
 800732c:	b29b      	uxth	r3, r3
 800732e:	b2db      	uxtb	r3, r3
 8007330:	4619      	mov	r1, r3
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fa32 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007338:	897b      	ldrh	r3, [r7, #10]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	4619      	mov	r1, r3
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 fa2c 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007344:	2100      	movs	r1, #0
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 fa28 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800734c:	2300      	movs	r3, #0
 800734e:	82fb      	strh	r3, [r7, #22]
 8007350:	e009      	b.n	8007366 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007352:	69b9      	ldr	r1, [r7, #24]
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 fa77 	bl	8007848 <SUBGHZSPI_Receive>
      pData++;
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	3301      	adds	r3, #1
 800735e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007360:	8afb      	ldrh	r3, [r7, #22]
 8007362:	3301      	adds	r3, #1
 8007364:	82fb      	strh	r3, [r7, #22]
 8007366:	8afa      	ldrh	r2, [r7, #22]
 8007368:	893b      	ldrh	r3, [r7, #8]
 800736a:	429a      	cmp	r2, r3
 800736c:	d3f1      	bcc.n	8007352 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800736e:	f7ff fe75 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	f000 fae4 	bl	8007940 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d002      	beq.n	8007386 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	77fb      	strb	r3, [r7, #31]
 8007384:	e001      	b.n	800738a <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007386:	2300      	movs	r3, #0
 8007388:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	715a      	strb	r2, [r3, #5]

    return status;
 8007396:	7ffb      	ldrb	r3, [r7, #31]
 8007398:	e000      	b.n	800739c <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800739a:	2302      	movs	r3, #2
  }
}
 800739c:	4618      	mov	r0, r3
 800739e:	3720      	adds	r7, #32
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	607a      	str	r2, [r7, #4]
 80073ae:	461a      	mov	r2, r3
 80073b0:	460b      	mov	r3, r1
 80073b2:	72fb      	strb	r3, [r7, #11]
 80073b4:	4613      	mov	r3, r2
 80073b6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	799b      	ldrb	r3, [r3, #6]
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d14a      	bne.n	8007458 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	795b      	ldrb	r3, [r3, #5]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d101      	bne.n	80073ce <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80073ca:	2302      	movs	r3, #2
 80073cc:	e045      	b.n	800745a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2201      	movs	r2, #1
 80073d2:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 fa8f 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80073da:	7afb      	ldrb	r3, [r7, #11]
 80073dc:	2b84      	cmp	r3, #132	; 0x84
 80073de:	d002      	beq.n	80073e6 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80073e0:	7afb      	ldrb	r3, [r7, #11]
 80073e2:	2b94      	cmp	r3, #148	; 0x94
 80073e4:	d103      	bne.n	80073ee <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2201      	movs	r2, #1
 80073ea:	711a      	strb	r2, [r3, #4]
 80073ec:	e002      	b.n	80073f4 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80073f4:	f7ff fe42 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80073f8:	7afb      	ldrb	r3, [r7, #11]
 80073fa:	4619      	mov	r1, r3
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 f9cd 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007402:	2300      	movs	r3, #0
 8007404:	82bb      	strh	r3, [r7, #20]
 8007406:	e00a      	b.n	800741e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007408:	8abb      	ldrh	r3, [r7, #20]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	4413      	add	r3, r2
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	4619      	mov	r1, r3
 8007412:	68f8      	ldr	r0, [r7, #12]
 8007414:	f000 f9c2 	bl	800779c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007418:	8abb      	ldrh	r3, [r7, #20]
 800741a:	3301      	adds	r3, #1
 800741c:	82bb      	strh	r3, [r7, #20]
 800741e:	8aba      	ldrh	r2, [r7, #20]
 8007420:	893b      	ldrh	r3, [r7, #8]
 8007422:	429a      	cmp	r2, r3
 8007424:	d3f0      	bcc.n	8007408 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007426:	f7ff fe19 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800742a:	7afb      	ldrb	r3, [r7, #11]
 800742c:	2b84      	cmp	r3, #132	; 0x84
 800742e:	d002      	beq.n	8007436 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f000 fa85 	bl	8007940 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d002      	beq.n	8007444 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	75fb      	strb	r3, [r7, #23]
 8007442:	e001      	b.n	8007448 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	715a      	strb	r2, [r3, #5]

    return status;
 8007454:	7dfb      	ldrb	r3, [r7, #23]
 8007456:	e000      	b.n	800745a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007458:	2302      	movs	r3, #2
  }
}
 800745a:	4618      	mov	r0, r3
 800745c:	3718      	adds	r7, #24
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b088      	sub	sp, #32
 8007466:	af00      	add	r7, sp, #0
 8007468:	60f8      	str	r0, [r7, #12]
 800746a:	607a      	str	r2, [r7, #4]
 800746c:	461a      	mov	r2, r3
 800746e:	460b      	mov	r3, r1
 8007470:	72fb      	strb	r3, [r7, #11]
 8007472:	4613      	mov	r3, r2
 8007474:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	799b      	ldrb	r3, [r3, #6]
 800747e:	b2db      	uxtb	r3, r3
 8007480:	2b01      	cmp	r3, #1
 8007482:	d13d      	bne.n	8007500 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	795b      	ldrb	r3, [r3, #5]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d101      	bne.n	8007490 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800748c:	2302      	movs	r3, #2
 800748e:	e038      	b.n	8007502 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2201      	movs	r2, #1
 8007494:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f000 fa2e 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800749c:	f7ff fdee 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80074a0:	7afb      	ldrb	r3, [r7, #11]
 80074a2:	4619      	mov	r1, r3
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 f979 	bl	800779c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80074aa:	2100      	movs	r1, #0
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 f975 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80074b2:	2300      	movs	r3, #0
 80074b4:	82fb      	strh	r3, [r7, #22]
 80074b6:	e009      	b.n	80074cc <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80074b8:	69b9      	ldr	r1, [r7, #24]
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f000 f9c4 	bl	8007848 <SUBGHZSPI_Receive>
      pData++;
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	3301      	adds	r3, #1
 80074c4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80074c6:	8afb      	ldrh	r3, [r7, #22]
 80074c8:	3301      	adds	r3, #1
 80074ca:	82fb      	strh	r3, [r7, #22]
 80074cc:	8afa      	ldrh	r2, [r7, #22]
 80074ce:	893b      	ldrh	r3, [r7, #8]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d3f1      	bcc.n	80074b8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80074d4:	f7ff fdc2 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f000 fa31 	bl	8007940 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d002      	beq.n	80074ec <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	77fb      	strb	r3, [r7, #31]
 80074ea:	e001      	b.n	80074f0 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2201      	movs	r2, #1
 80074f4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2200      	movs	r2, #0
 80074fa:	715a      	strb	r2, [r3, #5]

    return status;
 80074fc:	7ffb      	ldrb	r3, [r7, #31]
 80074fe:	e000      	b.n	8007502 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007500:	2302      	movs	r3, #2
  }
}
 8007502:	4618      	mov	r0, r3
 8007504:	3720      	adds	r7, #32
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b086      	sub	sp, #24
 800750e:	af00      	add	r7, sp, #0
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	607a      	str	r2, [r7, #4]
 8007514:	461a      	mov	r2, r3
 8007516:	460b      	mov	r3, r1
 8007518:	72fb      	strb	r3, [r7, #11]
 800751a:	4613      	mov	r3, r2
 800751c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	799b      	ldrb	r3, [r3, #6]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b01      	cmp	r3, #1
 8007526:	d13e      	bne.n	80075a6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	795b      	ldrb	r3, [r3, #5]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d101      	bne.n	8007534 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007530:	2302      	movs	r3, #2
 8007532:	e039      	b.n	80075a8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 f9dc 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007540:	f7ff fd9c 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007544:	210e      	movs	r1, #14
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 f928 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800754c:	7afb      	ldrb	r3, [r7, #11]
 800754e:	4619      	mov	r1, r3
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f000 f923 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007556:	2300      	movs	r3, #0
 8007558:	82bb      	strh	r3, [r7, #20]
 800755a:	e00a      	b.n	8007572 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800755c:	8abb      	ldrh	r3, [r7, #20]
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	4413      	add	r3, r2
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	4619      	mov	r1, r3
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f000 f918 	bl	800779c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800756c:	8abb      	ldrh	r3, [r7, #20]
 800756e:	3301      	adds	r3, #1
 8007570:	82bb      	strh	r3, [r7, #20]
 8007572:	8aba      	ldrh	r2, [r7, #20]
 8007574:	893b      	ldrh	r3, [r7, #8]
 8007576:	429a      	cmp	r2, r3
 8007578:	d3f0      	bcc.n	800755c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800757a:	f7ff fd6f 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f000 f9de 	bl	8007940 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d002      	beq.n	8007592 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	75fb      	strb	r3, [r7, #23]
 8007590:	e001      	b.n	8007596 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007592:	2300      	movs	r3, #0
 8007594:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2201      	movs	r2, #1
 800759a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	715a      	strb	r2, [r3, #5]

    return status;
 80075a2:	7dfb      	ldrb	r3, [r7, #23]
 80075a4:	e000      	b.n	80075a8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80075a6:	2302      	movs	r3, #2
  }
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b088      	sub	sp, #32
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	607a      	str	r2, [r7, #4]
 80075ba:	461a      	mov	r2, r3
 80075bc:	460b      	mov	r3, r1
 80075be:	72fb      	strb	r3, [r7, #11]
 80075c0:	4613      	mov	r3, r2
 80075c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	799b      	ldrb	r3, [r3, #6]
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d141      	bne.n	8007656 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	795b      	ldrb	r3, [r3, #5]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d101      	bne.n	80075de <HAL_SUBGHZ_ReadBuffer+0x2e>
 80075da:	2302      	movs	r3, #2
 80075dc:	e03c      	b.n	8007658 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2201      	movs	r2, #1
 80075e2:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 f987 	bl	80078f8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80075ea:	f7ff fd47 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80075ee:	211e      	movs	r1, #30
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 f8d3 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80075f6:	7afb      	ldrb	r3, [r7, #11]
 80075f8:	4619      	mov	r1, r3
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 f8ce 	bl	800779c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007600:	2100      	movs	r1, #0
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f000 f8ca 	bl	800779c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007608:	2300      	movs	r3, #0
 800760a:	82fb      	strh	r3, [r7, #22]
 800760c:	e009      	b.n	8007622 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800760e:	69b9      	ldr	r1, [r7, #24]
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 f919 	bl	8007848 <SUBGHZSPI_Receive>
      pData++;
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	3301      	adds	r3, #1
 800761a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800761c:	8afb      	ldrh	r3, [r7, #22]
 800761e:	3301      	adds	r3, #1
 8007620:	82fb      	strh	r3, [r7, #22]
 8007622:	8afa      	ldrh	r2, [r7, #22]
 8007624:	893b      	ldrh	r3, [r7, #8]
 8007626:	429a      	cmp	r2, r3
 8007628:	d3f1      	bcc.n	800760e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800762a:	f7ff fd17 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f000 f986 	bl	8007940 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e001      	b.n	8007646 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	715a      	strb	r2, [r3, #5]

    return status;
 8007652:	7ffb      	ldrb	r3, [r7, #31]
 8007654:	e000      	b.n	8007658 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007656:	2302      	movs	r3, #2
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3720      	adds	r7, #32
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8007668:	2300      	movs	r3, #0
 800766a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800766c:	f107 020c 	add.w	r2, r7, #12
 8007670:	2302      	movs	r3, #2
 8007672:	2112      	movs	r1, #18
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f7ff fef4 	bl	8007462 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800767a:	7b3b      	ldrb	r3, [r7, #12]
 800767c:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800767e:	89fb      	ldrh	r3, [r7, #14]
 8007680:	021b      	lsls	r3, r3, #8
 8007682:	b21a      	sxth	r2, r3
 8007684:	7b7b      	ldrb	r3, [r7, #13]
 8007686:	b21b      	sxth	r3, r3
 8007688:	4313      	orrs	r3, r2
 800768a:	b21b      	sxth	r3, r3
 800768c:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800768e:	89fb      	ldrh	r3, [r7, #14]
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f014 fb4b 	bl	801bd34 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800769e:	89fb      	ldrh	r3, [r7, #14]
 80076a0:	085b      	lsrs	r3, r3, #1
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d002      	beq.n	80076b0 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f014 fb50 	bl	801bd50 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80076b0:	89fb      	ldrh	r3, [r7, #14]
 80076b2:	089b      	lsrs	r3, r3, #2
 80076b4:	f003 0301 	and.w	r3, r3, #1
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d002      	beq.n	80076c2 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f014 fb9f 	bl	801be00 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80076c2:	89fb      	ldrh	r3, [r7, #14]
 80076c4:	08db      	lsrs	r3, r3, #3
 80076c6:	f003 0301 	and.w	r3, r3, #1
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d002      	beq.n	80076d4 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f014 fba4 	bl	801be1c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80076d4:	89fb      	ldrh	r3, [r7, #14]
 80076d6:	091b      	lsrs	r3, r3, #4
 80076d8:	f003 0301 	and.w	r3, r3, #1
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d002      	beq.n	80076e6 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f014 fba9 	bl	801be38 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80076e6:	89fb      	ldrh	r3, [r7, #14]
 80076e8:	095b      	lsrs	r3, r3, #5
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d002      	beq.n	80076f8 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f014 fb76 	bl	801bde4 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80076f8:	89fb      	ldrh	r3, [r7, #14]
 80076fa:	099b      	lsrs	r3, r3, #6
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f014 fb31 	bl	801bd6c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800770a:	89fb      	ldrh	r3, [r7, #14]
 800770c:	09db      	lsrs	r3, r3, #7
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00e      	beq.n	8007734 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007716:	89fb      	ldrh	r3, [r7, #14]
 8007718:	0a1b      	lsrs	r3, r3, #8
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	2b00      	cmp	r3, #0
 8007720:	d004      	beq.n	800772c <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007722:	2101      	movs	r1, #1
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f014 fb2f 	bl	801bd88 <HAL_SUBGHZ_CADStatusCallback>
 800772a:	e003      	b.n	8007734 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800772c:	2100      	movs	r1, #0
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f014 fb2a 	bl	801bd88 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007734:	89fb      	ldrh	r3, [r7, #14]
 8007736:	0a5b      	lsrs	r3, r3, #9
 8007738:	f003 0301 	and.w	r3, r3, #1
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f014 fb3f 	bl	801bdc4 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007746:	f107 020c 	add.w	r2, r7, #12
 800774a:	2302      	movs	r3, #2
 800774c:	2102      	movs	r1, #2
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7ff fe28 	bl	80073a4 <HAL_SUBGHZ_ExecSetCmd>
}
 8007754:	bf00      	nop
 8007756:	3710      	adds	r7, #16
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007764:	4b0c      	ldr	r3, [pc, #48]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a0b      	ldr	r2, [pc, #44]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 800776a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800776e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007770:	4a09      	ldr	r2, [pc, #36]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8007778:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800777a:	4b07      	ldr	r3, [pc, #28]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 800777c:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8007780:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007782:	4b05      	ldr	r3, [pc, #20]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a04      	ldr	r2, [pc, #16]	; (8007798 <SUBGHZSPI_Init+0x3c>)
 8007788:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800778c:	6013      	str	r3, [r2, #0]
}
 800778e:	bf00      	nop
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	bc80      	pop	{r7}
 8007796:	4770      	bx	lr
 8007798:	58010000 	.word	0x58010000

0800779c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800779c:	b480      	push	{r7}
 800779e:	b087      	sub	sp, #28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	460b      	mov	r3, r1
 80077a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80077a8:	2300      	movs	r3, #0
 80077aa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80077ac:	4b23      	ldr	r3, [pc, #140]	; (800783c <SUBGHZSPI_Transmit+0xa0>)
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	4613      	mov	r3, r2
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	1a9b      	subs	r3, r3, r2
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	0cdb      	lsrs	r3, r3, #19
 80077ba:	2264      	movs	r2, #100	; 0x64
 80077bc:	fb02 f303 	mul.w	r3, r2, r3
 80077c0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d105      	bne.n	80077d4 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	609a      	str	r2, [r3, #8]
      break;
 80077d2:	e008      	b.n	80077e6 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	3b01      	subs	r3, #1
 80077d8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80077da:	4b19      	ldr	r3, [pc, #100]	; (8007840 <SUBGHZSPI_Transmit+0xa4>)
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f003 0302 	and.w	r3, r3, #2
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d1ed      	bne.n	80077c2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80077e6:	4b17      	ldr	r3, [pc, #92]	; (8007844 <SUBGHZSPI_Transmit+0xa8>)
 80077e8:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	78fa      	ldrb	r2, [r7, #3]
 80077ee:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80077f0:	4b12      	ldr	r3, [pc, #72]	; (800783c <SUBGHZSPI_Transmit+0xa0>)
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	4613      	mov	r3, r2
 80077f6:	00db      	lsls	r3, r3, #3
 80077f8:	1a9b      	subs	r3, r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	0cdb      	lsrs	r3, r3, #19
 80077fe:	2264      	movs	r2, #100	; 0x64
 8007800:	fb02 f303 	mul.w	r3, r2, r3
 8007804:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d105      	bne.n	8007818 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	609a      	str	r2, [r3, #8]
      break;
 8007816:	e008      	b.n	800782a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	3b01      	subs	r3, #1
 800781c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800781e:	4b08      	ldr	r3, [pc, #32]	; (8007840 <SUBGHZSPI_Transmit+0xa4>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b01      	cmp	r3, #1
 8007828:	d1ed      	bne.n	8007806 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800782a:	4b05      	ldr	r3, [pc, #20]	; (8007840 <SUBGHZSPI_Transmit+0xa4>)
 800782c:	68db      	ldr	r3, [r3, #12]

  return status;
 800782e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007830:	4618      	mov	r0, r3
 8007832:	371c      	adds	r7, #28
 8007834:	46bd      	mov	sp, r7
 8007836:	bc80      	pop	{r7}
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	20000000 	.word	0x20000000
 8007840:	58010000 	.word	0x58010000
 8007844:	5801000c 	.word	0x5801000c

08007848 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007848:	b480      	push	{r7}
 800784a:	b087      	sub	sp, #28
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007856:	4b25      	ldr	r3, [pc, #148]	; (80078ec <SUBGHZSPI_Receive+0xa4>)
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	4613      	mov	r3, r2
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	1a9b      	subs	r3, r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	0cdb      	lsrs	r3, r3, #19
 8007864:	2264      	movs	r2, #100	; 0x64
 8007866:	fb02 f303 	mul.w	r3, r2, r3
 800786a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d105      	bne.n	800787e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2201      	movs	r2, #1
 800787a:	609a      	str	r2, [r3, #8]
      break;
 800787c:	e008      	b.n	8007890 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	3b01      	subs	r3, #1
 8007882:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007884:	4b1a      	ldr	r3, [pc, #104]	; (80078f0 <SUBGHZSPI_Receive+0xa8>)
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b02      	cmp	r3, #2
 800788e:	d1ed      	bne.n	800786c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007890:	4b18      	ldr	r3, [pc, #96]	; (80078f4 <SUBGHZSPI_Receive+0xac>)
 8007892:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	22ff      	movs	r2, #255	; 0xff
 8007898:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800789a:	4b14      	ldr	r3, [pc, #80]	; (80078ec <SUBGHZSPI_Receive+0xa4>)
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	4613      	mov	r3, r2
 80078a0:	00db      	lsls	r3, r3, #3
 80078a2:	1a9b      	subs	r3, r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	0cdb      	lsrs	r3, r3, #19
 80078a8:	2264      	movs	r2, #100	; 0x64
 80078aa:	fb02 f303 	mul.w	r3, r2, r3
 80078ae:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d105      	bne.n	80078c2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	609a      	str	r2, [r3, #8]
      break;
 80078c0:	e008      	b.n	80078d4 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	3b01      	subs	r3, #1
 80078c6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80078c8:	4b09      	ldr	r3, [pc, #36]	; (80078f0 <SUBGHZSPI_Receive+0xa8>)
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f003 0301 	and.w	r3, r3, #1
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d1ed      	bne.n	80078b0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80078d4:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <SUBGHZSPI_Receive+0xa8>)
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	701a      	strb	r2, [r3, #0]

  return status;
 80078de:	7dfb      	ldrb	r3, [r7, #23]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	371c      	adds	r7, #28
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bc80      	pop	{r7}
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	20000000 	.word	0x20000000
 80078f0:	58010000 	.word	0x58010000
 80078f4:	5801000c 	.word	0x5801000c

080078f8 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	791b      	ldrb	r3, [r3, #4]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d111      	bne.n	800792c <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007908:	4b0c      	ldr	r3, [pc, #48]	; (800793c <SUBGHZ_CheckDeviceReady+0x44>)
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	4613      	mov	r3, r2
 800790e:	005b      	lsls	r3, r3, #1
 8007910:	4413      	add	r3, r2
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	0c1b      	lsrs	r3, r3, #16
 8007916:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007918:	f7ff fbb0 	bl	800707c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	3b01      	subs	r3, #1
 8007920:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1f9      	bne.n	800791c <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007928:	f7ff fb98 	bl	800705c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f807 	bl	8007940 <SUBGHZ_WaitOnBusy>
 8007932:	4603      	mov	r3, r0
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	20000000 	.word	0x20000000

08007940 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007948:	2300      	movs	r3, #0
 800794a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800794c:	4b12      	ldr	r3, [pc, #72]	; (8007998 <SUBGHZ_WaitOnBusy+0x58>)
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	4613      	mov	r3, r2
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	4413      	add	r3, r2
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	0d1b      	lsrs	r3, r3, #20
 800795a:	2264      	movs	r2, #100	; 0x64
 800795c:	fb02 f303 	mul.w	r3, r2, r3
 8007960:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007962:	f7ff fbb9 	bl	80070d8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007966:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d105      	bne.n	800797a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2202      	movs	r2, #2
 8007976:	609a      	str	r2, [r3, #8]
      break;
 8007978:	e009      	b.n	800798e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	3b01      	subs	r3, #1
 800797e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007980:	f7ff fb98 	bl	80070b4 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007984:	4602      	mov	r2, r0
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	4013      	ands	r3, r2
 800798a:	2b01      	cmp	r3, #1
 800798c:	d0e9      	beq.n	8007962 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800798e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007990:	4618      	mov	r0, r3
 8007992:	3718      	adds	r7, #24
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	20000000 	.word	0x20000000

0800799c <LL_RCC_GetUSARTClockSource>:
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80079a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	401a      	ands	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	041b      	lsls	r3, r3, #16
 80079b4:	4313      	orrs	r3, r2
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr

080079c0 <LL_RCC_GetLPUARTClockSource>:
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80079c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4013      	ands	r3, r2
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr

080079de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b082      	sub	sp, #8
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e042      	b.n	8007a76 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d106      	bne.n	8007a08 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7fa fbd4 	bl	80021b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2224      	movs	r2, #36	; 0x24
 8007a0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f022 0201 	bic.w	r2, r2, #1
 8007a1e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 fc4b 	bl	80082bc <UART_SetConfig>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d101      	bne.n	8007a30 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e022      	b.n	8007a76 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 feb3 	bl	80087a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a4c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	689a      	ldr	r2, [r3, #8]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a5c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f042 0201 	orr.w	r2, r2, #1
 8007a6c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 ff39 	bl	80088e6 <UART_CheckIdleState>
 8007a74:	4603      	mov	r3, r0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3708      	adds	r7, #8
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
	...

08007a80 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b08a      	sub	sp, #40	; 0x28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a94:	2b20      	cmp	r3, #32
 8007a96:	d142      	bne.n	8007b1e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <HAL_UART_Receive_IT+0x24>
 8007a9e:	88fb      	ldrh	r3, [r7, #6]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d101      	bne.n	8007aa8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e03b      	b.n	8007b20 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_UART_Receive_IT+0x36>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e034      	b.n	8007b20 <HAL_UART_Receive_IT+0xa0>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a17      	ldr	r2, [pc, #92]	; (8007b28 <HAL_UART_Receive_IT+0xa8>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d01f      	beq.n	8007b0e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d018      	beq.n	8007b0e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	e853 3f00 	ldrex	r3, [r3]
 8007ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007af0:	627b      	str	r3, [r7, #36]	; 0x24
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	461a      	mov	r2, r3
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	623b      	str	r3, [r7, #32]
 8007afc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afe:	69f9      	ldr	r1, [r7, #28]
 8007b00:	6a3a      	ldr	r2, [r7, #32]
 8007b02:	e841 2300 	strex	r3, r2, [r1]
 8007b06:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1e6      	bne.n	8007adc <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007b0e:	88fb      	ldrh	r3, [r7, #6]
 8007b10:	461a      	mov	r2, r3
 8007b12:	68b9      	ldr	r1, [r7, #8]
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 fff9 	bl	8008b0c <UART_Start_Receive_IT>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	e000      	b.n	8007b20 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007b1e:	2302      	movs	r3, #2
  }
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3728      	adds	r7, #40	; 0x28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	40008000 	.word	0x40008000

08007b2c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b08a      	sub	sp, #40	; 0x28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4613      	mov	r3, r2
 8007b38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b40:	2b20      	cmp	r3, #32
 8007b42:	d17a      	bne.n	8007c3a <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <HAL_UART_Transmit_DMA+0x24>
 8007b4a:	88fb      	ldrh	r3, [r7, #6]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e073      	b.n	8007c3c <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d101      	bne.n	8007b62 <HAL_UART_Transmit_DMA+0x36>
 8007b5e:	2302      	movs	r3, #2
 8007b60:	e06c      	b.n	8007c3c <HAL_UART_Transmit_DMA+0x110>
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2201      	movs	r2, #1
 8007b66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	88fa      	ldrh	r2, [r7, #6]
 8007b74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	88fa      	ldrh	r2, [r7, #6]
 8007b7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2221      	movs	r2, #33	; 0x21
 8007b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d02c      	beq.n	8007bf2 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b9c:	4a29      	ldr	r2, [pc, #164]	; (8007c44 <HAL_UART_Transmit_DMA+0x118>)
 8007b9e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ba4:	4a28      	ldr	r2, [pc, #160]	; (8007c48 <HAL_UART_Transmit_DMA+0x11c>)
 8007ba6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bac:	4a27      	ldr	r2, [pc, #156]	; (8007c4c <HAL_UART_Transmit_DMA+0x120>)
 8007bae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	3328      	adds	r3, #40	; 0x28
 8007bc8:	461a      	mov	r2, r3
 8007bca:	88fb      	ldrh	r3, [r7, #6]
 8007bcc:	f7fc f924 	bl	8003e18 <HAL_DMA_Start_IT>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00d      	beq.n	8007bf2 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2210      	movs	r2, #16
 8007bda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2220      	movs	r2, #32
 8007bea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e024      	b.n	8007c3c <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2240      	movs	r2, #64	; 0x40
 8007bf8:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3308      	adds	r3, #8
 8007c08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	e853 3f00 	ldrex	r3, [r3]
 8007c10:	613b      	str	r3, [r7, #16]
   return(result);
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c18:	627b      	str	r3, [r7, #36]	; 0x24
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3308      	adds	r3, #8
 8007c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c22:	623a      	str	r2, [r7, #32]
 8007c24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c26:	69f9      	ldr	r1, [r7, #28]
 8007c28:	6a3a      	ldr	r2, [r7, #32]
 8007c2a:	e841 2300 	strex	r3, r2, [r1]
 8007c2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1e5      	bne.n	8007c02 <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	e000      	b.n	8007c3c <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8007c3a:	2302      	movs	r3, #2
  }
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3728      	adds	r7, #40	; 0x28
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	08008e5b 	.word	0x08008e5b
 8007c48:	08008ef5 	.word	0x08008ef5
 8007c4c:	08008f11 	.word	0x08008f11

08007c50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b0ba      	sub	sp, #232	; 0xe8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c76:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007c7a:	f640 030f 	movw	r3, #2063	; 0x80f
 8007c7e:	4013      	ands	r3, r2
 8007c80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007c84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d11b      	bne.n	8007cc4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c90:	f003 0320 	and.w	r3, r3, #32
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d015      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c9c:	f003 0320 	and.w	r3, r3, #32
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d105      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007ca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d009      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	f000 82d6 	beq.w	8008266 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	4798      	blx	r3
      }
      return;
 8007cc2:	e2d0      	b.n	8008266 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007cc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 811f 	beq.w	8007f0c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007cce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007cd2:	4b8b      	ldr	r3, [pc, #556]	; (8007f00 <HAL_UART_IRQHandler+0x2b0>)
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d106      	bne.n	8007ce8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007cda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007cde:	4b89      	ldr	r3, [pc, #548]	; (8007f04 <HAL_UART_IRQHandler+0x2b4>)
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 8112 	beq.w	8007f0c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d011      	beq.n	8007d18 <HAL_UART_IRQHandler+0xc8>
 8007cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00b      	beq.n	8007d18 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2201      	movs	r2, #1
 8007d06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d0e:	f043 0201 	orr.w	r2, r3, #1
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d011      	beq.n	8007d48 <HAL_UART_IRQHandler+0xf8>
 8007d24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2202      	movs	r2, #2
 8007d36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d3e:	f043 0204 	orr.w	r2, r3, #4
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d4c:	f003 0304 	and.w	r3, r3, #4
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d011      	beq.n	8007d78 <HAL_UART_IRQHandler+0x128>
 8007d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00b      	beq.n	8007d78 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2204      	movs	r2, #4
 8007d66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d6e:	f043 0202 	orr.w	r2, r3, #2
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d7c:	f003 0308 	and.w	r3, r3, #8
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d017      	beq.n	8007db4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d88:	f003 0320 	and.w	r3, r3, #32
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d105      	bne.n	8007d9c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007d90:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007d94:	4b5a      	ldr	r3, [pc, #360]	; (8007f00 <HAL_UART_IRQHandler+0x2b0>)
 8007d96:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2208      	movs	r2, #8
 8007da2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007daa:	f043 0208 	orr.w	r2, r3, #8
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d012      	beq.n	8007de6 <HAL_UART_IRQHandler+0x196>
 8007dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00c      	beq.n	8007de6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007dd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ddc:	f043 0220 	orr.w	r2, r3, #32
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 823c 	beq.w	800826a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df6:	f003 0320 	and.w	r3, r3, #32
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d013      	beq.n	8007e26 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d105      	bne.n	8007e16 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e2c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e3a:	2b40      	cmp	r3, #64	; 0x40
 8007e3c:	d005      	beq.n	8007e4a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e42:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d04f      	beq.n	8007eea <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 ffa0 	bl	8008d90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5a:	2b40      	cmp	r3, #64	; 0x40
 8007e5c:	d141      	bne.n	8007ee2 <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3308      	adds	r3, #8
 8007e64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007e74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	3308      	adds	r3, #8
 8007e86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007e8a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007e96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007e9a:	e841 2300 	strex	r3, r2, [r1]
 8007e9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007ea2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1d9      	bne.n	8007e5e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d013      	beq.n	8007eda <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007eb6:	4a14      	ldr	r2, [pc, #80]	; (8007f08 <HAL_UART_IRQHandler+0x2b8>)
 8007eb8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fc f886 	bl	8003fd0 <HAL_DMA_Abort_IT>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d017      	beq.n	8007efa <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed8:	e00f      	b.n	8007efa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f9d9 	bl	8008292 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee0:	e00b      	b.n	8007efa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 f9d5 	bl	8008292 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee8:	e007      	b.n	8007efa <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 f9d1 	bl	8008292 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007ef8:	e1b7      	b.n	800826a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007efa:	bf00      	nop
    return;
 8007efc:	e1b5      	b.n	800826a <HAL_UART_IRQHandler+0x61a>
 8007efe:	bf00      	nop
 8007f00:	10000001 	.word	0x10000001
 8007f04:	04000120 	.word	0x04000120
 8007f08:	08008f91 	.word	0x08008f91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	f040 814a 	bne.w	80081aa <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f1a:	f003 0310 	and.w	r3, r3, #16
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f000 8143 	beq.w	80081aa <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f28:	f003 0310 	and.w	r3, r3, #16
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 813c 	beq.w	80081aa <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2210      	movs	r2, #16
 8007f38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f44:	2b40      	cmp	r3, #64	; 0x40
 8007f46:	f040 80b5 	bne.w	80080b4 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8007f56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f000 8187 	beq.w	800826e <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	f080 817f 	bcs.w	800826e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f76:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 0320 	and.w	r3, r3, #32
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	f040 8086 	bne.w	8008098 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f98:	e853 3f00 	ldrex	r3, [r3]
 8007f9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007fa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fa8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007fb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007fba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007fc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007fc6:	e841 2300 	strex	r3, r2, [r1]
 8007fca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007fce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1da      	bne.n	8007f8c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3308      	adds	r3, #8
 8007fdc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007fe6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fe8:	f023 0301 	bic.w	r3, r3, #1
 8007fec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	3308      	adds	r3, #8
 8007ff6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ffa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ffe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008000:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008002:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008006:	e841 2300 	strex	r3, r2, [r1]
 800800a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800800c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1e1      	bne.n	8007fd6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800801c:	e853 3f00 	ldrex	r3, [r3]
 8008020:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008028:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	3308      	adds	r3, #8
 8008032:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008036:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008038:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800803c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800803e:	e841 2300 	strex	r3, r2, [r1]
 8008042:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008044:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1e3      	bne.n	8008012 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008066:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008068:	f023 0310 	bic.w	r3, r3, #16
 800806c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	461a      	mov	r2, r3
 8008076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800807a:	65bb      	str	r3, [r7, #88]	; 0x58
 800807c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008080:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008082:	e841 2300 	strex	r3, r2, [r1]
 8008086:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1e4      	bne.n	8008058 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008092:	4618      	mov	r0, r3
 8008094:	f7fb ff3e 	bl	8003f14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	4619      	mov	r1, r3
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 f8f9 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80080b2:	e0dc      	b.n	800826e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	1ad3      	subs	r3, r2, r3
 80080c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f000 80ce 	beq.w	8008272 <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80080d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f000 80c9 	beq.w	8008272 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e8:	e853 3f00 	ldrex	r3, [r3]
 80080ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	461a      	mov	r2, r3
 80080fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008102:	647b      	str	r3, [r7, #68]	; 0x44
 8008104:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008106:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008108:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800810a:	e841 2300 	strex	r3, r2, [r1]
 800810e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1e4      	bne.n	80080e0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3308      	adds	r3, #8
 800811c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	e853 3f00 	ldrex	r3, [r3]
 8008124:	623b      	str	r3, [r7, #32]
   return(result);
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800812c:	f023 0301 	bic.w	r3, r3, #1
 8008130:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3308      	adds	r3, #8
 800813a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800813e:	633a      	str	r2, [r7, #48]	; 0x30
 8008140:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008142:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008146:	e841 2300 	strex	r3, r2, [r1]
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814e:	2b00      	cmp	r3, #0
 8008150:	d1e1      	bne.n	8008116 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2220      	movs	r2, #32
 8008156:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	60fb      	str	r3, [r7, #12]
   return(result);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f023 0310 	bic.w	r3, r3, #16
 800817a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008188:	61fb      	str	r3, [r7, #28]
 800818a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	69b9      	ldr	r1, [r7, #24]
 800818e:	69fa      	ldr	r2, [r7, #28]
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	617b      	str	r3, [r7, #20]
   return(result);
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e4      	bne.n	8008166 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800819c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081a0:	4619      	mov	r1, r3
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f87e 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80081a8:	e063      	b.n	8008272 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80081aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00e      	beq.n	80081d4 <HAL_UART_IRQHandler+0x584>
 80081b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d008      	beq.n	80081d4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80081ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f001 fb7d 	bl	80098cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081d2:	e051      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80081d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d014      	beq.n	800820a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80081e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d105      	bne.n	80081f8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80081ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d008      	beq.n	800820a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d03a      	beq.n	8008276 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	4798      	blx	r3
    }
    return;
 8008208:	e035      	b.n	8008276 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800820a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008212:	2b00      	cmp	r3, #0
 8008214:	d009      	beq.n	800822a <HAL_UART_IRQHandler+0x5da>
 8008216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800821a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 feca 	bl	8008fbc <UART_EndTransmit_IT>
    return;
 8008228:	e026      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800822a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800822e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d009      	beq.n	800824a <HAL_UART_IRQHandler+0x5fa>
 8008236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800823a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800823e:	2b00      	cmp	r3, #0
 8008240:	d003      	beq.n	800824a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f001 fb54 	bl	80098f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008248:	e016      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800824a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d010      	beq.n	8008278 <HAL_UART_IRQHandler+0x628>
 8008256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800825a:	2b00      	cmp	r3, #0
 800825c:	da0c      	bge.n	8008278 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f001 fb3d 	bl	80098de <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008264:	e008      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
      return;
 8008266:	bf00      	nop
 8008268:	e006      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
    return;
 800826a:	bf00      	nop
 800826c:	e004      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
      return;
 800826e:	bf00      	nop
 8008270:	e002      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
      return;
 8008272:	bf00      	nop
 8008274:	e000      	b.n	8008278 <HAL_UART_IRQHandler+0x628>
    return;
 8008276:	bf00      	nop
  }
}
 8008278:	37e8      	adds	r7, #232	; 0xe8
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop

08008280 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr

08008292 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	bc80      	pop	{r7}
 80082a2:	4770      	bx	lr

080082a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	460b      	mov	r3, r1
 80082ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bc80      	pop	{r7}
 80082b8:	4770      	bx	lr
	...

080082bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082c0:	b08c      	sub	sp, #48	; 0x30
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082c6:	2300      	movs	r3, #0
 80082c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	689a      	ldr	r2, [r3, #8]
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	431a      	orrs	r2, r3
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	431a      	orrs	r2, r3
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	69db      	ldr	r3, [r3, #28]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	4b94      	ldr	r3, [pc, #592]	; (800853c <UART_SetConfig+0x280>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	697a      	ldr	r2, [r7, #20]
 80082f0:	6812      	ldr	r2, [r2, #0]
 80082f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082f4:	430b      	orrs	r3, r1
 80082f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a89      	ldr	r2, [pc, #548]	; (8008540 <UART_SetConfig+0x284>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d004      	beq.n	8008328 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008324:	4313      	orrs	r3, r2
 8008326:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008332:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	6812      	ldr	r2, [r2, #0]
 800833a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800833c:	430b      	orrs	r3, r1
 800833e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008346:	f023 010f 	bic.w	r1, r3, #15
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a7a      	ldr	r2, [pc, #488]	; (8008544 <UART_SetConfig+0x288>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d127      	bne.n	80083b0 <UART_SetConfig+0xf4>
 8008360:	2003      	movs	r0, #3
 8008362:	f7ff fb1b 	bl	800799c <LL_RCC_GetUSARTClockSource>
 8008366:	4603      	mov	r3, r0
 8008368:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800836c:	2b03      	cmp	r3, #3
 800836e:	d81b      	bhi.n	80083a8 <UART_SetConfig+0xec>
 8008370:	a201      	add	r2, pc, #4	; (adr r2, 8008378 <UART_SetConfig+0xbc>)
 8008372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008376:	bf00      	nop
 8008378:	08008389 	.word	0x08008389
 800837c:	08008399 	.word	0x08008399
 8008380:	08008391 	.word	0x08008391
 8008384:	080083a1 	.word	0x080083a1
 8008388:	2301      	movs	r3, #1
 800838a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800838e:	e080      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008390:	2302      	movs	r3, #2
 8008392:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008396:	e07c      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008398:	2304      	movs	r3, #4
 800839a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800839e:	e078      	b.n	8008492 <UART_SetConfig+0x1d6>
 80083a0:	2308      	movs	r3, #8
 80083a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80083a6:	e074      	b.n	8008492 <UART_SetConfig+0x1d6>
 80083a8:	2310      	movs	r3, #16
 80083aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80083ae:	e070      	b.n	8008492 <UART_SetConfig+0x1d6>
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a64      	ldr	r2, [pc, #400]	; (8008548 <UART_SetConfig+0x28c>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d138      	bne.n	800842c <UART_SetConfig+0x170>
 80083ba:	200c      	movs	r0, #12
 80083bc:	f7ff faee 	bl	800799c <LL_RCC_GetUSARTClockSource>
 80083c0:	4603      	mov	r3, r0
 80083c2:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80083c6:	2b0c      	cmp	r3, #12
 80083c8:	d82c      	bhi.n	8008424 <UART_SetConfig+0x168>
 80083ca:	a201      	add	r2, pc, #4	; (adr r2, 80083d0 <UART_SetConfig+0x114>)
 80083cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d0:	08008405 	.word	0x08008405
 80083d4:	08008425 	.word	0x08008425
 80083d8:	08008425 	.word	0x08008425
 80083dc:	08008425 	.word	0x08008425
 80083e0:	08008415 	.word	0x08008415
 80083e4:	08008425 	.word	0x08008425
 80083e8:	08008425 	.word	0x08008425
 80083ec:	08008425 	.word	0x08008425
 80083f0:	0800840d 	.word	0x0800840d
 80083f4:	08008425 	.word	0x08008425
 80083f8:	08008425 	.word	0x08008425
 80083fc:	08008425 	.word	0x08008425
 8008400:	0800841d 	.word	0x0800841d
 8008404:	2300      	movs	r3, #0
 8008406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800840a:	e042      	b.n	8008492 <UART_SetConfig+0x1d6>
 800840c:	2302      	movs	r3, #2
 800840e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008412:	e03e      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008414:	2304      	movs	r3, #4
 8008416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800841a:	e03a      	b.n	8008492 <UART_SetConfig+0x1d6>
 800841c:	2308      	movs	r3, #8
 800841e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008422:	e036      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008424:	2310      	movs	r3, #16
 8008426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800842a:	e032      	b.n	8008492 <UART_SetConfig+0x1d6>
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a43      	ldr	r2, [pc, #268]	; (8008540 <UART_SetConfig+0x284>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d12a      	bne.n	800848c <UART_SetConfig+0x1d0>
 8008436:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800843a:	f7ff fac1 	bl	80079c0 <LL_RCC_GetLPUARTClockSource>
 800843e:	4603      	mov	r3, r0
 8008440:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008444:	d01a      	beq.n	800847c <UART_SetConfig+0x1c0>
 8008446:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800844a:	d81b      	bhi.n	8008484 <UART_SetConfig+0x1c8>
 800844c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008450:	d00c      	beq.n	800846c <UART_SetConfig+0x1b0>
 8008452:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008456:	d815      	bhi.n	8008484 <UART_SetConfig+0x1c8>
 8008458:	2b00      	cmp	r3, #0
 800845a:	d003      	beq.n	8008464 <UART_SetConfig+0x1a8>
 800845c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008460:	d008      	beq.n	8008474 <UART_SetConfig+0x1b8>
 8008462:	e00f      	b.n	8008484 <UART_SetConfig+0x1c8>
 8008464:	2300      	movs	r3, #0
 8008466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800846a:	e012      	b.n	8008492 <UART_SetConfig+0x1d6>
 800846c:	2302      	movs	r3, #2
 800846e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008472:	e00e      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008474:	2304      	movs	r3, #4
 8008476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800847a:	e00a      	b.n	8008492 <UART_SetConfig+0x1d6>
 800847c:	2308      	movs	r3, #8
 800847e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008482:	e006      	b.n	8008492 <UART_SetConfig+0x1d6>
 8008484:	2310      	movs	r3, #16
 8008486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800848a:	e002      	b.n	8008492 <UART_SetConfig+0x1d6>
 800848c:	2310      	movs	r3, #16
 800848e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a2a      	ldr	r2, [pc, #168]	; (8008540 <UART_SetConfig+0x284>)
 8008498:	4293      	cmp	r3, r2
 800849a:	f040 80a4 	bne.w	80085e6 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800849e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80084a2:	2b08      	cmp	r3, #8
 80084a4:	d823      	bhi.n	80084ee <UART_SetConfig+0x232>
 80084a6:	a201      	add	r2, pc, #4	; (adr r2, 80084ac <UART_SetConfig+0x1f0>)
 80084a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ac:	080084d1 	.word	0x080084d1
 80084b0:	080084ef 	.word	0x080084ef
 80084b4:	080084d9 	.word	0x080084d9
 80084b8:	080084ef 	.word	0x080084ef
 80084bc:	080084df 	.word	0x080084df
 80084c0:	080084ef 	.word	0x080084ef
 80084c4:	080084ef 	.word	0x080084ef
 80084c8:	080084ef 	.word	0x080084ef
 80084cc:	080084e7 	.word	0x080084e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084d0:	f7fd ff48 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 80084d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80084d6:	e010      	b.n	80084fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084d8:	4b1c      	ldr	r3, [pc, #112]	; (800854c <UART_SetConfig+0x290>)
 80084da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80084dc:	e00d      	b.n	80084fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084de:	f7fd fe8d 	bl	80061fc <HAL_RCC_GetSysClockFreq>
 80084e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80084e4:	e009      	b.n	80084fa <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80084ec:	e005      	b.n	80084fa <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80084f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	f000 8137 	beq.w	8008770 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008506:	4a12      	ldr	r2, [pc, #72]	; (8008550 <UART_SetConfig+0x294>)
 8008508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800850c:	461a      	mov	r2, r3
 800850e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008510:	fbb3 f3f2 	udiv	r3, r3, r2
 8008514:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	005b      	lsls	r3, r3, #1
 800851e:	4413      	add	r3, r2
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	429a      	cmp	r2, r3
 8008524:	d305      	bcc.n	8008532 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800852c:	69ba      	ldr	r2, [r7, #24]
 800852e:	429a      	cmp	r2, r3
 8008530:	d910      	bls.n	8008554 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008538:	e11a      	b.n	8008770 <UART_SetConfig+0x4b4>
 800853a:	bf00      	nop
 800853c:	cfff69f3 	.word	0xcfff69f3
 8008540:	40008000 	.word	0x40008000
 8008544:	40013800 	.word	0x40013800
 8008548:	40004400 	.word	0x40004400
 800854c:	00f42400 	.word	0x00f42400
 8008550:	0801e16c 	.word	0x0801e16c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008556:	2200      	movs	r2, #0
 8008558:	60bb      	str	r3, [r7, #8]
 800855a:	60fa      	str	r2, [r7, #12]
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008560:	4a8e      	ldr	r2, [pc, #568]	; (800879c <UART_SetConfig+0x4e0>)
 8008562:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008566:	b29b      	uxth	r3, r3
 8008568:	2200      	movs	r2, #0
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	607a      	str	r2, [r7, #4]
 800856e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008572:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008576:	f7f8 fafb 	bl	8000b70 <__aeabi_uldivmod>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	4610      	mov	r0, r2
 8008580:	4619      	mov	r1, r3
 8008582:	f04f 0200 	mov.w	r2, #0
 8008586:	f04f 0300 	mov.w	r3, #0
 800858a:	020b      	lsls	r3, r1, #8
 800858c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008590:	0202      	lsls	r2, r0, #8
 8008592:	6979      	ldr	r1, [r7, #20]
 8008594:	6849      	ldr	r1, [r1, #4]
 8008596:	0849      	lsrs	r1, r1, #1
 8008598:	2000      	movs	r0, #0
 800859a:	460c      	mov	r4, r1
 800859c:	4605      	mov	r5, r0
 800859e:	eb12 0804 	adds.w	r8, r2, r4
 80085a2:	eb43 0905 	adc.w	r9, r3, r5
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	469a      	mov	sl, r3
 80085ae:	4693      	mov	fp, r2
 80085b0:	4652      	mov	r2, sl
 80085b2:	465b      	mov	r3, fp
 80085b4:	4640      	mov	r0, r8
 80085b6:	4649      	mov	r1, r9
 80085b8:	f7f8 fada 	bl	8000b70 <__aeabi_uldivmod>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4613      	mov	r3, r2
 80085c2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085c4:	6a3b      	ldr	r3, [r7, #32]
 80085c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085ca:	d308      	bcc.n	80085de <UART_SetConfig+0x322>
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085d2:	d204      	bcs.n	80085de <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	6a3a      	ldr	r2, [r7, #32]
 80085da:	60da      	str	r2, [r3, #12]
 80085dc:	e0c8      	b.n	8008770 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80085e4:	e0c4      	b.n	8008770 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085ee:	d168      	bne.n	80086c2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80085f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80085f4:	2b08      	cmp	r3, #8
 80085f6:	d828      	bhi.n	800864a <UART_SetConfig+0x38e>
 80085f8:	a201      	add	r2, pc, #4	; (adr r2, 8008600 <UART_SetConfig+0x344>)
 80085fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fe:	bf00      	nop
 8008600:	08008625 	.word	0x08008625
 8008604:	0800862d 	.word	0x0800862d
 8008608:	08008635 	.word	0x08008635
 800860c:	0800864b 	.word	0x0800864b
 8008610:	0800863b 	.word	0x0800863b
 8008614:	0800864b 	.word	0x0800864b
 8008618:	0800864b 	.word	0x0800864b
 800861c:	0800864b 	.word	0x0800864b
 8008620:	08008643 	.word	0x08008643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008624:	f7fd fe9e 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 8008628:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800862a:	e014      	b.n	8008656 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800862c:	f7fd feac 	bl	8006388 <HAL_RCC_GetPCLK2Freq>
 8008630:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008632:	e010      	b.n	8008656 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008634:	4b5a      	ldr	r3, [pc, #360]	; (80087a0 <UART_SetConfig+0x4e4>)
 8008636:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008638:	e00d      	b.n	8008656 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800863a:	f7fd fddf 	bl	80061fc <HAL_RCC_GetSysClockFreq>
 800863e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008640:	e009      	b.n	8008656 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008646:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008648:	e005      	b.n	8008656 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800864a:	2300      	movs	r3, #0
 800864c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008654:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 8089 	beq.w	8008770 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008662:	4a4e      	ldr	r2, [pc, #312]	; (800879c <UART_SetConfig+0x4e0>)
 8008664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008668:	461a      	mov	r2, r3
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008670:	005a      	lsls	r2, r3, #1
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	085b      	lsrs	r3, r3, #1
 8008678:	441a      	add	r2, r3
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008682:	b29b      	uxth	r3, r3
 8008684:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	2b0f      	cmp	r3, #15
 800868a:	d916      	bls.n	80086ba <UART_SetConfig+0x3fe>
 800868c:	6a3b      	ldr	r3, [r7, #32]
 800868e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008692:	d212      	bcs.n	80086ba <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008694:	6a3b      	ldr	r3, [r7, #32]
 8008696:	b29b      	uxth	r3, r3
 8008698:	f023 030f 	bic.w	r3, r3, #15
 800869c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	085b      	lsrs	r3, r3, #1
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	f003 0307 	and.w	r3, r3, #7
 80086a8:	b29a      	uxth	r2, r3
 80086aa:	8bfb      	ldrh	r3, [r7, #30]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	8bfa      	ldrh	r2, [r7, #30]
 80086b6:	60da      	str	r2, [r3, #12]
 80086b8:	e05a      	b.n	8008770 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80086c0:	e056      	b.n	8008770 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80086c6:	2b08      	cmp	r3, #8
 80086c8:	d827      	bhi.n	800871a <UART_SetConfig+0x45e>
 80086ca:	a201      	add	r2, pc, #4	; (adr r2, 80086d0 <UART_SetConfig+0x414>)
 80086cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d0:	080086f5 	.word	0x080086f5
 80086d4:	080086fd 	.word	0x080086fd
 80086d8:	08008705 	.word	0x08008705
 80086dc:	0800871b 	.word	0x0800871b
 80086e0:	0800870b 	.word	0x0800870b
 80086e4:	0800871b 	.word	0x0800871b
 80086e8:	0800871b 	.word	0x0800871b
 80086ec:	0800871b 	.word	0x0800871b
 80086f0:	08008713 	.word	0x08008713
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086f4:	f7fd fe36 	bl	8006364 <HAL_RCC_GetPCLK1Freq>
 80086f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80086fa:	e014      	b.n	8008726 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086fc:	f7fd fe44 	bl	8006388 <HAL_RCC_GetPCLK2Freq>
 8008700:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008702:	e010      	b.n	8008726 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008704:	4b26      	ldr	r3, [pc, #152]	; (80087a0 <UART_SetConfig+0x4e4>)
 8008706:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008708:	e00d      	b.n	8008726 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800870a:	f7fd fd77 	bl	80061fc <HAL_RCC_GetSysClockFreq>
 800870e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008710:	e009      	b.n	8008726 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008716:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008718:	e005      	b.n	8008726 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800871a:	2300      	movs	r3, #0
 800871c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008724:	bf00      	nop
    }

    if (pclk != 0U)
 8008726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008728:	2b00      	cmp	r3, #0
 800872a:	d021      	beq.n	8008770 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008730:	4a1a      	ldr	r2, [pc, #104]	; (800879c <UART_SetConfig+0x4e0>)
 8008732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008736:	461a      	mov	r2, r3
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	fbb3 f2f2 	udiv	r2, r3, r2
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	085b      	lsrs	r3, r3, #1
 8008744:	441a      	add	r2, r3
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	fbb2 f3f3 	udiv	r3, r2, r3
 800874e:	b29b      	uxth	r3, r3
 8008750:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008752:	6a3b      	ldr	r3, [r7, #32]
 8008754:	2b0f      	cmp	r3, #15
 8008756:	d908      	bls.n	800876a <UART_SetConfig+0x4ae>
 8008758:	6a3b      	ldr	r3, [r7, #32]
 800875a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800875e:	d204      	bcs.n	800876a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6a3a      	ldr	r2, [r7, #32]
 8008766:	60da      	str	r2, [r3, #12]
 8008768:	e002      	b.n	8008770 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	2201      	movs	r2, #1
 8008774:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	2201      	movs	r2, #1
 800877c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	2200      	movs	r2, #0
 8008784:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2200      	movs	r2, #0
 800878a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800878c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008790:	4618      	mov	r0, r3
 8008792:	3730      	adds	r7, #48	; 0x30
 8008794:	46bd      	mov	sp, r7
 8008796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800879a:	bf00      	nop
 800879c:	0801e16c 	.word	0x0801e16c
 80087a0:	00f42400 	.word	0x00f42400

080087a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00a      	beq.n	80087ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00a      	beq.n	80087f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	430a      	orrs	r2, r1
 80087ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00a      	beq.n	8008812 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008816:	f003 0308 	and.w	r3, r3, #8
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00a      	beq.n	8008834 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	430a      	orrs	r2, r1
 8008832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008838:	f003 0310 	and.w	r3, r3, #16
 800883c:	2b00      	cmp	r3, #0
 800883e:	d00a      	beq.n	8008856 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	430a      	orrs	r2, r1
 8008876:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800887c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008880:	2b00      	cmp	r3, #0
 8008882:	d01a      	beq.n	80088ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800889e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088a2:	d10a      	bne.n	80088ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	430a      	orrs	r2, r1
 80088b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d00a      	beq.n	80088dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	430a      	orrs	r2, r1
 80088da:	605a      	str	r2, [r3, #4]
  }
}
 80088dc:	bf00      	nop
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bc80      	pop	{r7}
 80088e4:	4770      	bx	lr

080088e6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b086      	sub	sp, #24
 80088ea:	af02      	add	r7, sp, #8
 80088ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088f6:	f7f9 f94f 	bl	8001b98 <HAL_GetTick>
 80088fa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 0308 	and.w	r3, r3, #8
 8008906:	2b08      	cmp	r3, #8
 8008908:	d10e      	bne.n	8008928 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800890a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f82f 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d001      	beq.n	8008928 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e025      	b.n	8008974 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0304 	and.w	r3, r3, #4
 8008932:	2b04      	cmp	r3, #4
 8008934:	d10e      	bne.n	8008954 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008936:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 f819 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d001      	beq.n	8008954 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e00f      	b.n	8008974 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2220      	movs	r2, #32
 8008958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2220      	movs	r2, #32
 8008960:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b09c      	sub	sp, #112	; 0x70
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	4613      	mov	r3, r2
 800898a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800898c:	e0a9      	b.n	8008ae2 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800898e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008994:	f000 80a5 	beq.w	8008ae2 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008998:	f7f9 f8fe 	bl	8001b98 <HAL_GetTick>
 800899c:	4602      	mov	r2, r0
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	1ad3      	subs	r3, r2, r3
 80089a2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d302      	bcc.n	80089ae <UART_WaitOnFlagUntilTimeout+0x32>
 80089a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d140      	bne.n	8008a30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089b6:	e853 3f00 	ldrex	r3, [r3]
 80089ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80089bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80089c2:	667b      	str	r3, [r7, #100]	; 0x64
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	461a      	mov	r2, r3
 80089ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80089ce:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80089d2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80089d4:	e841 2300 	strex	r3, r2, [r1]
 80089d8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80089da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1e6      	bne.n	80089ae <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	3308      	adds	r3, #8
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f2:	f023 0301 	bic.w	r3, r3, #1
 80089f6:	663b      	str	r3, [r7, #96]	; 0x60
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3308      	adds	r3, #8
 80089fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008a00:	64ba      	str	r2, [r7, #72]	; 0x48
 8008a02:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008a06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008a0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e5      	bne.n	80089e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2220      	movs	r2, #32
 8008a18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e069      	b.n	8008b04 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0304 	and.w	r3, r3, #4
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d051      	beq.n	8008ae2 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	69db      	ldr	r3, [r3, #28]
 8008a44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a4c:	d149      	bne.n	8008ae2 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a76:	637b      	str	r3, [r7, #52]	; 0x34
 8008a78:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e6      	bne.n	8008a58 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	3308      	adds	r3, #8
 8008a90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	e853 3f00 	ldrex	r3, [r3]
 8008a98:	613b      	str	r3, [r7, #16]
   return(result);
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f023 0301 	bic.w	r3, r3, #1
 8008aa0:	66bb      	str	r3, [r7, #104]	; 0x68
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008aaa:	623a      	str	r2, [r7, #32]
 8008aac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	69f9      	ldr	r1, [r7, #28]
 8008ab0:	6a3a      	ldr	r2, [r7, #32]
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e5      	bne.n	8008a8a <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2220      	movs	r2, #32
 8008ad2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	e010      	b.n	8008b04 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	69da      	ldr	r2, [r3, #28]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	4013      	ands	r3, r2
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	429a      	cmp	r2, r3
 8008af0:	bf0c      	ite	eq
 8008af2:	2301      	moveq	r3, #1
 8008af4:	2300      	movne	r3, #0
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	461a      	mov	r2, r3
 8008afa:	79fb      	ldrb	r3, [r7, #7]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	f43f af46 	beq.w	800898e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3770      	adds	r7, #112	; 0x70
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b09d      	sub	sp, #116	; 0x74
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	4613      	mov	r3, r2
 8008b18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	88fa      	ldrh	r2, [r7, #6]
 8008b24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	88fa      	ldrh	r2, [r7, #6]
 8008b2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b3e:	d10e      	bne.n	8008b5e <UART_Start_Receive_IT+0x52>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d105      	bne.n	8008b54 <UART_Start_Receive_IT+0x48>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008b4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008b52:	e02d      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	22ff      	movs	r2, #255	; 0xff
 8008b58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008b5c:	e028      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d10d      	bne.n	8008b82 <UART_Start_Receive_IT+0x76>
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d104      	bne.n	8008b78 <UART_Start_Receive_IT+0x6c>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	22ff      	movs	r2, #255	; 0xff
 8008b72:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008b76:	e01b      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	227f      	movs	r2, #127	; 0x7f
 8008b7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008b80:	e016      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b8a:	d10d      	bne.n	8008ba8 <UART_Start_Receive_IT+0x9c>
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	691b      	ldr	r3, [r3, #16]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d104      	bne.n	8008b9e <UART_Start_Receive_IT+0x92>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	227f      	movs	r2, #127	; 0x7f
 8008b98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008b9c:	e008      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	223f      	movs	r2, #63	; 0x3f
 8008ba2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008ba6:	e003      	b.n	8008bb0 <UART_Start_Receive_IT+0xa4>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2222      	movs	r2, #34	; 0x22
 8008bbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3308      	adds	r3, #8
 8008bc6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bca:	e853 3f00 	ldrex	r3, [r3]
 8008bce:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bd2:	f043 0301 	orr.w	r3, r3, #1
 8008bd6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3308      	adds	r3, #8
 8008bde:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008be0:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008be2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008be6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008be8:	e841 2300 	strex	r3, r2, [r1]
 8008bec:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008bee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1e5      	bne.n	8008bc0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008bfc:	d14d      	bne.n	8008c9a <UART_Start_Receive_IT+0x18e>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008c04:	88fa      	ldrh	r2, [r7, #6]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d347      	bcc.n	8008c9a <UART_Start_Receive_IT+0x18e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c12:	d107      	bne.n	8008c24 <UART_Start_Receive_IT+0x118>
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d103      	bne.n	8008c24 <UART_Start_Receive_IT+0x118>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4a38      	ldr	r2, [pc, #224]	; (8008d00 <UART_Start_Receive_IT+0x1f4>)
 8008c20:	671a      	str	r2, [r3, #112]	; 0x70
 8008c22:	e002      	b.n	8008c2a <UART_Start_Receive_IT+0x11e>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	4a37      	ldr	r2, [pc, #220]	; (8008d04 <UART_Start_Receive_IT+0x1f8>)
 8008c28:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c46:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c50:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c52:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008c56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c58:	e841 2300 	strex	r3, r2, [r1]
 8008c5c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008c5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1e6      	bne.n	8008c32 <UART_Start_Receive_IT+0x126>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c7a:	667b      	str	r3, [r7, #100]	; 0x64
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3308      	adds	r3, #8
 8008c82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008c84:	637a      	str	r2, [r7, #52]	; 0x34
 8008c86:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e5      	bne.n	8008c64 <UART_Start_Receive_IT+0x158>
 8008c98:	e02c      	b.n	8008cf4 <UART_Start_Receive_IT+0x1e8>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ca2:	d107      	bne.n	8008cb4 <UART_Start_Receive_IT+0x1a8>
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d103      	bne.n	8008cb4 <UART_Start_Receive_IT+0x1a8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	4a16      	ldr	r2, [pc, #88]	; (8008d08 <UART_Start_Receive_IT+0x1fc>)
 8008cb0:	671a      	str	r2, [r3, #112]	; 0x70
 8008cb2:	e002      	b.n	8008cba <UART_Start_Receive_IT+0x1ae>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4a15      	ldr	r2, [pc, #84]	; (8008d0c <UART_Start_Receive_IT+0x200>)
 8008cb8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	e853 3f00 	ldrex	r3, [r3]
 8008cce:	613b      	str	r3, [r7, #16]
   return(result);
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008cd6:	663b      	str	r3, [r7, #96]	; 0x60
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	461a      	mov	r2, r3
 8008cde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008ce0:	623b      	str	r3, [r7, #32]
 8008ce2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce4:	69f9      	ldr	r1, [r7, #28]
 8008ce6:	6a3a      	ldr	r2, [r7, #32]
 8008ce8:	e841 2300 	strex	r3, r2, [r1]
 8008cec:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d1e6      	bne.n	8008cc2 <UART_Start_Receive_IT+0x1b6>
  }
  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3774      	adds	r7, #116	; 0x74
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bc80      	pop	{r7}
 8008cfe:	4770      	bx	lr
 8008d00:	080095cd 	.word	0x080095cd
 8008d04:	080092d5 	.word	0x080092d5
 8008d08:	08009173 	.word	0x08009173
 8008d0c:	08009013 	.word	0x08009013

08008d10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b08f      	sub	sp, #60	; 0x3c
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1e:	6a3b      	ldr	r3, [r7, #32]
 8008d20:	e853 3f00 	ldrex	r3, [r3]
 8008d24:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	461a      	mov	r2, r3
 8008d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d38:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d3e:	e841 2300 	strex	r3, r2, [r1]
 8008d42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d1e6      	bne.n	8008d18 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	3308      	adds	r3, #8
 8008d50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	e853 3f00 	ldrex	r3, [r3]
 8008d58:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008d60:	633b      	str	r3, [r7, #48]	; 0x30
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3308      	adds	r3, #8
 8008d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d6a:	61ba      	str	r2, [r7, #24]
 8008d6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6e:	6979      	ldr	r1, [r7, #20]
 8008d70:	69ba      	ldr	r2, [r7, #24]
 8008d72:	e841 2300 	strex	r3, r2, [r1]
 8008d76:	613b      	str	r3, [r7, #16]
   return(result);
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1e5      	bne.n	8008d4a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2220      	movs	r2, #32
 8008d82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8008d86:	bf00      	nop
 8008d88:	373c      	adds	r7, #60	; 0x3c
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bc80      	pop	{r7}
 8008d8e:	4770      	bx	lr

08008d90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b095      	sub	sp, #84	; 0x54
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008da0:	e853 3f00 	ldrex	r3, [r3]
 8008da4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008dac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	461a      	mov	r2, r3
 8008db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db6:	643b      	str	r3, [r7, #64]	; 0x40
 8008db8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008dbc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008dbe:	e841 2300 	strex	r3, r2, [r1]
 8008dc2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d1e6      	bne.n	8008d98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	3308      	adds	r3, #8
 8008dd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd2:	6a3b      	ldr	r3, [r7, #32]
 8008dd4:	e853 3f00 	ldrex	r3, [r3]
 8008dd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dda:	69fb      	ldr	r3, [r7, #28]
 8008ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008de0:	f023 0301 	bic.w	r3, r3, #1
 8008de4:	64bb      	str	r3, [r7, #72]	; 0x48
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3308      	adds	r3, #8
 8008dec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008df0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008df4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008df6:	e841 2300 	strex	r3, r2, [r1]
 8008dfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1e3      	bne.n	8008dca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d118      	bne.n	8008e3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	e853 3f00 	ldrex	r3, [r3]
 8008e16:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f023 0310 	bic.w	r3, r3, #16
 8008e1e:	647b      	str	r3, [r7, #68]	; 0x44
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	461a      	mov	r2, r3
 8008e26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e28:	61bb      	str	r3, [r7, #24]
 8008e2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2c:	6979      	ldr	r1, [r7, #20]
 8008e2e:	69ba      	ldr	r2, [r7, #24]
 8008e30:	e841 2300 	strex	r3, r2, [r1]
 8008e34:	613b      	str	r3, [r7, #16]
   return(result);
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1e6      	bne.n	8008e0a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008e50:	bf00      	nop
 8008e52:	3754      	adds	r7, #84	; 0x54
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bc80      	pop	{r7}
 8008e58:	4770      	bx	lr

08008e5a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b090      	sub	sp, #64	; 0x40
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e66:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 0320 	and.w	r3, r3, #32
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d137      	bne.n	8008ee6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3308      	adds	r3, #8
 8008e84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8008e8e:	6a3b      	ldr	r3, [r7, #32]
 8008e90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e94:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3308      	adds	r3, #8
 8008e9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e9e:	633a      	str	r2, [r7, #48]	; 0x30
 8008ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ea6:	e841 2300 	strex	r3, r2, [r1]
 8008eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1e5      	bne.n	8008e7e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	e853 3f00 	ldrex	r3, [r3]
 8008ebe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ec6:	637b      	str	r3, [r7, #52]	; 0x34
 8008ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	461a      	mov	r2, r3
 8008ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ed0:	61fb      	str	r3, [r7, #28]
 8008ed2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed4:	69b9      	ldr	r1, [r7, #24]
 8008ed6:	69fa      	ldr	r2, [r7, #28]
 8008ed8:	e841 2300 	strex	r3, r2, [r1]
 8008edc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d1e6      	bne.n	8008eb2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ee4:	e002      	b.n	8008eec <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008ee6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008ee8:	f7f9 fb32 	bl	8002550 <HAL_UART_TxCpltCallback>
}
 8008eec:	bf00      	nop
 8008eee:	3740      	adds	r7, #64	; 0x40
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f7ff f9bc 	bl	8008280 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f08:	bf00      	nop
 8008f0a:	3710      	adds	r7, #16
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}

08008f10 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b086      	sub	sp, #24
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f24:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f2c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f38:	2b80      	cmp	r3, #128	; 0x80
 8008f3a:	d109      	bne.n	8008f50 <UART_DMAError+0x40>
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	2b21      	cmp	r3, #33	; 0x21
 8008f40:	d106      	bne.n	8008f50 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008f4a:	6978      	ldr	r0, [r7, #20]
 8008f4c:	f7ff fee0 	bl	8008d10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f5a:	2b40      	cmp	r3, #64	; 0x40
 8008f5c:	d109      	bne.n	8008f72 <UART_DMAError+0x62>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2b22      	cmp	r3, #34	; 0x22
 8008f62:	d106      	bne.n	8008f72 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008f6c:	6978      	ldr	r0, [r7, #20]
 8008f6e:	f7ff ff0f 	bl	8008d90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f78:	f043 0210 	orr.w	r2, r3, #16
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f82:	6978      	ldr	r0, [r7, #20]
 8008f84:	f7ff f985 	bl	8008292 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f88:	bf00      	nop
 8008f8a:	3718      	adds	r7, #24
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fae:	68f8      	ldr	r0, [r7, #12]
 8008fb0:	f7ff f96f 	bl	8008292 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fb4:	bf00      	nop
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b088      	sub	sp, #32
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	e853 3f00 	ldrex	r3, [r3]
 8008fd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fd8:	61fb      	str	r3, [r7, #28]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	461a      	mov	r2, r3
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	61bb      	str	r3, [r7, #24]
 8008fe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe6:	6979      	ldr	r1, [r7, #20]
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	e841 2300 	strex	r3, r2, [r1]
 8008fee:	613b      	str	r3, [r7, #16]
   return(result);
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1e6      	bne.n	8008fc4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2220      	movs	r2, #32
 8008ffa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7f9 faa3 	bl	8002550 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800900a:	bf00      	nop
 800900c:	3720      	adds	r7, #32
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}

08009012 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b096      	sub	sp, #88	; 0x58
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009020:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800902a:	2b22      	cmp	r3, #34	; 0x22
 800902c:	f040 8095 	bne.w	800915a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009036:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800903a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800903e:	b2d9      	uxtb	r1, r3
 8009040:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009044:	b2da      	uxtb	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800904a:	400a      	ands	r2, r1
 800904c:	b2d2      	uxtb	r2, r2
 800904e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009060:	b29b      	uxth	r3, r3
 8009062:	3b01      	subs	r3, #1
 8009064:	b29a      	uxth	r2, r3
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009072:	b29b      	uxth	r3, r3
 8009074:	2b00      	cmp	r3, #0
 8009076:	d178      	bne.n	800916a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009080:	e853 3f00 	ldrex	r3, [r3]
 8009084:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009088:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800908c:	653b      	str	r3, [r7, #80]	; 0x50
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	461a      	mov	r2, r3
 8009094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009096:	647b      	str	r3, [r7, #68]	; 0x44
 8009098:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800909c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800909e:	e841 2300 	strex	r3, r2, [r1]
 80090a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80090a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1e6      	bne.n	8009078 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3308      	adds	r3, #8
 80090b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b4:	e853 3f00 	ldrex	r3, [r3]
 80090b8:	623b      	str	r3, [r7, #32]
   return(result);
 80090ba:	6a3b      	ldr	r3, [r7, #32]
 80090bc:	f023 0301 	bic.w	r3, r3, #1
 80090c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	3308      	adds	r3, #8
 80090c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090ca:	633a      	str	r2, [r7, #48]	; 0x30
 80090cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80090d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090d2:	e841 2300 	strex	r3, r2, [r1]
 80090d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80090d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1e5      	bne.n	80090aa <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d12e      	bne.n	8009152 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	60fb      	str	r3, [r7, #12]
   return(result);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f023 0310 	bic.w	r3, r3, #16
 800910e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	461a      	mov	r2, r3
 8009116:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009118:	61fb      	str	r3, [r7, #28]
 800911a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	69b9      	ldr	r1, [r7, #24]
 800911e:	69fa      	ldr	r2, [r7, #28]
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	617b      	str	r3, [r7, #20]
   return(result);
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e6      	bne.n	80090fa <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	69db      	ldr	r3, [r3, #28]
 8009132:	f003 0310 	and.w	r3, r3, #16
 8009136:	2b10      	cmp	r3, #16
 8009138:	d103      	bne.n	8009142 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2210      	movs	r2, #16
 8009140:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009148:	4619      	mov	r1, r3
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7ff f8aa 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009150:	e00b      	b.n	800916a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f7f9 fa0a 	bl	800256c <HAL_UART_RxCpltCallback>
}
 8009158:	e007      	b.n	800916a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	699a      	ldr	r2, [r3, #24]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f042 0208 	orr.w	r2, r2, #8
 8009168:	619a      	str	r2, [r3, #24]
}
 800916a:	bf00      	nop
 800916c:	3758      	adds	r7, #88	; 0x58
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b096      	sub	sp, #88	; 0x58
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009180:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800918a:	2b22      	cmp	r3, #34	; 0x22
 800918c:	f040 8095 	bne.w	80092ba <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009196:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800919e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80091a0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80091a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80091a8:	4013      	ands	r3, r2
 80091aa:	b29a      	uxth	r2, r3
 80091ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091ae:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091b4:	1c9a      	adds	r2, r3, #2
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	3b01      	subs	r3, #1
 80091c4:	b29a      	uxth	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d178      	bne.n	80092ca <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091e0:	e853 3f00 	ldrex	r3, [r3]
 80091e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80091ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	461a      	mov	r2, r3
 80091f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091f6:	643b      	str	r3, [r7, #64]	; 0x40
 80091f8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80091fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091fe:	e841 2300 	strex	r3, r2, [r1]
 8009202:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1e6      	bne.n	80091d8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	3308      	adds	r3, #8
 8009210:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009212:	6a3b      	ldr	r3, [r7, #32]
 8009214:	e853 3f00 	ldrex	r3, [r3]
 8009218:	61fb      	str	r3, [r7, #28]
   return(result);
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	f023 0301 	bic.w	r3, r3, #1
 8009220:	64bb      	str	r3, [r7, #72]	; 0x48
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3308      	adds	r3, #8
 8009228:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800922a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800922c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009230:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009232:	e841 2300 	strex	r3, r2, [r1]
 8009236:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1e5      	bne.n	800920a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2220      	movs	r2, #32
 8009242:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009250:	2b01      	cmp	r3, #1
 8009252:	d12e      	bne.n	80092b2 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	e853 3f00 	ldrex	r3, [r3]
 8009266:	60bb      	str	r3, [r7, #8]
   return(result);
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	f023 0310 	bic.w	r3, r3, #16
 800926e:	647b      	str	r3, [r7, #68]	; 0x44
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	461a      	mov	r2, r3
 8009276:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009278:	61bb      	str	r3, [r7, #24]
 800927a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927c:	6979      	ldr	r1, [r7, #20]
 800927e:	69ba      	ldr	r2, [r7, #24]
 8009280:	e841 2300 	strex	r3, r2, [r1]
 8009284:	613b      	str	r3, [r7, #16]
   return(result);
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1e6      	bne.n	800925a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	f003 0310 	and.w	r3, r3, #16
 8009296:	2b10      	cmp	r3, #16
 8009298:	d103      	bne.n	80092a2 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2210      	movs	r2, #16
 80092a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80092a8:	4619      	mov	r1, r3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7fe fffa 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092b0:	e00b      	b.n	80092ca <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f7f9 f95a 	bl	800256c <HAL_UART_RxCpltCallback>
}
 80092b8:	e007      	b.n	80092ca <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	699a      	ldr	r2, [r3, #24]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f042 0208 	orr.w	r2, r2, #8
 80092c8:	619a      	str	r2, [r3, #24]
}
 80092ca:	bf00      	nop
 80092cc:	3758      	adds	r7, #88	; 0x58
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
	...

080092d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b0a6      	sub	sp, #152	; 0x98
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80092e2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	69db      	ldr	r3, [r3, #28]
 80092ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800930a:	2b22      	cmp	r3, #34	; 0x22
 800930c:	f040 814f 	bne.w	80095ae <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009316:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800931a:	e0f6      	b.n	800950a <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009322:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009326:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800932a:	b2d9      	uxtb	r1, r3
 800932c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009330:	b2da      	uxtb	r2, r3
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009336:	400a      	ands	r2, r1
 8009338:	b2d2      	uxtb	r2, r2
 800933a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009340:	1c5a      	adds	r2, r3, #1
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800934c:	b29b      	uxth	r3, r3
 800934e:	3b01      	subs	r3, #1
 8009350:	b29a      	uxth	r2, r3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	69db      	ldr	r3, [r3, #28]
 800935e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009362:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009366:	f003 0307 	and.w	r3, r3, #7
 800936a:	2b00      	cmp	r3, #0
 800936c:	d053      	beq.n	8009416 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800936e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d011      	beq.n	800939e <UART_RxISR_8BIT_FIFOEN+0xca>
 800937a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800937e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00b      	beq.n	800939e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2201      	movs	r2, #1
 800938c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009394:	f043 0201 	orr.w	r2, r3, #1
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800939e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80093a2:	f003 0302 	and.w	r3, r3, #2
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d011      	beq.n	80093ce <UART_RxISR_8BIT_FIFOEN+0xfa>
 80093aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00b      	beq.n	80093ce <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2202      	movs	r2, #2
 80093bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093c4:	f043 0204 	orr.w	r2, r3, #4
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80093d2:	f003 0304 	and.w	r3, r3, #4
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d011      	beq.n	80093fe <UART_RxISR_8BIT_FIFOEN+0x12a>
 80093da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00b      	beq.n	80093fe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2204      	movs	r2, #4
 80093ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093f4:	f043 0202 	orr.w	r2, r3, #2
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009404:	2b00      	cmp	r3, #0
 8009406:	d006      	beq.n	8009416 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f7fe ff42 	bl	8008292 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800941c:	b29b      	uxth	r3, r3
 800941e:	2b00      	cmp	r3, #0
 8009420:	d173      	bne.n	800950a <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800942a:	e853 3f00 	ldrex	r3, [r3]
 800942e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009430:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009432:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009436:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	461a      	mov	r2, r3
 8009440:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009444:	66bb      	str	r3, [r7, #104]	; 0x68
 8009446:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009448:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800944a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800944c:	e841 2300 	strex	r3, r2, [r1]
 8009450:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1e4      	bne.n	8009422 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3308      	adds	r3, #8
 800945e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009460:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009462:	e853 3f00 	ldrex	r3, [r3]
 8009466:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800946a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800946e:	f023 0301 	bic.w	r3, r3, #1
 8009472:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	3308      	adds	r3, #8
 800947a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800947c:	657a      	str	r2, [r7, #84]	; 0x54
 800947e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009480:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009482:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009484:	e841 2300 	strex	r3, r2, [r1]
 8009488:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800948a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800948c:	2b00      	cmp	r3, #0
 800948e:	d1e3      	bne.n	8009458 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2220      	movs	r2, #32
 8009494:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2200      	movs	r2, #0
 800949c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d12e      	bne.n	8009504 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094b4:	e853 3f00 	ldrex	r3, [r3]
 80094b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094bc:	f023 0310 	bic.w	r3, r3, #16
 80094c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094ca:	643b      	str	r3, [r7, #64]	; 0x40
 80094cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e6      	bne.n	80094ac <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	69db      	ldr	r3, [r3, #28]
 80094e4:	f003 0310 	and.w	r3, r3, #16
 80094e8:	2b10      	cmp	r3, #16
 80094ea:	d103      	bne.n	80094f4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2210      	movs	r2, #16
 80094f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80094fa:	4619      	mov	r1, r3
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f7fe fed1 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
 8009502:	e002      	b.n	800950a <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f7f9 f831 	bl	800256c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800950a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800950e:	2b00      	cmp	r3, #0
 8009510:	d006      	beq.n	8009520 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009512:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009516:	f003 0320 	and.w	r3, r3, #32
 800951a:	2b00      	cmp	r3, #0
 800951c:	f47f aefe 	bne.w	800931c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009526:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800952a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800952e:	2b00      	cmp	r3, #0
 8009530:	d045      	beq.n	80095be <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009538:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800953c:	429a      	cmp	r2, r3
 800953e:	d23e      	bcs.n	80095be <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3308      	adds	r3, #8
 8009546:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009556:	673b      	str	r3, [r7, #112]	; 0x70
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3308      	adds	r3, #8
 800955e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009560:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009562:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009566:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009568:	e841 2300 	strex	r3, r2, [r1]
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800956e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e5      	bne.n	8009540 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a14      	ldr	r2, [pc, #80]	; (80095c8 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009578:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	e853 3f00 	ldrex	r3, [r3]
 8009586:	60bb      	str	r3, [r7, #8]
   return(result);
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	f043 0320 	orr.w	r3, r3, #32
 800958e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	461a      	mov	r2, r3
 8009596:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009598:	61bb      	str	r3, [r7, #24]
 800959a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6979      	ldr	r1, [r7, #20]
 800959e:	69ba      	ldr	r2, [r7, #24]
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	613b      	str	r3, [r7, #16]
   return(result);
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e6      	bne.n	800957a <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095ac:	e007      	b.n	80095be <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	699a      	ldr	r2, [r3, #24]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f042 0208 	orr.w	r2, r2, #8
 80095bc:	619a      	str	r2, [r3, #24]
}
 80095be:	bf00      	nop
 80095c0:	3798      	adds	r7, #152	; 0x98
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	08009013 	.word	0x08009013

080095cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b0a8      	sub	sp, #160	; 0xa0
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80095da:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	69db      	ldr	r3, [r3, #28]
 80095e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009602:	2b22      	cmp	r3, #34	; 0x22
 8009604:	f040 8153 	bne.w	80098ae <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800960e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009612:	e0fa      	b.n	800980a <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800961a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009622:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009626:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800962a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800962e:	4013      	ands	r3, r2
 8009630:	b29a      	uxth	r2, r3
 8009632:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009636:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800963c:	1c9a      	adds	r2, r3, #2
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009648:	b29b      	uxth	r3, r3
 800964a:	3b01      	subs	r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800965e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009662:	f003 0307 	and.w	r3, r3, #7
 8009666:	2b00      	cmp	r3, #0
 8009668:	d053      	beq.n	8009712 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800966a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800966e:	f003 0301 	and.w	r3, r3, #1
 8009672:	2b00      	cmp	r3, #0
 8009674:	d011      	beq.n	800969a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009676:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800967a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800967e:	2b00      	cmp	r3, #0
 8009680:	d00b      	beq.n	800969a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2201      	movs	r2, #1
 8009688:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009690:	f043 0201 	orr.w	r2, r3, #1
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800969a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800969e:	f003 0302 	and.w	r3, r3, #2
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d011      	beq.n	80096ca <UART_RxISR_16BIT_FIFOEN+0xfe>
 80096a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80096aa:	f003 0301 	and.w	r3, r3, #1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00b      	beq.n	80096ca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	2202      	movs	r2, #2
 80096b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096c0:	f043 0204 	orr.w	r2, r3, #4
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80096ce:	f003 0304 	and.w	r3, r3, #4
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d011      	beq.n	80096fa <UART_RxISR_16BIT_FIFOEN+0x12e>
 80096d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80096da:	f003 0301 	and.w	r3, r3, #1
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00b      	beq.n	80096fa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2204      	movs	r2, #4
 80096e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096f0:	f043 0202 	orr.w	r2, r3, #2
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009700:	2b00      	cmp	r3, #0
 8009702:	d006      	beq.n	8009712 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7fe fdc4 	bl	8008292 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2200      	movs	r2, #0
 800970e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009718:	b29b      	uxth	r3, r3
 800971a:	2b00      	cmp	r3, #0
 800971c:	d175      	bne.n	800980a <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009724:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009726:	e853 3f00 	ldrex	r3, [r3]
 800972a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800972c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800972e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009732:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	461a      	mov	r2, r3
 800973c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009740:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009742:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009744:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009746:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009748:	e841 2300 	strex	r3, r2, [r1]
 800974c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800974e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1e4      	bne.n	800971e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	3308      	adds	r3, #8
 800975a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800975e:	e853 3f00 	ldrex	r3, [r3]
 8009762:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009764:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800976a:	f023 0301 	bic.w	r3, r3, #1
 800976e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	3308      	adds	r3, #8
 8009778:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800977c:	65ba      	str	r2, [r7, #88]	; 0x58
 800977e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009780:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009782:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009784:	e841 2300 	strex	r3, r2, [r1]
 8009788:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800978a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800978c:	2b00      	cmp	r3, #0
 800978e:	d1e1      	bne.n	8009754 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2220      	movs	r2, #32
 8009794:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d12e      	bne.n	8009804 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b4:	e853 3f00 	ldrex	r3, [r3]
 80097b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80097ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097bc:	f023 0310 	bic.w	r3, r3, #16
 80097c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	461a      	mov	r2, r3
 80097c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80097ca:	647b      	str	r3, [r7, #68]	; 0x44
 80097cc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097d2:	e841 2300 	strex	r3, r2, [r1]
 80097d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80097d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1e6      	bne.n	80097ac <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	69db      	ldr	r3, [r3, #28]
 80097e4:	f003 0310 	and.w	r3, r3, #16
 80097e8:	2b10      	cmp	r3, #16
 80097ea:	d103      	bne.n	80097f4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2210      	movs	r2, #16
 80097f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7fe fd51 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
 8009802:	e002      	b.n	800980a <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f7f8 feb1 	bl	800256c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800980a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800980e:	2b00      	cmp	r3, #0
 8009810:	d006      	beq.n	8009820 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009812:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009816:	f003 0320 	and.w	r3, r3, #32
 800981a:	2b00      	cmp	r3, #0
 800981c:	f47f aefa 	bne.w	8009614 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009826:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800982a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800982e:	2b00      	cmp	r3, #0
 8009830:	d045      	beq.n	80098be <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009838:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800983c:	429a      	cmp	r2, r3
 800983e:	d23e      	bcs.n	80098be <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	3308      	adds	r3, #8
 8009846:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984a:	e853 3f00 	ldrex	r3, [r3]
 800984e:	623b      	str	r3, [r7, #32]
   return(result);
 8009850:	6a3b      	ldr	r3, [r7, #32]
 8009852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009856:	677b      	str	r3, [r7, #116]	; 0x74
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	3308      	adds	r3, #8
 800985e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009860:	633a      	str	r2, [r7, #48]	; 0x30
 8009862:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009864:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009866:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009868:	e841 2300 	strex	r3, r2, [r1]
 800986c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800986e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1e5      	bne.n	8009840 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a14      	ldr	r2, [pc, #80]	; (80098c8 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009878:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	e853 3f00 	ldrex	r3, [r3]
 8009886:	60fb      	str	r3, [r7, #12]
   return(result);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f043 0320 	orr.w	r3, r3, #32
 800988e:	673b      	str	r3, [r7, #112]	; 0x70
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	461a      	mov	r2, r3
 8009896:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009898:	61fb      	str	r3, [r7, #28]
 800989a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989c:	69b9      	ldr	r1, [r7, #24]
 800989e:	69fa      	ldr	r2, [r7, #28]
 80098a0:	e841 2300 	strex	r3, r2, [r1]
 80098a4:	617b      	str	r3, [r7, #20]
   return(result);
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1e6      	bne.n	800987a <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80098ac:	e007      	b.n	80098be <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	699a      	ldr	r2, [r3, #24]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f042 0208 	orr.w	r2, r2, #8
 80098bc:	619a      	str	r2, [r3, #24]
}
 80098be:	bf00      	nop
 80098c0:	37a0      	adds	r7, #160	; 0xa0
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	08009173 	.word	0x08009173

080098cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	bc80      	pop	{r7}
 80098dc:	4770      	bx	lr

080098de <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80098de:	b480      	push	{r7}
 80098e0:	b083      	sub	sp, #12
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098e6:	bf00      	nop
 80098e8:	370c      	adds	r7, #12
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bc80      	pop	{r7}
 80098ee:	4770      	bx	lr

080098f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098f8:	bf00      	nop
 80098fa:	370c      	adds	r7, #12
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bc80      	pop	{r7}
 8009900:	4770      	bx	lr

08009902 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b088      	sub	sp, #32
 8009906:	af02      	add	r7, sp, #8
 8009908:	60f8      	str	r0, [r7, #12]
 800990a:	1d3b      	adds	r3, r7, #4
 800990c:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009910:	2300      	movs	r3, #0
 8009912:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800991a:	2b01      	cmp	r3, #1
 800991c:	d101      	bne.n	8009922 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800991e:	2302      	movs	r3, #2
 8009920:	e046      	b.n	80099b0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2201      	movs	r2, #1
 8009926:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2224      	movs	r2, #36	; 0x24
 800992e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f022 0201 	bic.w	r2, r2, #1
 8009940:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	430a      	orrs	r2, r1
 8009954:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d105      	bne.n	8009968 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800995c:	1d3b      	adds	r3, r7, #4
 800995e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009962:	68f8      	ldr	r0, [r7, #12]
 8009964:	f000 f911 	bl	8009b8a <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f042 0201 	orr.w	r2, r2, #1
 8009976:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009978:	f7f8 f90e 	bl	8001b98 <HAL_GetTick>
 800997c:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800997e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	2200      	movs	r2, #0
 8009988:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f7fe fff5 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 8009992:	4603      	mov	r3, r0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009998:	2303      	movs	r3, #3
 800999a:	75fb      	strb	r3, [r7, #23]
 800999c:	e003      	b.n	80099a6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2220      	movs	r2, #32
 80099a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 80099ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3718      	adds	r7, #24
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b089      	sub	sp, #36	; 0x24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d101      	bne.n	80099ce <HAL_UARTEx_EnableStopMode+0x16>
 80099ca:	2302      	movs	r3, #2
 80099cc:	e021      	b.n	8009a12 <HAL_UARTEx_EnableStopMode+0x5a>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	e853 3f00 	ldrex	r3, [r3]
 80099e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	f043 0302 	orr.w	r3, r3, #2
 80099ea:	61fb      	str	r3, [r7, #28]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	461a      	mov	r2, r3
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	61bb      	str	r3, [r7, #24]
 80099f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f8:	6979      	ldr	r1, [r7, #20]
 80099fa:	69ba      	ldr	r2, [r7, #24]
 80099fc:	e841 2300 	strex	r3, r2, [r1]
 8009a00:	613b      	str	r3, [r7, #16]
   return(result);
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1e6      	bne.n	80099d6 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3724      	adds	r7, #36	; 0x24
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bc80      	pop	{r7}
 8009a1a:	4770      	bx	lr

08009a1c <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d101      	bne.n	8009a32 <HAL_UARTEx_EnableFifoMode+0x16>
 8009a2e:	2302      	movs	r3, #2
 8009a30:	e02b      	b.n	8009a8a <HAL_UARTEx_EnableFifoMode+0x6e>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2224      	movs	r2, #36	; 0x24
 8009a3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f022 0201 	bic.w	r2, r2, #1
 8009a58:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a60:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8009a68:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	68fa      	ldr	r2, [r7, #12]
 8009a70:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f000 f8ac 	bl	8009bd0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b084      	sub	sp, #16
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d101      	bne.n	8009aaa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009aa6:	2302      	movs	r3, #2
 8009aa8:	e02d      	b.n	8009b06 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2201      	movs	r2, #1
 8009aae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2224      	movs	r2, #36	; 0x24
 8009ab6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f022 0201 	bic.w	r2, r2, #1
 8009ad0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	683a      	ldr	r2, [r7, #0]
 8009ae2:	430a      	orrs	r2, r1
 8009ae4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f872 	bl	8009bd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2220      	movs	r2, #32
 8009af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3710      	adds	r7, #16
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}

08009b0e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b084      	sub	sp, #16
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
 8009b16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d101      	bne.n	8009b26 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b22:	2302      	movs	r3, #2
 8009b24:	e02d      	b.n	8009b82 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2224      	movs	r2, #36	; 0x24
 8009b32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f022 0201 	bic.w	r2, r2, #1
 8009b4c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	683a      	ldr	r2, [r7, #0]
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 f834 	bl	8009bd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2220      	movs	r2, #32
 8009b74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	60f8      	str	r0, [r7, #12]
 8009b92:	1d3b      	adds	r3, r7, #4
 8009b94:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	f023 0210 	bic.w	r2, r3, #16
 8009ba2:	893b      	ldrh	r3, [r7, #8]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	430a      	orrs	r2, r1
 8009bac:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009bb8:	7abb      	ldrb	r3, [r7, #10]
 8009bba:	061a      	lsls	r2, r3, #24
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	430a      	orrs	r2, r1
 8009bc2:	605a      	str	r2, [r3, #4]
}
 8009bc4:	bf00      	nop
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bc80      	pop	{r7}
 8009bcc:	4770      	bx	lr
	...

08009bd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d108      	bne.n	8009bf2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009bf0:	e031      	b.n	8009c56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009bf2:	2308      	movs	r3, #8
 8009bf4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bf6:	2308      	movs	r3, #8
 8009bf8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	689b      	ldr	r3, [r3, #8]
 8009c00:	0e5b      	lsrs	r3, r3, #25
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	f003 0307 	and.w	r3, r3, #7
 8009c08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	0f5b      	lsrs	r3, r3, #29
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	f003 0307 	and.w	r3, r3, #7
 8009c18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c1a:	7bbb      	ldrb	r3, [r7, #14]
 8009c1c:	7b3a      	ldrb	r2, [r7, #12]
 8009c1e:	4910      	ldr	r1, [pc, #64]	; (8009c60 <UARTEx_SetNbDataToProcess+0x90>)
 8009c20:	5c8a      	ldrb	r2, [r1, r2]
 8009c22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c26:	7b3a      	ldrb	r2, [r7, #12]
 8009c28:	490e      	ldr	r1, [pc, #56]	; (8009c64 <UARTEx_SetNbDataToProcess+0x94>)
 8009c2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
 8009c3a:	7b7a      	ldrb	r2, [r7, #13]
 8009c3c:	4908      	ldr	r1, [pc, #32]	; (8009c60 <UARTEx_SetNbDataToProcess+0x90>)
 8009c3e:	5c8a      	ldrb	r2, [r1, r2]
 8009c40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c44:	7b7a      	ldrb	r2, [r7, #13]
 8009c46:	4907      	ldr	r1, [pc, #28]	; (8009c64 <UARTEx_SetNbDataToProcess+0x94>)
 8009c48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c56:	bf00      	nop
 8009c58:	3714      	adds	r7, #20
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bc80      	pop	{r7}
 8009c5e:	4770      	bx	lr
 8009c60:	0801e184 	.word	0x0801e184
 8009c64:	0801e18c 	.word	0x0801e18c

08009c68 <DWT_Delay_Init>:

#include "DHT.h"


uint32_t DWT_Delay_Init(void)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8009c6c:	4b14      	ldr	r3, [pc, #80]	; (8009cc0 <DWT_Delay_Init+0x58>)
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	4a13      	ldr	r2, [pc, #76]	; (8009cc0 <DWT_Delay_Init+0x58>)
 8009c72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009c76:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8009c78:	4b11      	ldr	r3, [pc, #68]	; (8009cc0 <DWT_Delay_Init+0x58>)
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	4a10      	ldr	r2, [pc, #64]	; (8009cc0 <DWT_Delay_Init+0x58>)
 8009c7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009c82:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8009c84:	4b0f      	ldr	r3, [pc, #60]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a0e      	ldr	r2, [pc, #56]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009c8a:	f023 0301 	bic.w	r3, r3, #1
 8009c8e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8009c90:	4b0c      	ldr	r3, [pc, #48]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a0b      	ldr	r2, [pc, #44]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009c96:	f043 0301 	orr.w	r3, r3, #1
 8009c9a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8009c9c:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8009ca2:	bf00      	nop
    __ASM volatile ("NOP");
 8009ca4:	bf00      	nop
  __ASM volatile ("NOP");
 8009ca6:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8009ca8:	4b06      	ldr	r3, [pc, #24]	; (8009cc4 <DWT_Delay_Init+0x5c>)
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	e000      	b.n	8009cb6 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8009cb4:	2301      	movs	r3, #1
  }
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bc80      	pop	{r7}
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	e000edf0 	.word	0xe000edf0
 8009cc4:	e0001000 	.word	0xe0001000

08009cc8 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8009cd0:	4b0d      	ldr	r3, [pc, #52]	; (8009d08 <delay+0x40>)
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8009cd6:	f7fc fb31 	bl	800633c <HAL_RCC_GetHCLKFreq>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	4a0b      	ldr	r2, [pc, #44]	; (8009d0c <delay+0x44>)
 8009cde:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce2:	0c9b      	lsrs	r3, r3, #18
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	fb02 f303 	mul.w	r3, r2, r3
 8009cea:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8009cec:	bf00      	nop
 8009cee:	4b06      	ldr	r3, [pc, #24]	; (8009d08 <delay+0x40>)
 8009cf0:	685a      	ldr	r2, [r3, #4]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	1ad2      	subs	r2, r2, r3
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d3f8      	bcc.n	8009cee <delay+0x26>
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	e0001000 	.word	0xe0001000
 8009d0c:	431bde83 	.word	0x431bde83

08009d10 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b088      	sub	sp, #32
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	460b      	mov	r3, r1
 8009d1a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d1c:	f107 030c 	add.w	r3, r7, #12
 8009d20:	2200      	movs	r2, #0
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	605a      	str	r2, [r3, #4]
 8009d26:	609a      	str	r2, [r3, #8]
 8009d28:	60da      	str	r2, [r3, #12]
 8009d2a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8009d2c:	887b      	ldrh	r3, [r7, #2]
 8009d2e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d30:	2301      	movs	r3, #1
 8009d32:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d34:	2300      	movs	r3, #0
 8009d36:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8009d38:	f107 030c 	add.w	r3, r7, #12
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7fa fb42 	bl	80043c8 <HAL_GPIO_Init>
}
 8009d44:	bf00      	nop
 8009d46:	3720      	adds	r7, #32
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b088      	sub	sp, #32
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	460b      	mov	r3, r1
 8009d56:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d58:	f107 030c 	add.w	r3, r7, #12
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	601a      	str	r2, [r3, #0]
 8009d60:	605a      	str	r2, [r3, #4]
 8009d62:	609a      	str	r2, [r3, #8]
 8009d64:	60da      	str	r2, [r3, #12]
 8009d66:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8009d68:	887b      	ldrh	r3, [r7, #2]
 8009d6a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d70:	2300      	movs	r3, #0
 8009d72:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8009d74:	f107 030c 	add.w	r3, r7, #12
 8009d78:	4619      	mov	r1, r3
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f7fa fb24 	bl	80043c8 <HAL_GPIO_Init>
}
 8009d80:	bf00      	nop
 8009d82:	3720      	adds	r7, #32
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <DHT_Start>:


void DHT_Start (void)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	af00      	add	r7, sp, #0

	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8009d8c:	2101      	movs	r1, #1
 8009d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d92:	f7ff ffbd 	bl	8009d10 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8009d96:	2200      	movs	r2, #0
 8009d98:	2101      	movs	r1, #1
 8009d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d9e:	f7fa fd58 	bl	8004852 <HAL_GPIO_WritePin>
#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
#endif

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 8009da2:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8009da6:	f7ff ff8f 	bl	8009cc8 <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 8009daa:	2201      	movs	r2, #1
 8009dac:	2101      	movs	r1, #1
 8009dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009db2:	f7fa fd4e 	bl	8004852 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8009db6:	2014      	movs	r0, #20
 8009db8:	f7ff ff86 	bl	8009cc8 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 8009dbc:	2101      	movs	r1, #1
 8009dbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009dc2:	f7ff ffc3 	bl	8009d4c <Set_Pin_Input>
}
 8009dc6:	bf00      	nop
 8009dc8:	bd80      	pop	{r7, pc}

08009dca <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 8009dca:	b580      	push	{r7, lr}
 8009dcc:	b082      	sub	sp, #8
 8009dce:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8009dd4:	2028      	movs	r0, #40	; 0x28
 8009dd6:	f7ff ff77 	bl	8009cc8 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 8009dda:	2101      	movs	r1, #1
 8009ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009de0:	f7fa fd20 	bl	8004824 <HAL_GPIO_ReadPin>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10f      	bne.n	8009e0a <DHT_Check_Response+0x40>
	{
		delay (80);
 8009dea:	2050      	movs	r0, #80	; 0x50
 8009dec:	f7ff ff6c 	bl	8009cc8 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 8009df0:	2101      	movs	r1, #1
 8009df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009df6:	f7fa fd15 	bl	8004824 <HAL_GPIO_ReadPin>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d002      	beq.n	8009e06 <DHT_Check_Response+0x3c>
 8009e00:	2301      	movs	r3, #1
 8009e02:	71fb      	strb	r3, [r7, #7]
 8009e04:	e001      	b.n	8009e0a <DHT_Check_Response+0x40>
		else Response = -1;
 8009e06:	23ff      	movs	r3, #255	; 0xff
 8009e08:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 8009e0a:	bf00      	nop
 8009e0c:	2101      	movs	r1, #1
 8009e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009e12:	f7fa fd07 	bl	8004824 <HAL_GPIO_ReadPin>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d1f7      	bne.n	8009e0c <DHT_Check_Response+0x42>

	return Response;
 8009e1c:	79fb      	ldrb	r3, [r7, #7]
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3708      	adds	r7, #8
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}

08009e26 <DHT_Read>:

uint8_t DHT_Read (void)
{
 8009e26:	b580      	push	{r7, lr}
 8009e28:	b082      	sub	sp, #8
 8009e2a:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	71bb      	strb	r3, [r7, #6]
 8009e30:	e03a      	b.n	8009ea8 <DHT_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 8009e32:	bf00      	nop
 8009e34:	2101      	movs	r1, #1
 8009e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009e3a:	f7fa fcf3 	bl	8004824 <HAL_GPIO_ReadPin>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0f7      	beq.n	8009e34 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 8009e44:	2028      	movs	r0, #40	; 0x28
 8009e46:	f7ff ff3f 	bl	8009cc8 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009e50:	f7fa fce8 	bl	8004824 <HAL_GPIO_ReadPin>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10e      	bne.n	8009e78 <DHT_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 8009e5a:	79bb      	ldrb	r3, [r7, #6]
 8009e5c:	f1c3 0307 	rsb	r3, r3, #7
 8009e60:	2201      	movs	r2, #1
 8009e62:	fa02 f303 	lsl.w	r3, r2, r3
 8009e66:	b25b      	sxtb	r3, r3
 8009e68:	43db      	mvns	r3, r3
 8009e6a:	b25a      	sxtb	r2, r3
 8009e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e70:	4013      	ands	r3, r2
 8009e72:	b25b      	sxtb	r3, r3
 8009e74:	71fb      	strb	r3, [r7, #7]
 8009e76:	e00b      	b.n	8009e90 <DHT_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8009e78:	79bb      	ldrb	r3, [r7, #6]
 8009e7a:	f1c3 0307 	rsb	r3, r3, #7
 8009e7e:	2201      	movs	r2, #1
 8009e80:	fa02 f303 	lsl.w	r3, r2, r3
 8009e84:	b25a      	sxtb	r2, r3
 8009e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	b25b      	sxtb	r3, r3
 8009e8e:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 8009e90:	bf00      	nop
 8009e92:	2101      	movs	r1, #1
 8009e94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009e98:	f7fa fcc4 	bl	8004824 <HAL_GPIO_ReadPin>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1f7      	bne.n	8009e92 <DHT_Read+0x6c>
	for (j=0;j<8;j++)
 8009ea2:	79bb      	ldrb	r3, [r7, #6]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	71bb      	strb	r3, [r7, #6]
 8009ea8:	79bb      	ldrb	r3, [r7, #6]
 8009eaa:	2b07      	cmp	r3, #7
 8009eac:	d9c1      	bls.n	8009e32 <DHT_Read+0xc>
	}
	return i;
 8009eae:	79fb      	ldrb	r3, [r7, #7]
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{   DWT_Delay_Init();
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b082      	sub	sp, #8
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	f7ff fed2 	bl	8009c68 <DWT_Delay_Init>
    DHT_Start ();
 8009ec4:	f7ff ff60 	bl	8009d88 <DHT_Start>
	Presence = DHT_Check_Response ();
 8009ec8:	f7ff ff7f 	bl	8009dca <DHT_Check_Response>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	461a      	mov	r2, r3
 8009ed0:	4b1d      	ldr	r3, [pc, #116]	; (8009f48 <DHT_GetData+0x90>)
 8009ed2:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8009ed4:	f7ff ffa7 	bl	8009e26 <DHT_Read>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	461a      	mov	r2, r3
 8009edc:	4b1b      	ldr	r3, [pc, #108]	; (8009f4c <DHT_GetData+0x94>)
 8009ede:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8009ee0:	f7ff ffa1 	bl	8009e26 <DHT_Read>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	4b19      	ldr	r3, [pc, #100]	; (8009f50 <DHT_GetData+0x98>)
 8009eea:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8009eec:	f7ff ff9b 	bl	8009e26 <DHT_Read>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	4b17      	ldr	r3, [pc, #92]	; (8009f54 <DHT_GetData+0x9c>)
 8009ef6:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 8009ef8:	f7ff ff95 	bl	8009e26 <DHT_Read>
 8009efc:	4603      	mov	r3, r0
 8009efe:	461a      	mov	r2, r3
 8009f00:	4b15      	ldr	r3, [pc, #84]	; (8009f58 <DHT_GetData+0xa0>)
 8009f02:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 8009f04:	f7ff ff8f 	bl	8009e26 <DHT_Read>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	4b13      	ldr	r3, [pc, #76]	; (8009f5c <DHT_GetData+0xa4>)
 8009f0e:	801a      	strh	r2, [r3, #0]
			DHT_Data->Temperature = Temp_byte1;
			DHT_Data->Humidity = Rh_byte1;
		#endif

		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
 8009f10:	4b10      	ldr	r3, [pc, #64]	; (8009f54 <DHT_GetData+0x9c>)
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	021b      	lsls	r3, r3, #8
 8009f16:	4a10      	ldr	r2, [pc, #64]	; (8009f58 <DHT_GetData+0xa0>)
 8009f18:	7812      	ldrb	r2, [r2, #0]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7f6 fc5d 	bl	80007dc <__aeabi_i2f>
 8009f22:	4602      	mov	r2, r0
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	601a      	str	r2, [r3, #0]
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
 8009f28:	4b08      	ldr	r3, [pc, #32]	; (8009f4c <DHT_GetData+0x94>)
 8009f2a:	781b      	ldrb	r3, [r3, #0]
 8009f2c:	021b      	lsls	r3, r3, #8
 8009f2e:	4a08      	ldr	r2, [pc, #32]	; (8009f50 <DHT_GetData+0x98>)
 8009f30:	7812      	ldrb	r2, [r2, #0]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	4618      	mov	r0, r3
 8009f36:	f7f6 fc51 	bl	80007dc <__aeabi_i2f>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	605a      	str	r2, [r3, #4]
		#endif
	//}
}
 8009f40:	bf00      	nop
 8009f42:	3708      	adds	r7, #8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}
 8009f48:	20000c7e 	.word	0x20000c7e
 8009f4c:	20000c78 	.word	0x20000c78
 8009f50:	20000c79 	.word	0x20000c79
 8009f54:	20000c7a 	.word	0x20000c7a
 8009f58:	20000c7b 	.word	0x20000c7b
 8009f5c:	20000c7c 	.word	0x20000c7c

08009f60 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8009f64:	f7f7 fcbe 	bl	80018e4 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8009f68:	f000 f80a 	bl	8009f80 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8009f6c:	bf00      	nop
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8009f74:	f04f 30ff 	mov.w	r0, #4294967295
 8009f78:	f012 fbf8 	bl	801c76c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8009f7c:	bf00      	nop
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */

  BSP_LED_Init(LED_RED);
 8009f86:	2000      	movs	r0, #0
 8009f88:	f7f8 fb52 	bl	8002630 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 8009f8c:	2101      	movs	r1, #1
 8009f8e:	2000      	movs	r0, #0
 8009f90:	f7f8 fbac 	bl	80026ec <BSP_PB_Init>

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8009f94:	2300      	movs	r3, #0
 8009f96:	9302      	str	r3, [sp, #8]
 8009f98:	2301      	movs	r3, #1
 8009f9a:	9301      	str	r3, [sp, #4]
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	4b2b      	ldr	r3, [pc, #172]	; (800a050 <LoRaWAN_Init+0xd0>)
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	2100      	movs	r1, #0
 8009fa6:	2002      	movs	r0, #2
 8009fa8:	f012 f8be 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8009fac:	2300      	movs	r3, #0
 8009fae:	9302      	str	r3, [sp, #8]
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	9301      	str	r3, [sp, #4]
 8009fb4:	2302      	movs	r3, #2
 8009fb6:	9300      	str	r3, [sp, #0]
 8009fb8:	4b26      	ldr	r3, [pc, #152]	; (800a054 <LoRaWAN_Init+0xd4>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	2002      	movs	r0, #2
 8009fc0:	f012 f8b2 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	9302      	str	r3, [sp, #8]
 8009fc8:	2301      	movs	r3, #1
 8009fca:	9301      	str	r3, [sp, #4]
 8009fcc:	2301      	movs	r3, #1
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	4b21      	ldr	r3, [pc, #132]	; (800a058 <LoRaWAN_Init+0xd8>)
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	2002      	movs	r0, #2
 8009fd8:	f012 f8a6 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));
  APP_LOG(TS_OFF, VLEVEL_M, "\r\n\r\n\r\n----------LoRaWAN_End_Node_FreeRTOS----------\r\n\r\n\r\n");
 8009fdc:	4b1f      	ldr	r3, [pc, #124]	; (800a05c <LoRaWAN_Init+0xdc>)
 8009fde:	2200      	movs	r2, #0
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	2002      	movs	r0, #2
 8009fe4:	f012 f8a0 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8009fe8:	4a1d      	ldr	r2, [pc, #116]	; (800a060 <LoRaWAN_Init+0xe0>)
 8009fea:	2100      	movs	r1, #0
 8009fec:	2001      	movs	r0, #1
 8009fee:	f012 fca1 	bl	801c934 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8009ff2:	4a1c      	ldr	r2, [pc, #112]	; (800a064 <LoRaWAN_Init+0xe4>)
 8009ff4:	2100      	movs	r1, #0
 8009ff6:	2002      	movs	r0, #2
 8009ff8:	f012 fc9c 	bl	801c934 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8009ffc:	f000 fa10 	bl	800a420 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 800a000:	4819      	ldr	r0, [pc, #100]	; (800a068 <LoRaWAN_Init+0xe8>)
 800a002:	f003 fa39 	bl	800d478 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a006:	4819      	ldr	r0, [pc, #100]	; (800a06c <LoRaWAN_Init+0xec>)
 800a008:	f003 fa82 	bl	800d510 <LmHandlerConfigure>


  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType);
 800a00c:	4b18      	ldr	r3, [pc, #96]	; (800a070 <LoRaWAN_Init+0xf0>)
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	4618      	mov	r0, r3
 800a012:	f003 fba9 	bl	800d768 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a016:	4b17      	ldr	r3, [pc, #92]	; (800a074 <LoRaWAN_Init+0xf4>)
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d111      	bne.n	800a042 <LoRaWAN_Init+0xc2>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a01e:	2300      	movs	r3, #0
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	4b15      	ldr	r3, [pc, #84]	; (800a078 <LoRaWAN_Init+0xf8>)
 800a024:	2200      	movs	r2, #0
 800a026:	f04f 31ff 	mov.w	r1, #4294967295
 800a02a:	4814      	ldr	r0, [pc, #80]	; (800a07c <LoRaWAN_Init+0xfc>)
 800a02c:	f012 fe82 	bl	801cd34 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 800a030:	f247 5130 	movw	r1, #30000	; 0x7530
 800a034:	4811      	ldr	r0, [pc, #68]	; (800a07c <LoRaWAN_Init+0xfc>)
 800a036:	f012 ff91 	bl	801cf5c <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800a03a:	4810      	ldr	r0, [pc, #64]	; (800a07c <LoRaWAN_Init+0xfc>)
 800a03c:	f012 feb0 	bl	801cda0 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a040:	e003      	b.n	800a04a <LoRaWAN_Init+0xca>
    BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 800a042:	2101      	movs	r1, #1
 800a044:	2000      	movs	r0, #0
 800a046:	f7f8 fb51 	bl	80026ec <BSP_PB_Init>
}
 800a04a:	bf00      	nop
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}
 800a050:	0801d8e4 	.word	0x0801d8e4
 800a054:	0801d904 	.word	0x0801d904
 800a058:	0801d924 	.word	0x0801d924
 800a05c:	0801d944 	.word	0x0801d944
 800a060:	0800d755 	.word	0x0800d755
 800a064:	0800a1d1 	.word	0x0800a1d1
 800a068:	2000001c 	.word	0x2000001c
 800a06c:	20000050 	.word	0x20000050
 800a070:	20000019 	.word	0x20000019
 800a074:	20000c7f 	.word	0x20000c7f
 800a078:	0800a2d1 	.word	0x0800a2d1
 800a07c:	20000c80 	.word	0x20000c80

0800a080 <HAL_GPIO_EXTI_Callback>:
/* If users wants to go through the BSP, stm32wlxx_it.c should be updated  */
/* in the USER CODE SESSION of the correspondent EXTIn_IRQHandler() */
/* to call the BSP_PB_IRQHandler() or the HAL_EXTI_IRQHandler(&H_EXTI_n);. */
/* Then the below HAL_GPIO_EXTI_Callback() can be replaced by BSP callback */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	4603      	mov	r3, r0
 800a088:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a090:	d104      	bne.n	800a09c <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  BUTTON_SW1_PIN:
      /* Note: when "EventType == TX_ON_TIMER" this GPIO is not initialized */
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a092:	2100      	movs	r1, #0
 800a094:	2002      	movs	r0, #2
 800a096:	f012 fc6f 	bl	801c978 <UTIL_SEQ_SetTask>
      break;
 800a09a:	e000      	b.n	800a09e <HAL_GPIO_EXTI_Callback+0x1e>
    default:
      break;
 800a09c:	bf00      	nop
  }
}
 800a09e:	bf00      	nop
 800a0a0:	3708      	adds	r7, #8
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
	...

0800a0a8 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a0a8:	b5b0      	push	{r4, r5, r7, lr}
 800a0aa:	b088      	sub	sp, #32
 800a0ac:	af06      	add	r7, sp, #24
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  if ((appData != NULL) || (params != NULL))
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d102      	bne.n	800a0be <OnRxData+0x16>
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d072      	beq.n	800a1a4 <OnRxData+0xfc>
  {
    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 800a0be:	4b3e      	ldr	r3, [pc, #248]	; (800a1b8 <OnRxData+0x110>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	2002      	movs	r0, #2
 800a0c6:	f012 f82f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	683a      	ldr	r2, [r7, #0]
 800a0d0:	f992 200c 	ldrsb.w	r2, [r2, #12]
 800a0d4:	4611      	mov	r1, r2
 800a0d6:	4a39      	ldr	r2, [pc, #228]	; (800a1bc <OnRxData+0x114>)
 800a0d8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a0dc:	6879      	ldr	r1, [r7, #4]
 800a0de:	7809      	ldrb	r1, [r1, #0]
 800a0e0:	4608      	mov	r0, r1
 800a0e2:	6839      	ldr	r1, [r7, #0]
 800a0e4:	f991 1002 	ldrsb.w	r1, [r1, #2]
 800a0e8:	460c      	mov	r4, r1
 800a0ea:	6839      	ldr	r1, [r7, #0]
 800a0ec:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800a0f0:	460d      	mov	r5, r1
 800a0f2:	6839      	ldr	r1, [r7, #0]
 800a0f4:	f991 1004 	ldrsb.w	r1, [r1, #4]
 800a0f8:	9105      	str	r1, [sp, #20]
 800a0fa:	9504      	str	r5, [sp, #16]
 800a0fc:	9403      	str	r4, [sp, #12]
 800a0fe:	9002      	str	r0, [sp, #8]
 800a100:	9201      	str	r2, [sp, #4]
 800a102:	9300      	str	r3, [sp, #0]
 800a104:	4b2e      	ldr	r3, [pc, #184]	; (800a1c0 <OnRxData+0x118>)
 800a106:	2200      	movs	r2, #0
 800a108:	2100      	movs	r1, #0
 800a10a:	2003      	movs	r0, #3
 800a10c:	f012 f80c 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	2b02      	cmp	r3, #2
 800a116:	d021      	beq.n	800a15c <OnRxData+0xb4>
 800a118:	2b03      	cmp	r3, #3
 800a11a:	d145      	bne.n	800a1a8 <OnRxData+0x100>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	785b      	ldrb	r3, [r3, #1]
 800a120:	2b01      	cmp	r3, #1
 800a122:	d117      	bne.n	800a154 <OnRxData+0xac>
        {
          switch (appData->Buffer[0])
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d00e      	beq.n	800a14c <OnRxData+0xa4>
 800a12e:	2b02      	cmp	r3, #2
 800a130:	dc12      	bgt.n	800a158 <OnRxData+0xb0>
 800a132:	2b00      	cmp	r3, #0
 800a134:	d002      	beq.n	800a13c <OnRxData+0x94>
 800a136:	2b01      	cmp	r3, #1
 800a138:	d004      	beq.n	800a144 <OnRxData+0x9c>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800a13a:	e00d      	b.n	800a158 <OnRxData+0xb0>
              LmHandlerRequestClass(CLASS_A);
 800a13c:	2000      	movs	r0, #0
 800a13e:	f003 fc75 	bl	800da2c <LmHandlerRequestClass>
              break;
 800a142:	e00a      	b.n	800a15a <OnRxData+0xb2>
              LmHandlerRequestClass(CLASS_B);
 800a144:	2001      	movs	r0, #1
 800a146:	f003 fc71 	bl	800da2c <LmHandlerRequestClass>
              break;
 800a14a:	e006      	b.n	800a15a <OnRxData+0xb2>
              LmHandlerRequestClass(CLASS_C);
 800a14c:	2002      	movs	r0, #2
 800a14e:	f003 fc6d 	bl	800da2c <LmHandlerRequestClass>
              break;
 800a152:	e002      	b.n	800a15a <OnRxData+0xb2>
          }
        }
 800a154:	bf00      	nop
 800a156:	e02a      	b.n	800a1ae <OnRxData+0x106>
              break;
 800a158:	bf00      	nop
        break;
 800a15a:	e028      	b.n	800a1ae <OnRxData+0x106>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	785b      	ldrb	r3, [r3, #1]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d123      	bne.n	800a1ac <OnRxData+0x104>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	4b14      	ldr	r3, [pc, #80]	; (800a1c4 <OnRxData+0x11c>)
 800a172:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 800a174:	4b13      	ldr	r3, [pc, #76]	; (800a1c4 <OnRxData+0x11c>)
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d109      	bne.n	800a190 <OnRxData+0xe8>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 800a17c:	4b12      	ldr	r3, [pc, #72]	; (800a1c8 <OnRxData+0x120>)
 800a17e:	2200      	movs	r2, #0
 800a180:	2100      	movs	r1, #0
 800a182:	2003      	movs	r0, #3
 800a184:	f011 ffd0 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
            BSP_LED_Off(LED_RED) ;
 800a188:	2000      	movs	r0, #0
 800a18a:	f7f8 fa99 	bl	80026c0 <BSP_LED_Off>
          {
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
            BSP_LED_On(LED_RED) ;
          }
        }
        break;
 800a18e:	e00d      	b.n	800a1ac <OnRxData+0x104>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a190:	4b0e      	ldr	r3, [pc, #56]	; (800a1cc <OnRxData+0x124>)
 800a192:	2200      	movs	r2, #0
 800a194:	2100      	movs	r1, #0
 800a196:	2003      	movs	r0, #3
 800a198:	f011 ffc6 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
            BSP_LED_On(LED_RED) ;
 800a19c:	2000      	movs	r0, #0
 800a19e:	f7f8 fa79 	bl	8002694 <BSP_LED_On>
        break;
 800a1a2:	e003      	b.n	800a1ac <OnRxData+0x104>

      default:

        break;
    }
  }
 800a1a4:	bf00      	nop
 800a1a6:	e002      	b.n	800a1ae <OnRxData+0x106>
        break;
 800a1a8:	bf00      	nop
 800a1aa:	e000      	b.n	800a1ae <OnRxData+0x106>
        break;
 800a1ac:	bf00      	nop
  /* USER CODE END OnRxData_1 */
}
 800a1ae:	bf00      	nop
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bdb0      	pop	{r4, r5, r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	0801d980 	.word	0x0801d980
 800a1bc:	20000068 	.word	0x20000068
 800a1c0:	0801d9b4 	.word	0x0801d9b4
 800a1c4:	20000d8a 	.word	0x20000d8a
 800a1c8:	0801d9fc 	.word	0x0801d9fc
 800a1cc:	0801da08 	.word	0x0801da08

0800a1d0 <SendTxData>:

static void SendTxData(void)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b088      	sub	sp, #32
 800a1d4:	af02      	add	r7, sp, #8
	DHT_DataTypedef DHT11_Data;

	//float temp=0;
	//float hum=0;

     DHT_GetData(&DHT11_Data);
 800a1d6:	f107 0308 	add.w	r3, r7, #8
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7ff fe6c 	bl	8009eb8 <DHT_GetData>
     temp = (DHT11_Data.Temperature)/10;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	4934      	ldr	r1, [pc, #208]	; (800a2b4 <SendTxData+0xe4>)
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f7f6 fc01 	bl	80009ec <__aeabi_fdiv>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	4b32      	ldr	r3, [pc, #200]	; (800a2b8 <SendTxData+0xe8>)
 800a1f0:	601a      	str	r2, [r3, #0]
 	 hum = DHT11_Data.Humidity;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	4a31      	ldr	r2, [pc, #196]	; (800a2bc <SendTxData+0xec>)
 800a1f6:	6013      	str	r3, [r2, #0]
 	 HAL_Delay(3000);
 800a1f8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800a1fc:	f7f7 fcd3 	bl	8001ba6 <HAL_Delay>

	int8_t temperature= (int8_t) temp;
 800a200:	4b2d      	ldr	r3, [pc, #180]	; (800a2b8 <SendTxData+0xe8>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4618      	mov	r0, r3
 800a206:	f7f6 fc8d 	bl	8000b24 <__aeabi_f2iz>
 800a20a:	4603      	mov	r3, r0
 800a20c:	75fb      	strb	r3, [r7, #23]
	int16_t humidity = (int16_t) hum;
 800a20e:	4b2b      	ldr	r3, [pc, #172]	; (800a2bc <SendTxData+0xec>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4618      	mov	r0, r3
 800a214:	f7f6 fc86 	bl	8000b24 <__aeabi_f2iz>
 800a218:	4603      	mov	r3, r0
 800a21a:	82bb      	strh	r3, [r7, #20]
	// temperature = *((uint16_t*)&temp);
	 // humidity = *((uint16_t*)&hum);


  //sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a21c:	2300      	movs	r3, #0
 800a21e:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else

  uint32_t i = 0;
 800a220:	2300      	movs	r3, #0
 800a222:	613b      	str	r3, [r7, #16]

 // EnvSensors_Read(&sensor_data);
 // temperature = (SYS_GetTemperatureLevel() >> 8);


  AppData.Port = LORAWAN_USER_APP_PORT;
 800a224:	4b26      	ldr	r3, [pc, #152]	; (800a2c0 <SendTxData+0xf0>)
 800a226:	2202      	movs	r2, #2
 800a228:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
*******************/

  AppData.Buffer[i++] = temperature;
 800a22a:	4b25      	ldr	r3, [pc, #148]	; (800a2c0 <SendTxData+0xf0>)
 800a22c:	685a      	ldr	r2, [r3, #4]
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	1c59      	adds	r1, r3, #1
 800a232:	6139      	str	r1, [r7, #16]
 800a234:	4413      	add	r3, r2
 800a236:	7dfa      	ldrb	r2, [r7, #23]
 800a238:	701a      	strb	r2, [r3, #0]
  //AppData.Buffer[i++] = humidity;

  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800a23a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a23e:	121b      	asrs	r3, r3, #8
 800a240:	b218      	sxth	r0, r3
 800a242:	4b1f      	ldr	r3, [pc, #124]	; (800a2c0 <SendTxData+0xf0>)
 800a244:	685a      	ldr	r2, [r3, #4]
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	1c59      	adds	r1, r3, #1
 800a24a:	6139      	str	r1, [r7, #16]
 800a24c:	4413      	add	r3, r2
 800a24e:	b2c2      	uxtb	r2, r0
 800a250:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800a252:	4b1b      	ldr	r3, [pc, #108]	; (800a2c0 <SendTxData+0xf0>)
 800a254:	685a      	ldr	r2, [r3, #4]
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	1c59      	adds	r1, r3, #1
 800a25a:	6139      	str	r1, [r7, #16]
 800a25c:	4413      	add	r3, r2
 800a25e:	8aba      	ldrh	r2, [r7, #20]
 800a260:	b2d2      	uxtb	r2, r2
 800a262:	701a      	strb	r2, [r3, #0]

  AppData.BufferSize = i;
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	b2da      	uxtb	r2, r3
 800a268:	4b15      	ldr	r3, [pc, #84]	; (800a2c0 <SendTxData+0xf0>)
 800a26a:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 800a26c:	1d3a      	adds	r2, r7, #4
 800a26e:	2300      	movs	r3, #0
 800a270:	2101      	movs	r1, #1
 800a272:	4813      	ldr	r0, [pc, #76]	; (800a2c0 <SendTxData+0xf0>)
 800a274:	f003 faee 	bl	800d854 <LmHandlerSend>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d106      	bne.n	800a28c <SendTxData+0xbc>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800a27e:	4b11      	ldr	r3, [pc, #68]	; (800a2c4 <SendTxData+0xf4>)
 800a280:	2201      	movs	r2, #1
 800a282:	2100      	movs	r1, #0
 800a284:	2001      	movs	r0, #1
 800a286:	f011 ff4f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
  {
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }

  /* USER CODE END SendTxData_1 */
}
 800a28a:	e00e      	b.n	800a2aa <SendTxData+0xda>
  else if (nextTxIn > 0)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00b      	beq.n	800a2aa <SendTxData+0xda>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a0c      	ldr	r2, [pc, #48]	; (800a2c8 <SendTxData+0xf8>)
 800a296:	fba2 2303 	umull	r2, r3, r2, r3
 800a29a:	099b      	lsrs	r3, r3, #6
 800a29c:	9300      	str	r3, [sp, #0]
 800a29e:	4b0b      	ldr	r3, [pc, #44]	; (800a2cc <SendTxData+0xfc>)
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	2100      	movs	r1, #0
 800a2a4:	2001      	movs	r0, #1
 800a2a6:	f011 ff3f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800a2aa:	bf00      	nop
 800a2ac:	3718      	adds	r7, #24
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}
 800a2b2:	bf00      	nop
 800a2b4:	41200000 	.word	0x41200000
 800a2b8:	20000a28 	.word	0x20000a28
 800a2bc:	20000a2c 	.word	0x20000a2c
 800a2c0:	20000060 	.word	0x20000060
 800a2c4:	0801da14 	.word	0x0801da14
 800a2c8:	10624dd3 	.word	0x10624dd3
 800a2cc:	0801da24 	.word	0x0801da24

0800a2d0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a2d8:	2100      	movs	r1, #0
 800a2da:	2002      	movs	r0, #2
 800a2dc:	f012 fb4c 	bl	801c978 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800a2e0:	4803      	ldr	r0, [pc, #12]	; (800a2f0 <OnTxTimerEvent+0x20>)
 800a2e2:	f012 fd5d 	bl	801cda0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800a2e6:	bf00      	nop
 800a2e8:	3708      	adds	r7, #8
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	20000c80 	.word	0x20000c80

0800a2f4 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b086      	sub	sp, #24
 800a2f8:	af04      	add	r7, sp, #16
 800a2fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d03e      	beq.n	800a380 <OnTxData+0x8c>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d03a      	beq.n	800a380 <OnTxData+0x8c>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800a30a:	4b1f      	ldr	r3, [pc, #124]	; (800a388 <OnTxData+0x94>)
 800a30c:	2200      	movs	r2, #0
 800a30e:	2100      	movs	r1, #0
 800a310:	2002      	movs	r0, #2
 800a312:	f011 ff09 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	687a      	ldr	r2, [r7, #4]
 800a31c:	7b12      	ldrb	r2, [r2, #12]
 800a31e:	4611      	mov	r1, r2
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800a326:	4610      	mov	r0, r2
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	f992 2014 	ldrsb.w	r2, [r2, #20]
 800a32e:	9203      	str	r2, [sp, #12]
 800a330:	9002      	str	r0, [sp, #8]
 800a332:	9101      	str	r1, [sp, #4]
 800a334:	9300      	str	r3, [sp, #0]
 800a336:	4b15      	ldr	r3, [pc, #84]	; (800a38c <OnTxData+0x98>)
 800a338:	2200      	movs	r2, #0
 800a33a:	2100      	movs	r1, #0
 800a33c:	2003      	movs	r0, #3
 800a33e:	f011 fef3 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800a342:	4b13      	ldr	r3, [pc, #76]	; (800a390 <OnTxData+0x9c>)
 800a344:	2200      	movs	r2, #0
 800a346:	2100      	movs	r1, #0
 800a348:	2003      	movs	r0, #3
 800a34a:	f011 feed 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	789b      	ldrb	r3, [r3, #2]
 800a352:	2b01      	cmp	r3, #1
 800a354:	d10e      	bne.n	800a374 <OnTxData+0x80>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	78db      	ldrb	r3, [r3, #3]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <OnTxData+0x6e>
 800a35e:	4b0d      	ldr	r3, [pc, #52]	; (800a394 <OnTxData+0xa0>)
 800a360:	e000      	b.n	800a364 <OnTxData+0x70>
 800a362:	4b0d      	ldr	r3, [pc, #52]	; (800a398 <OnTxData+0xa4>)
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	4b0d      	ldr	r3, [pc, #52]	; (800a39c <OnTxData+0xa8>)
 800a368:	2200      	movs	r2, #0
 800a36a:	2100      	movs	r1, #0
 800a36c:	2003      	movs	r0, #3
 800a36e:	f011 fedb 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800a372:	e005      	b.n	800a380 <OnTxData+0x8c>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800a374:	4b0a      	ldr	r3, [pc, #40]	; (800a3a0 <OnTxData+0xac>)
 800a376:	2200      	movs	r2, #0
 800a378:	2100      	movs	r1, #0
 800a37a:	2003      	movs	r0, #3
 800a37c:	f011 fed4 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800a380:	bf00      	nop
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}
 800a388:	0801da44 	.word	0x0801da44
 800a38c:	0801da78 	.word	0x0801da78
 800a390:	0801daac 	.word	0x0801daac
 800a394:	0801dabc 	.word	0x0801dabc
 800a398:	0801dac0 	.word	0x0801dac0
 800a39c:	0801dac8 	.word	0x0801dac8
 800a3a0:	0801dadc 	.word	0x0801dadc

0800a3a4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d022      	beq.n	800a3f8 <OnJoinRequest+0x54>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d117      	bne.n	800a3ec <OnJoinRequest+0x48>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800a3bc:	4b10      	ldr	r3, [pc, #64]	; (800a400 <OnJoinRequest+0x5c>)
 800a3be:	2200      	movs	r2, #0
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	2002      	movs	r0, #2
 800a3c4:	f011 feb0 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	789b      	ldrb	r3, [r3, #2]
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d106      	bne.n	800a3de <OnJoinRequest+0x3a>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800a3d0:	4b0c      	ldr	r3, [pc, #48]	; (800a404 <OnJoinRequest+0x60>)
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	2002      	movs	r0, #2
 800a3d8:	f011 fea6 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800a3dc:	e00c      	b.n	800a3f8 <OnJoinRequest+0x54>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800a3de:	4b0a      	ldr	r3, [pc, #40]	; (800a408 <OnJoinRequest+0x64>)
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	2100      	movs	r1, #0
 800a3e4:	2002      	movs	r0, #2
 800a3e6:	f011 fe9f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800a3ea:	e005      	b.n	800a3f8 <OnJoinRequest+0x54>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800a3ec:	4b07      	ldr	r3, [pc, #28]	; (800a40c <OnJoinRequest+0x68>)
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	2100      	movs	r1, #0
 800a3f2:	2002      	movs	r0, #2
 800a3f4:	f011 fe98 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800a3f8:	bf00      	nop
 800a3fa:	3708      	adds	r7, #8
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}
 800a400:	0801daec 	.word	0x0801daec
 800a404:	0801db04 	.word	0x0801db04
 800a408:	0801db24 	.word	0x0801db24
 800a40c:	0801db44 	.word	0x0801db44

0800a410 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800a414:	2100      	movs	r1, #0
 800a416:	2001      	movs	r0, #1
 800a418:	f012 faae 	bl	801c978 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800a41c:	bf00      	nop
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800a424:	4b18      	ldr	r3, [pc, #96]	; (800a488 <LoraInfo_Init+0x68>)
 800a426:	2200      	movs	r2, #0
 800a428:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800a42a:	4b17      	ldr	r3, [pc, #92]	; (800a488 <LoraInfo_Init+0x68>)
 800a42c:	2200      	movs	r2, #0
 800a42e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800a430:	4b15      	ldr	r3, [pc, #84]	; (800a488 <LoraInfo_Init+0x68>)
 800a432:	2200      	movs	r2, #0
 800a434:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800a436:	4b14      	ldr	r3, [pc, #80]	; (800a488 <LoraInfo_Init+0x68>)
 800a438:	2200      	movs	r2, #0
 800a43a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 800a43c:	4b12      	ldr	r3, [pc, #72]	; (800a488 <LoraInfo_Init+0x68>)
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	f043 0320 	orr.w	r3, r3, #32
 800a444:	4a10      	ldr	r2, [pc, #64]	; (800a488 <LoraInfo_Init+0x68>)
 800a446:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 800a448:	4b0f      	ldr	r3, [pc, #60]	; (800a488 <LoraInfo_Init+0x68>)
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a450:	4a0d      	ldr	r2, [pc, #52]	; (800a488 <LoraInfo_Init+0x68>)
 800a452:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800a454:	4b0c      	ldr	r3, [pc, #48]	; (800a488 <LoraInfo_Init+0x68>)
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10c      	bne.n	800a476 <LoraInfo_Init+0x56>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800a45c:	4b0b      	ldr	r3, [pc, #44]	; (800a48c <LoraInfo_Init+0x6c>)
 800a45e:	2200      	movs	r2, #0
 800a460:	2100      	movs	r1, #0
 800a462:	2000      	movs	r0, #0
 800a464:	f011 fe60 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800a468:	bf00      	nop
 800a46a:	f011 fe4b 	bl	801c104 <UTIL_ADV_TRACE_IsBufferEmpty>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b01      	cmp	r3, #1
 800a472:	d1fa      	bne.n	800a46a <LoraInfo_Init+0x4a>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800a474:	e7fe      	b.n	800a474 <LoraInfo_Init+0x54>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800a476:	4b04      	ldr	r3, [pc, #16]	; (800a488 <LoraInfo_Init+0x68>)
 800a478:	2200      	movs	r2, #0
 800a47a:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800a47c:	4b02      	ldr	r3, [pc, #8]	; (800a488 <LoraInfo_Init+0x68>)
 800a47e:	2203      	movs	r2, #3
 800a480:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800a482:	bf00      	nop
 800a484:	bd80      	pop	{r7, pc}
 800a486:	bf00      	nop
 800a488:	20000d8c 	.word	0x20000d8c
 800a48c:	0801db9c 	.word	0x0801db9c

0800a490 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800a490:	b480      	push	{r7}
 800a492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800a494:	4b02      	ldr	r3, [pc, #8]	; (800a4a0 <LoraInfo_GetPtr+0x10>)
}
 800a496:	4618      	mov	r0, r3
 800a498:	46bd      	mov	sp, r7
 800a49a:	bc80      	pop	{r7}
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	20000d8c 	.word	0x20000d8c

0800a4a4 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_Init();
 800a4a8:	f7f8 f9b5 	bl	8002816 <BSP_RADIO_Init>
 800a4ac:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	bd80      	pop	{r7, pc}

0800a4b2 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800a4b2:	b580      	push	{r7, lr}
 800a4b4:	b082      	sub	sp, #8
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	71fb      	strb	r3, [r7, #7]
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800a4bc:	79fb      	ldrb	r3, [r7, #7]
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f7f8 f9de 	bl	8002880 <BSP_RADIO_ConfigRFSwitch>
 800a4c4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3708      	adds	r7, #8
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_GetTxConfig();
 800a4d2:	f7f8 fa23 	bl	800291c <BSP_RADIO_GetTxConfig>
 800a4d6:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsTCXO();
 800a4e0:	f7f8 fa23 	bl	800292a <BSP_RADIO_IsTCXO>
 800a4e4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	bd80      	pop	{r7, pc}

0800a4ea <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800a4ea:	b580      	push	{r7, lr}
 800a4ec:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsDCDC();
 800a4ee:	f7f8 fa23 	bl	8002938 <BSP_RADIO_IsDCDC>
 800a4f2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	4603      	mov	r3, r0
 800a500:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a502:	2300      	movs	r3, #0
 800a504:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a506:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a50a:	2b84      	cmp	r3, #132	; 0x84
 800a50c:	d005      	beq.n	800a51a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a50e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	4413      	add	r3, r2
 800a516:	3303      	adds	r3, #3
 800a518:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a51a:	68fb      	ldr	r3, [r7, #12]
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	bc80      	pop	{r7}
 800a524:	4770      	bx	lr

0800a526 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a52a:	f000 fad9 	bl	800aae0 <vTaskStartScheduler>
  
  return osOK;
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	bd80      	pop	{r7, pc}

0800a534 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a536:	b089      	sub	sp, #36	; 0x24
 800a538:	af04      	add	r7, sp, #16
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d020      	beq.n	800a588 <osThreadCreate+0x54>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d01c      	beq.n	800a588 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	685c      	ldr	r4, [r3, #4]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681d      	ldr	r5, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	691e      	ldr	r6, [r3, #16]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a560:	4618      	mov	r0, r3
 800a562:	f7ff ffc9 	bl	800a4f8 <makeFreeRtosPriority>
 800a566:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	695b      	ldr	r3, [r3, #20]
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a570:	9202      	str	r2, [sp, #8]
 800a572:	9301      	str	r3, [sp, #4]
 800a574:	9100      	str	r1, [sp, #0]
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	4632      	mov	r2, r6
 800a57a:	4629      	mov	r1, r5
 800a57c:	4620      	mov	r0, r4
 800a57e:	f000 f8e8 	bl	800a752 <xTaskCreateStatic>
 800a582:	4603      	mov	r3, r0
 800a584:	60fb      	str	r3, [r7, #12]
 800a586:	e01c      	b.n	800a5c2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	685c      	ldr	r4, [r3, #4]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a594:	b29e      	uxth	r6, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7ff ffab 	bl	800a4f8 <makeFreeRtosPriority>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	f107 030c 	add.w	r3, r7, #12
 800a5a8:	9301      	str	r3, [sp, #4]
 800a5aa:	9200      	str	r2, [sp, #0]
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	4632      	mov	r2, r6
 800a5b0:	4629      	mov	r1, r5
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	f000 f92a 	bl	800a80c <xTaskCreate>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d001      	beq.n	800a5c2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	e000      	b.n	800a5c4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3714      	adds	r7, #20
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a5cc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <osDelay+0x16>
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	e000      	b.n	800a5e4 <osDelay+0x18>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f000 fa47 	bl	800aa78 <vTaskDelay>
  
  return osOK;
 800a5ea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3710      	adds	r7, #16
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b083      	sub	sp, #12
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f103 0208 	add.w	r2, r3, #8
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f04f 32ff 	mov.w	r2, #4294967295
 800a60c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f103 0208 	add.w	r2, r3, #8
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f103 0208 	add.w	r2, r3, #8
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2200      	movs	r2, #0
 800a626:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a628:	bf00      	nop
 800a62a:	370c      	adds	r7, #12
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bc80      	pop	{r7}
 800a630:	4770      	bx	lr

0800a632 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a632:	b480      	push	{r7}
 800a634:	b083      	sub	sp, #12
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2200      	movs	r2, #0
 800a63e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	bc80      	pop	{r7}
 800a648:	4770      	bx	lr

0800a64a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a64a:	b480      	push	{r7}
 800a64c:	b085      	sub	sp, #20
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
 800a652:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	68fa      	ldr	r2, [r7, #12]
 800a65e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	689a      	ldr	r2, [r3, #8]
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	683a      	ldr	r2, [r7, #0]
 800a66e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	683a      	ldr	r2, [r7, #0]
 800a674:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	1c5a      	adds	r2, r3, #1
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	601a      	str	r2, [r3, #0]
}
 800a686:	bf00      	nop
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bc80      	pop	{r7}
 800a68e:	4770      	bx	lr

0800a690 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a6:	d103      	bne.n	800a6b0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	60fb      	str	r3, [r7, #12]
 800a6ae:	e00c      	b.n	800a6ca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	3308      	adds	r3, #8
 800a6b4:	60fb      	str	r3, [r7, #12]
 800a6b6:	e002      	b.n	800a6be <vListInsert+0x2e>
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	685b      	ldr	r3, [r3, #4]
 800a6bc:	60fb      	str	r3, [r7, #12]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d2f6      	bcs.n	800a6b8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	683a      	ldr	r2, [r7, #0]
 800a6d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	68fa      	ldr	r2, [r7, #12]
 800a6de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	683a      	ldr	r2, [r7, #0]
 800a6e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	1c5a      	adds	r2, r3, #1
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	601a      	str	r2, [r3, #0]
}
 800a6f6:	bf00      	nop
 800a6f8:	3714      	adds	r7, #20
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bc80      	pop	{r7}
 800a6fe:	4770      	bx	lr

0800a700 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	691b      	ldr	r3, [r3, #16]
 800a70c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	685b      	ldr	r3, [r3, #4]
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	6892      	ldr	r2, [r2, #8]
 800a716:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	6852      	ldr	r2, [r2, #4]
 800a720:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	429a      	cmp	r2, r3
 800a72a:	d103      	bne.n	800a734 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	689a      	ldr	r2, [r3, #8]
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	1e5a      	subs	r2, r3, #1
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3714      	adds	r7, #20
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bc80      	pop	{r7}
 800a750:	4770      	bx	lr

0800a752 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a752:	b580      	push	{r7, lr}
 800a754:	b08e      	sub	sp, #56	; 0x38
 800a756:	af04      	add	r7, sp, #16
 800a758:	60f8      	str	r0, [r7, #12]
 800a75a:	60b9      	str	r1, [r7, #8]
 800a75c:	607a      	str	r2, [r7, #4]
 800a75e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a762:	2b00      	cmp	r3, #0
 800a764:	d10a      	bne.n	800a77c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a76a:	f383 8811 	msr	BASEPRI, r3
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a778:	bf00      	nop
 800a77a:	e7fe      	b.n	800a77a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d10a      	bne.n	800a798 <xTaskCreateStatic+0x46>
	__asm volatile
 800a782:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a786:	f383 8811 	msr	BASEPRI, r3
 800a78a:	f3bf 8f6f 	isb	sy
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	61fb      	str	r3, [r7, #28]
}
 800a794:	bf00      	nop
 800a796:	e7fe      	b.n	800a796 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a798:	2354      	movs	r3, #84	; 0x54
 800a79a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	2b54      	cmp	r3, #84	; 0x54
 800a7a0:	d00a      	beq.n	800a7b8 <xTaskCreateStatic+0x66>
	__asm volatile
 800a7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a6:	f383 8811 	msr	BASEPRI, r3
 800a7aa:	f3bf 8f6f 	isb	sy
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	61bb      	str	r3, [r7, #24]
}
 800a7b4:	bf00      	nop
 800a7b6:	e7fe      	b.n	800a7b6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a7b8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a7ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d01e      	beq.n	800a7fe <xTaskCreateStatic+0xac>
 800a7c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d01b      	beq.n	800a7fe <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7ce:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a7d8:	2300      	movs	r3, #0
 800a7da:	9303      	str	r3, [sp, #12]
 800a7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7de:	9302      	str	r3, [sp, #8]
 800a7e0:	f107 0314 	add.w	r3, r7, #20
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7e8:	9300      	str	r3, [sp, #0]
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	68b9      	ldr	r1, [r7, #8]
 800a7f0:	68f8      	ldr	r0, [r7, #12]
 800a7f2:	f000 f850 	bl	800a896 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7f8:	f000 f8d4 	bl	800a9a4 <prvAddNewTaskToReadyList>
 800a7fc:	e001      	b.n	800a802 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a7fe:	2300      	movs	r3, #0
 800a800:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a802:	697b      	ldr	r3, [r7, #20]
	}
 800a804:	4618      	mov	r0, r3
 800a806:	3728      	adds	r7, #40	; 0x28
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08c      	sub	sp, #48	; 0x30
 800a810:	af04      	add	r7, sp, #16
 800a812:	60f8      	str	r0, [r7, #12]
 800a814:	60b9      	str	r1, [r7, #8]
 800a816:	603b      	str	r3, [r7, #0]
 800a818:	4613      	mov	r3, r2
 800a81a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a81c:	88fb      	ldrh	r3, [r7, #6]
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	4618      	mov	r0, r3
 800a822:	f001 f823 	bl	800b86c <pvPortMalloc>
 800a826:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d00e      	beq.n	800a84c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a82e:	2054      	movs	r0, #84	; 0x54
 800a830:	f001 f81c 	bl	800b86c <pvPortMalloc>
 800a834:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d003      	beq.n	800a844 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a83c:	69fb      	ldr	r3, [r7, #28]
 800a83e:	697a      	ldr	r2, [r7, #20]
 800a840:	631a      	str	r2, [r3, #48]	; 0x30
 800a842:	e005      	b.n	800a850 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a844:	6978      	ldr	r0, [r7, #20]
 800a846:	f001 f8d5 	bl	800b9f4 <vPortFree>
 800a84a:	e001      	b.n	800a850 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a84c:	2300      	movs	r3, #0
 800a84e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a850:	69fb      	ldr	r3, [r7, #28]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d017      	beq.n	800a886 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a856:	69fb      	ldr	r3, [r7, #28]
 800a858:	2200      	movs	r2, #0
 800a85a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a85e:	88fa      	ldrh	r2, [r7, #6]
 800a860:	2300      	movs	r3, #0
 800a862:	9303      	str	r3, [sp, #12]
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	9302      	str	r3, [sp, #8]
 800a868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86a:	9301      	str	r3, [sp, #4]
 800a86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a86e:	9300      	str	r3, [sp, #0]
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	68b9      	ldr	r1, [r7, #8]
 800a874:	68f8      	ldr	r0, [r7, #12]
 800a876:	f000 f80e 	bl	800a896 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a87a:	69f8      	ldr	r0, [r7, #28]
 800a87c:	f000 f892 	bl	800a9a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a880:	2301      	movs	r3, #1
 800a882:	61bb      	str	r3, [r7, #24]
 800a884:	e002      	b.n	800a88c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a886:	f04f 33ff 	mov.w	r3, #4294967295
 800a88a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a88c:	69bb      	ldr	r3, [r7, #24]
	}
 800a88e:	4618      	mov	r0, r3
 800a890:	3720      	adds	r7, #32
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b088      	sub	sp, #32
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	60f8      	str	r0, [r7, #12]
 800a89e:	60b9      	str	r1, [r7, #8]
 800a8a0:	607a      	str	r2, [r7, #4]
 800a8a2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a8ae:	3b01      	subs	r3, #1
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	4413      	add	r3, r2
 800a8b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a8b6:	69bb      	ldr	r3, [r7, #24]
 800a8b8:	f023 0307 	bic.w	r3, r3, #7
 800a8bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	f003 0307 	and.w	r3, r3, #7
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d00a      	beq.n	800a8de <prvInitialiseNewTask+0x48>
	__asm volatile
 800a8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8cc:	f383 8811 	msr	BASEPRI, r3
 800a8d0:	f3bf 8f6f 	isb	sy
 800a8d4:	f3bf 8f4f 	dsb	sy
 800a8d8:	617b      	str	r3, [r7, #20]
}
 800a8da:	bf00      	nop
 800a8dc:	e7fe      	b.n	800a8dc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d01f      	beq.n	800a924 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	61fb      	str	r3, [r7, #28]
 800a8e8:	e012      	b.n	800a910 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8ea:	68ba      	ldr	r2, [r7, #8]
 800a8ec:	69fb      	ldr	r3, [r7, #28]
 800a8ee:	4413      	add	r3, r2
 800a8f0:	7819      	ldrb	r1, [r3, #0]
 800a8f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	3334      	adds	r3, #52	; 0x34
 800a8fa:	460a      	mov	r2, r1
 800a8fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	4413      	add	r3, r2
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d006      	beq.n	800a918 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	3301      	adds	r3, #1
 800a90e:	61fb      	str	r3, [r7, #28]
 800a910:	69fb      	ldr	r3, [r7, #28]
 800a912:	2b0f      	cmp	r3, #15
 800a914:	d9e9      	bls.n	800a8ea <prvInitialiseNewTask+0x54>
 800a916:	e000      	b.n	800a91a <prvInitialiseNewTask+0x84>
			{
				break;
 800a918:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a922:	e003      	b.n	800a92c <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a926:	2200      	movs	r2, #0
 800a928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92e:	2b06      	cmp	r3, #6
 800a930:	d901      	bls.n	800a936 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a932:	2306      	movs	r3, #6
 800a934:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a93a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a940:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a944:	2200      	movs	r2, #0
 800a946:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94a:	3304      	adds	r3, #4
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7ff fe70 	bl	800a632 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a954:	3318      	adds	r3, #24
 800a956:	4618      	mov	r0, r3
 800a958:	f7ff fe6b 	bl	800a632 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a95c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a95e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a960:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a964:	f1c3 0207 	rsb	r2, r3, #7
 800a968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a970:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a974:	2200      	movs	r2, #0
 800a976:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a97a:	2200      	movs	r2, #0
 800a97c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	68f9      	ldr	r1, [r7, #12]
 800a984:	69b8      	ldr	r0, [r7, #24]
 800a986:	f000 fcd7 	bl	800b338 <pxPortInitialiseStack>
 800a98a:	4602      	mov	r2, r0
 800a98c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a98e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a992:	2b00      	cmp	r3, #0
 800a994:	d002      	beq.n	800a99c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a99a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a99c:	bf00      	nop
 800a99e:	3720      	adds	r7, #32
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a9ac:	f000 fdb6 	bl	800b51c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a9b0:	4b2a      	ldr	r3, [pc, #168]	; (800aa5c <prvAddNewTaskToReadyList+0xb8>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	4a29      	ldr	r2, [pc, #164]	; (800aa5c <prvAddNewTaskToReadyList+0xb8>)
 800a9b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a9ba:	4b29      	ldr	r3, [pc, #164]	; (800aa60 <prvAddNewTaskToReadyList+0xbc>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d109      	bne.n	800a9d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a9c2:	4a27      	ldr	r2, [pc, #156]	; (800aa60 <prvAddNewTaskToReadyList+0xbc>)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9c8:	4b24      	ldr	r3, [pc, #144]	; (800aa5c <prvAddNewTaskToReadyList+0xb8>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d110      	bne.n	800a9f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9d0:	f000 fb70 	bl	800b0b4 <prvInitialiseTaskLists>
 800a9d4:	e00d      	b.n	800a9f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9d6:	4b23      	ldr	r3, [pc, #140]	; (800aa64 <prvAddNewTaskToReadyList+0xc0>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d109      	bne.n	800a9f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a9de:	4b20      	ldr	r3, [pc, #128]	; (800aa60 <prvAddNewTaskToReadyList+0xbc>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d802      	bhi.n	800a9f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a9ec:	4a1c      	ldr	r2, [pc, #112]	; (800aa60 <prvAddNewTaskToReadyList+0xbc>)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a9f2:	4b1d      	ldr	r3, [pc, #116]	; (800aa68 <prvAddNewTaskToReadyList+0xc4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	4a1b      	ldr	r2, [pc, #108]	; (800aa68 <prvAddNewTaskToReadyList+0xc4>)
 800a9fa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa00:	2201      	movs	r2, #1
 800aa02:	409a      	lsls	r2, r3
 800aa04:	4b19      	ldr	r3, [pc, #100]	; (800aa6c <prvAddNewTaskToReadyList+0xc8>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	4a18      	ldr	r2, [pc, #96]	; (800aa6c <prvAddNewTaskToReadyList+0xc8>)
 800aa0c:	6013      	str	r3, [r2, #0]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa12:	4613      	mov	r3, r2
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	4413      	add	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	4a15      	ldr	r2, [pc, #84]	; (800aa70 <prvAddNewTaskToReadyList+0xcc>)
 800aa1c:	441a      	add	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	3304      	adds	r3, #4
 800aa22:	4619      	mov	r1, r3
 800aa24:	4610      	mov	r0, r2
 800aa26:	f7ff fe10 	bl	800a64a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa2a:	f000 fda7 	bl	800b57c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa2e:	4b0d      	ldr	r3, [pc, #52]	; (800aa64 <prvAddNewTaskToReadyList+0xc0>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00e      	beq.n	800aa54 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa36:	4b0a      	ldr	r3, [pc, #40]	; (800aa60 <prvAddNewTaskToReadyList+0xbc>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d207      	bcs.n	800aa54 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa44:	4b0b      	ldr	r3, [pc, #44]	; (800aa74 <prvAddNewTaskToReadyList+0xd0>)
 800aa46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa4a:	601a      	str	r2, [r3, #0]
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa54:	bf00      	nop
 800aa56:	3708      	adds	r7, #8
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	20000e9c 	.word	0x20000e9c
 800aa60:	20000d9c 	.word	0x20000d9c
 800aa64:	20000ea8 	.word	0x20000ea8
 800aa68:	20000eb8 	.word	0x20000eb8
 800aa6c:	20000ea4 	.word	0x20000ea4
 800aa70:	20000da0 	.word	0x20000da0
 800aa74:	e000ed04 	.word	0xe000ed04

0800aa78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aa80:	2300      	movs	r3, #0
 800aa82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d017      	beq.n	800aaba <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aa8a:	4b13      	ldr	r3, [pc, #76]	; (800aad8 <vTaskDelay+0x60>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00a      	beq.n	800aaa8 <vTaskDelay+0x30>
	__asm volatile
 800aa92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa96:	f383 8811 	msr	BASEPRI, r3
 800aa9a:	f3bf 8f6f 	isb	sy
 800aa9e:	f3bf 8f4f 	dsb	sy
 800aaa2:	60bb      	str	r3, [r7, #8]
}
 800aaa4:	bf00      	nop
 800aaa6:	e7fe      	b.n	800aaa6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aaa8:	f000 f87a 	bl	800aba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aaac:	2100      	movs	r1, #0
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f000 fbdc 	bl	800b26c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aab4:	f000 f8bc 	bl	800ac30 <xTaskResumeAll>
 800aab8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d107      	bne.n	800aad0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aac0:	4b06      	ldr	r3, [pc, #24]	; (800aadc <vTaskDelay+0x64>)
 800aac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aac6:	601a      	str	r2, [r3, #0]
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aad0:	bf00      	nop
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	20000ec4 	.word	0x20000ec4
 800aadc:	e000ed04 	.word	0xe000ed04

0800aae0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b08a      	sub	sp, #40	; 0x28
 800aae4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aae6:	2300      	movs	r3, #0
 800aae8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aaea:	2300      	movs	r3, #0
 800aaec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aaee:	463a      	mov	r2, r7
 800aaf0:	1d39      	adds	r1, r7, #4
 800aaf2:	f107 0308 	add.w	r3, r7, #8
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7f6 fb8c 	bl	8001214 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aafc:	6839      	ldr	r1, [r7, #0]
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	9202      	str	r2, [sp, #8]
 800ab04:	9301      	str	r3, [sp, #4]
 800ab06:	2300      	movs	r3, #0
 800ab08:	9300      	str	r3, [sp, #0]
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	460a      	mov	r2, r1
 800ab0e:	491e      	ldr	r1, [pc, #120]	; (800ab88 <vTaskStartScheduler+0xa8>)
 800ab10:	481e      	ldr	r0, [pc, #120]	; (800ab8c <vTaskStartScheduler+0xac>)
 800ab12:	f7ff fe1e 	bl	800a752 <xTaskCreateStatic>
 800ab16:	4603      	mov	r3, r0
 800ab18:	4a1d      	ldr	r2, [pc, #116]	; (800ab90 <vTaskStartScheduler+0xb0>)
 800ab1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ab1c:	4b1c      	ldr	r3, [pc, #112]	; (800ab90 <vTaskStartScheduler+0xb0>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d002      	beq.n	800ab2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ab24:	2301      	movs	r3, #1
 800ab26:	617b      	str	r3, [r7, #20]
 800ab28:	e001      	b.n	800ab2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d116      	bne.n	800ab62 <vTaskStartScheduler+0x82>
	__asm volatile
 800ab34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab38:	f383 8811 	msr	BASEPRI, r3
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f3bf 8f4f 	dsb	sy
 800ab44:	613b      	str	r3, [r7, #16]
}
 800ab46:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab48:	4b12      	ldr	r3, [pc, #72]	; (800ab94 <vTaskStartScheduler+0xb4>)
 800ab4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab50:	4b11      	ldr	r3, [pc, #68]	; (800ab98 <vTaskStartScheduler+0xb8>)
 800ab52:	2201      	movs	r2, #1
 800ab54:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab56:	4b11      	ldr	r3, [pc, #68]	; (800ab9c <vTaskStartScheduler+0xbc>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab5c:	f000 fc6c 	bl	800b438 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab60:	e00e      	b.n	800ab80 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab68:	d10a      	bne.n	800ab80 <vTaskStartScheduler+0xa0>
	__asm volatile
 800ab6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6e:	f383 8811 	msr	BASEPRI, r3
 800ab72:	f3bf 8f6f 	isb	sy
 800ab76:	f3bf 8f4f 	dsb	sy
 800ab7a:	60fb      	str	r3, [r7, #12]
}
 800ab7c:	bf00      	nop
 800ab7e:	e7fe      	b.n	800ab7e <vTaskStartScheduler+0x9e>
}
 800ab80:	bf00      	nop
 800ab82:	3718      	adds	r7, #24
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	0801dbec 	.word	0x0801dbec
 800ab8c:	0800afd9 	.word	0x0800afd9
 800ab90:	20000ec0 	.word	0x20000ec0
 800ab94:	20000ebc 	.word	0x20000ebc
 800ab98:	20000ea8 	.word	0x20000ea8
 800ab9c:	20000ea0 	.word	0x20000ea0

0800aba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aba0:	b480      	push	{r7}
 800aba2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800aba4:	4b04      	ldr	r3, [pc, #16]	; (800abb8 <vTaskSuspendAll+0x18>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	3301      	adds	r3, #1
 800abaa:	4a03      	ldr	r2, [pc, #12]	; (800abb8 <vTaskSuspendAll+0x18>)
 800abac:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800abae:	bf00      	nop
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bc80      	pop	{r7}
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop
 800abb8:	20000ec4 	.word	0x20000ec4

0800abbc <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800abc2:	2300      	movs	r3, #0
 800abc4:	60bb      	str	r3, [r7, #8]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#else
		{
			const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
 800abc6:	2301      	movs	r3, #1
 800abc8:	607b      	str	r3, [r7, #4]
			/* When port optimised task selection is used the uxTopReadyPriority
			variable is used as a bit map.  If bits other than the least
			significant bit are set then there are tasks that have a priority
			above the idle priority that are in the Ready state.  This takes
			care of the case where the co-operative scheduler is in use. */
			if( uxTopReadyPriority > uxLeastSignificantBit )
 800abca:	4b14      	ldr	r3, [pc, #80]	; (800ac1c <prvGetExpectedIdleTime+0x60>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d201      	bcs.n	800abd8 <prvGetExpectedIdleTime+0x1c>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800abd4:	2301      	movs	r3, #1
 800abd6:	60bb      	str	r3, [r7, #8]
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800abd8:	4b11      	ldr	r3, [pc, #68]	; (800ac20 <prvGetExpectedIdleTime+0x64>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d002      	beq.n	800abe8 <prvGetExpectedIdleTime+0x2c>
		{
			xReturn = 0;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60fb      	str	r3, [r7, #12]
 800abe6:	e012      	b.n	800ac0e <prvGetExpectedIdleTime+0x52>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800abe8:	4b0e      	ldr	r3, [pc, #56]	; (800ac24 <prvGetExpectedIdleTime+0x68>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2b01      	cmp	r3, #1
 800abee:	d902      	bls.n	800abf6 <prvGetExpectedIdleTime+0x3a>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	60fb      	str	r3, [r7, #12]
 800abf4:	e00b      	b.n	800ac0e <prvGetExpectedIdleTime+0x52>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d002      	beq.n	800ac02 <prvGetExpectedIdleTime+0x46>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800abfc:	2300      	movs	r3, #0
 800abfe:	60fb      	str	r3, [r7, #12]
 800ac00:	e005      	b.n	800ac0e <prvGetExpectedIdleTime+0x52>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800ac02:	4b09      	ldr	r3, [pc, #36]	; (800ac28 <prvGetExpectedIdleTime+0x6c>)
 800ac04:	681a      	ldr	r2, [r3, #0]
 800ac06:	4b09      	ldr	r3, [pc, #36]	; (800ac2c <prvGetExpectedIdleTime+0x70>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	1ad3      	subs	r3, r2, r3
 800ac0c:	60fb      	str	r3, [r7, #12]
		}

		return xReturn;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
	}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3714      	adds	r7, #20
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bc80      	pop	{r7}
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	20000ea4 	.word	0x20000ea4
 800ac20:	20000d9c 	.word	0x20000d9c
 800ac24:	20000da0 	.word	0x20000da0
 800ac28:	20000ebc 	.word	0x20000ebc
 800ac2c:	20000ea0 	.word	0x20000ea0

0800ac30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ac36:	2300      	movs	r3, #0
 800ac38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ac3e:	4b41      	ldr	r3, [pc, #260]	; (800ad44 <xTaskResumeAll+0x114>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d10a      	bne.n	800ac5c <xTaskResumeAll+0x2c>
	__asm volatile
 800ac46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4a:	f383 8811 	msr	BASEPRI, r3
 800ac4e:	f3bf 8f6f 	isb	sy
 800ac52:	f3bf 8f4f 	dsb	sy
 800ac56:	603b      	str	r3, [r7, #0]
}
 800ac58:	bf00      	nop
 800ac5a:	e7fe      	b.n	800ac5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ac5c:	f000 fc5e 	bl	800b51c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ac60:	4b38      	ldr	r3, [pc, #224]	; (800ad44 <xTaskResumeAll+0x114>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	3b01      	subs	r3, #1
 800ac66:	4a37      	ldr	r2, [pc, #220]	; (800ad44 <xTaskResumeAll+0x114>)
 800ac68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac6a:	4b36      	ldr	r3, [pc, #216]	; (800ad44 <xTaskResumeAll+0x114>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d161      	bne.n	800ad36 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ac72:	4b35      	ldr	r3, [pc, #212]	; (800ad48 <xTaskResumeAll+0x118>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d05d      	beq.n	800ad36 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac7a:	e02e      	b.n	800acda <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac7c:	4b33      	ldr	r3, [pc, #204]	; (800ad4c <xTaskResumeAll+0x11c>)
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	3318      	adds	r3, #24
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f7ff fd39 	bl	800a700 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	3304      	adds	r3, #4
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7ff fd34 	bl	800a700 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	409a      	lsls	r2, r3
 800aca0:	4b2b      	ldr	r3, [pc, #172]	; (800ad50 <xTaskResumeAll+0x120>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	4313      	orrs	r3, r2
 800aca6:	4a2a      	ldr	r2, [pc, #168]	; (800ad50 <xTaskResumeAll+0x120>)
 800aca8:	6013      	str	r3, [r2, #0]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acae:	4613      	mov	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4413      	add	r3, r2
 800acb4:	009b      	lsls	r3, r3, #2
 800acb6:	4a27      	ldr	r2, [pc, #156]	; (800ad54 <xTaskResumeAll+0x124>)
 800acb8:	441a      	add	r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	3304      	adds	r3, #4
 800acbe:	4619      	mov	r1, r3
 800acc0:	4610      	mov	r0, r2
 800acc2:	f7ff fcc2 	bl	800a64a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acca:	4b23      	ldr	r3, [pc, #140]	; (800ad58 <xTaskResumeAll+0x128>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d302      	bcc.n	800acda <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800acd4:	4b21      	ldr	r3, [pc, #132]	; (800ad5c <xTaskResumeAll+0x12c>)
 800acd6:	2201      	movs	r2, #1
 800acd8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800acda:	4b1c      	ldr	r3, [pc, #112]	; (800ad4c <xTaskResumeAll+0x11c>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d1cc      	bne.n	800ac7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d001      	beq.n	800acec <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ace8:	f000 fa82 	bl	800b1f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800acec:	4b1c      	ldr	r3, [pc, #112]	; (800ad60 <xTaskResumeAll+0x130>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d010      	beq.n	800ad1a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800acf8:	f000 f85c 	bl	800adb4 <xTaskIncrementTick>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d002      	beq.n	800ad08 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800ad02:	4b16      	ldr	r3, [pc, #88]	; (800ad5c <xTaskResumeAll+0x12c>)
 800ad04:	2201      	movs	r2, #1
 800ad06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1f1      	bne.n	800acf8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800ad14:	4b12      	ldr	r3, [pc, #72]	; (800ad60 <xTaskResumeAll+0x130>)
 800ad16:	2200      	movs	r2, #0
 800ad18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ad1a:	4b10      	ldr	r3, [pc, #64]	; (800ad5c <xTaskResumeAll+0x12c>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d009      	beq.n	800ad36 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ad22:	2301      	movs	r3, #1
 800ad24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ad26:	4b0f      	ldr	r3, [pc, #60]	; (800ad64 <xTaskResumeAll+0x134>)
 800ad28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad2c:	601a      	str	r2, [r3, #0]
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ad36:	f000 fc21 	bl	800b57c <vPortExitCritical>

	return xAlreadyYielded;
 800ad3a:	68bb      	ldr	r3, [r7, #8]
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	20000ec4 	.word	0x20000ec4
 800ad48:	20000e9c 	.word	0x20000e9c
 800ad4c:	20000e5c 	.word	0x20000e5c
 800ad50:	20000ea4 	.word	0x20000ea4
 800ad54:	20000da0 	.word	0x20000da0
 800ad58:	20000d9c 	.word	0x20000d9c
 800ad5c:	20000eb0 	.word	0x20000eb0
 800ad60:	20000eac 	.word	0x20000eac
 800ad64:	e000ed04 	.word	0xe000ed04

0800ad68 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800ad70:	4b0e      	ldr	r3, [pc, #56]	; (800adac <vTaskStepTick+0x44>)
 800ad72:	681a      	ldr	r2, [r3, #0]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	441a      	add	r2, r3
 800ad78:	4b0d      	ldr	r3, [pc, #52]	; (800adb0 <vTaskStepTick+0x48>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d90a      	bls.n	800ad96 <vTaskStepTick+0x2e>
	__asm volatile
 800ad80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad84:	f383 8811 	msr	BASEPRI, r3
 800ad88:	f3bf 8f6f 	isb	sy
 800ad8c:	f3bf 8f4f 	dsb	sy
 800ad90:	60fb      	str	r3, [r7, #12]
}
 800ad92:	bf00      	nop
 800ad94:	e7fe      	b.n	800ad94 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 800ad96:	4b05      	ldr	r3, [pc, #20]	; (800adac <vTaskStepTick+0x44>)
 800ad98:	681a      	ldr	r2, [r3, #0]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	4a03      	ldr	r2, [pc, #12]	; (800adac <vTaskStepTick+0x44>)
 800ada0:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800ada2:	bf00      	nop
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bc80      	pop	{r7}
 800adaa:	4770      	bx	lr
 800adac:	20000ea0 	.word	0x20000ea0
 800adb0:	20000ebc 	.word	0x20000ebc

0800adb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800adba:	2300      	movs	r3, #0
 800adbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adbe:	4b4e      	ldr	r3, [pc, #312]	; (800aef8 <xTaskIncrementTick+0x144>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	f040 8088 	bne.w	800aed8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800adc8:	4b4c      	ldr	r3, [pc, #304]	; (800aefc <xTaskIncrementTick+0x148>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	3301      	adds	r3, #1
 800adce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800add0:	4a4a      	ldr	r2, [pc, #296]	; (800aefc <xTaskIncrementTick+0x148>)
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d120      	bne.n	800ae1e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800addc:	4b48      	ldr	r3, [pc, #288]	; (800af00 <xTaskIncrementTick+0x14c>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00a      	beq.n	800adfc <xTaskIncrementTick+0x48>
	__asm volatile
 800ade6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adea:	f383 8811 	msr	BASEPRI, r3
 800adee:	f3bf 8f6f 	isb	sy
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	603b      	str	r3, [r7, #0]
}
 800adf8:	bf00      	nop
 800adfa:	e7fe      	b.n	800adfa <xTaskIncrementTick+0x46>
 800adfc:	4b40      	ldr	r3, [pc, #256]	; (800af00 <xTaskIncrementTick+0x14c>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	60fb      	str	r3, [r7, #12]
 800ae02:	4b40      	ldr	r3, [pc, #256]	; (800af04 <xTaskIncrementTick+0x150>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4a3e      	ldr	r2, [pc, #248]	; (800af00 <xTaskIncrementTick+0x14c>)
 800ae08:	6013      	str	r3, [r2, #0]
 800ae0a:	4a3e      	ldr	r2, [pc, #248]	; (800af04 <xTaskIncrementTick+0x150>)
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6013      	str	r3, [r2, #0]
 800ae10:	4b3d      	ldr	r3, [pc, #244]	; (800af08 <xTaskIncrementTick+0x154>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	3301      	adds	r3, #1
 800ae16:	4a3c      	ldr	r2, [pc, #240]	; (800af08 <xTaskIncrementTick+0x154>)
 800ae18:	6013      	str	r3, [r2, #0]
 800ae1a:	f000 f9e9 	bl	800b1f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ae1e:	4b3b      	ldr	r3, [pc, #236]	; (800af0c <xTaskIncrementTick+0x158>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	693a      	ldr	r2, [r7, #16]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d348      	bcc.n	800aeba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae28:	4b35      	ldr	r3, [pc, #212]	; (800af00 <xTaskIncrementTick+0x14c>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d104      	bne.n	800ae3c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae32:	4b36      	ldr	r3, [pc, #216]	; (800af0c <xTaskIncrementTick+0x158>)
 800ae34:	f04f 32ff 	mov.w	r2, #4294967295
 800ae38:	601a      	str	r2, [r3, #0]
					break;
 800ae3a:	e03e      	b.n	800aeba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae3c:	4b30      	ldr	r3, [pc, #192]	; (800af00 <xTaskIncrementTick+0x14c>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	68db      	ldr	r3, [r3, #12]
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	685b      	ldr	r3, [r3, #4]
 800ae4a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ae4c:	693a      	ldr	r2, [r7, #16]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d203      	bcs.n	800ae5c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ae54:	4a2d      	ldr	r2, [pc, #180]	; (800af0c <xTaskIncrementTick+0x158>)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ae5a:	e02e      	b.n	800aeba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	3304      	adds	r3, #4
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7ff fc4d 	bl	800a700 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d004      	beq.n	800ae78 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	3318      	adds	r3, #24
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7ff fc44 	bl	800a700 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae7c:	2201      	movs	r2, #1
 800ae7e:	409a      	lsls	r2, r3
 800ae80:	4b23      	ldr	r3, [pc, #140]	; (800af10 <xTaskIncrementTick+0x15c>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4313      	orrs	r3, r2
 800ae86:	4a22      	ldr	r2, [pc, #136]	; (800af10 <xTaskIncrementTick+0x15c>)
 800ae88:	6013      	str	r3, [r2, #0]
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae8e:	4613      	mov	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4413      	add	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4a1f      	ldr	r2, [pc, #124]	; (800af14 <xTaskIncrementTick+0x160>)
 800ae98:	441a      	add	r2, r3
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	3304      	adds	r3, #4
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4610      	mov	r0, r2
 800aea2:	f7ff fbd2 	bl	800a64a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeaa:	4b1b      	ldr	r3, [pc, #108]	; (800af18 <xTaskIncrementTick+0x164>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d3b9      	bcc.n	800ae28 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aeb8:	e7b6      	b.n	800ae28 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aeba:	4b17      	ldr	r3, [pc, #92]	; (800af18 <xTaskIncrementTick+0x164>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aec0:	4914      	ldr	r1, [pc, #80]	; (800af14 <xTaskIncrementTick+0x160>)
 800aec2:	4613      	mov	r3, r2
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	4413      	add	r3, r2
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	440b      	add	r3, r1
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d907      	bls.n	800aee2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800aed2:	2301      	movs	r3, #1
 800aed4:	617b      	str	r3, [r7, #20]
 800aed6:	e004      	b.n	800aee2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800aed8:	4b10      	ldr	r3, [pc, #64]	; (800af1c <xTaskIncrementTick+0x168>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	3301      	adds	r3, #1
 800aede:	4a0f      	ldr	r2, [pc, #60]	; (800af1c <xTaskIncrementTick+0x168>)
 800aee0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800aee2:	4b0f      	ldr	r3, [pc, #60]	; (800af20 <xTaskIncrementTick+0x16c>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d001      	beq.n	800aeee <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800aeea:	2301      	movs	r3, #1
 800aeec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800aeee:	697b      	ldr	r3, [r7, #20]
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3718      	adds	r7, #24
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	20000ec4 	.word	0x20000ec4
 800aefc:	20000ea0 	.word	0x20000ea0
 800af00:	20000e54 	.word	0x20000e54
 800af04:	20000e58 	.word	0x20000e58
 800af08:	20000eb4 	.word	0x20000eb4
 800af0c:	20000ebc 	.word	0x20000ebc
 800af10:	20000ea4 	.word	0x20000ea4
 800af14:	20000da0 	.word	0x20000da0
 800af18:	20000d9c 	.word	0x20000d9c
 800af1c:	20000eac 	.word	0x20000eac
 800af20:	20000eb0 	.word	0x20000eb0

0800af24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800af24:	b480      	push	{r7}
 800af26:	b087      	sub	sp, #28
 800af28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800af2a:	4b26      	ldr	r3, [pc, #152]	; (800afc4 <vTaskSwitchContext+0xa0>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d003      	beq.n	800af3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800af32:	4b25      	ldr	r3, [pc, #148]	; (800afc8 <vTaskSwitchContext+0xa4>)
 800af34:	2201      	movs	r2, #1
 800af36:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800af38:	e03f      	b.n	800afba <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800af3a:	4b23      	ldr	r3, [pc, #140]	; (800afc8 <vTaskSwitchContext+0xa4>)
 800af3c:	2200      	movs	r2, #0
 800af3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af40:	4b22      	ldr	r3, [pc, #136]	; (800afcc <vTaskSwitchContext+0xa8>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	fab3 f383 	clz	r3, r3
 800af4c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800af4e:	7afb      	ldrb	r3, [r7, #11]
 800af50:	f1c3 031f 	rsb	r3, r3, #31
 800af54:	617b      	str	r3, [r7, #20]
 800af56:	491e      	ldr	r1, [pc, #120]	; (800afd0 <vTaskSwitchContext+0xac>)
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	4613      	mov	r3, r2
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	4413      	add	r3, r2
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	440b      	add	r3, r1
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d10a      	bne.n	800af80 <vTaskSwitchContext+0x5c>
	__asm volatile
 800af6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af6e:	f383 8811 	msr	BASEPRI, r3
 800af72:	f3bf 8f6f 	isb	sy
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	607b      	str	r3, [r7, #4]
}
 800af7c:	bf00      	nop
 800af7e:	e7fe      	b.n	800af7e <vTaskSwitchContext+0x5a>
 800af80:	697a      	ldr	r2, [r7, #20]
 800af82:	4613      	mov	r3, r2
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	4413      	add	r3, r2
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4a11      	ldr	r2, [pc, #68]	; (800afd0 <vTaskSwitchContext+0xac>)
 800af8c:	4413      	add	r3, r2
 800af8e:	613b      	str	r3, [r7, #16]
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	685a      	ldr	r2, [r3, #4]
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	605a      	str	r2, [r3, #4]
 800af9a:	693b      	ldr	r3, [r7, #16]
 800af9c:	685a      	ldr	r2, [r3, #4]
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	3308      	adds	r3, #8
 800afa2:	429a      	cmp	r2, r3
 800afa4:	d104      	bne.n	800afb0 <vTaskSwitchContext+0x8c>
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	685a      	ldr	r2, [r3, #4]
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	605a      	str	r2, [r3, #4]
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	685b      	ldr	r3, [r3, #4]
 800afb4:	68db      	ldr	r3, [r3, #12]
 800afb6:	4a07      	ldr	r2, [pc, #28]	; (800afd4 <vTaskSwitchContext+0xb0>)
 800afb8:	6013      	str	r3, [r2, #0]
}
 800afba:	bf00      	nop
 800afbc:	371c      	adds	r7, #28
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bc80      	pop	{r7}
 800afc2:	4770      	bx	lr
 800afc4:	20000ec4 	.word	0x20000ec4
 800afc8:	20000eb0 	.word	0x20000eb0
 800afcc:	20000ea4 	.word	0x20000ea4
 800afd0:	20000da0 	.word	0x20000da0
 800afd4:	20000d9c 	.word	0x20000d9c

0800afd8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800afe0:	f000 f8a8 	bl	800b134 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800afe4:	4b18      	ldr	r3, [pc, #96]	; (800b048 <prvIdleTask+0x70>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	2b01      	cmp	r3, #1
 800afea:	d907      	bls.n	800affc <prvIdleTask+0x24>
			{
				taskYIELD();
 800afec:	4b17      	ldr	r3, [pc, #92]	; (800b04c <prvIdleTask+0x74>)
 800afee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aff2:	601a      	str	r2, [r3, #0]
 800aff4:	f3bf 8f4f 	dsb	sy
 800aff8:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800affc:	f7ff fdde 	bl	800abbc <prvGetExpectedIdleTime>
 800b000:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2b01      	cmp	r3, #1
 800b006:	d9eb      	bls.n	800afe0 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800b008:	f7ff fdca 	bl	800aba0 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800b00c:	4b10      	ldr	r3, [pc, #64]	; (800b050 <prvIdleTask+0x78>)
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	4b10      	ldr	r3, [pc, #64]	; (800b054 <prvIdleTask+0x7c>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	429a      	cmp	r2, r3
 800b016:	d20a      	bcs.n	800b02e <prvIdleTask+0x56>
	__asm volatile
 800b018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01c:	f383 8811 	msr	BASEPRI, r3
 800b020:	f3bf 8f6f 	isb	sy
 800b024:	f3bf 8f4f 	dsb	sy
 800b028:	60bb      	str	r3, [r7, #8]
}
 800b02a:	bf00      	nop
 800b02c:	e7fe      	b.n	800b02c <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800b02e:	f7ff fdc5 	bl	800abbc <prvGetExpectedIdleTime>
 800b032:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d902      	bls.n	800b040 <prvIdleTask+0x68>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800b03a:	68f8      	ldr	r0, [r7, #12]
 800b03c:	f000 fb0e 	bl	800b65c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800b040:	f7ff fdf6 	bl	800ac30 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800b044:	e7cc      	b.n	800afe0 <prvIdleTask+0x8>
 800b046:	bf00      	nop
 800b048:	20000da0 	.word	0x20000da0
 800b04c:	e000ed04 	.word	0xe000ed04
 800b050:	20000ebc 	.word	0x20000ebc
 800b054:	20000ea0 	.word	0x20000ea0

0800b058 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800b058:	b480      	push	{r7}
 800b05a:	b083      	sub	sp, #12
 800b05c:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800b05e:	2301      	movs	r3, #1
 800b060:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800b062:	2301      	movs	r3, #1
 800b064:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800b066:	4b0f      	ldr	r3, [pc, #60]	; (800b0a4 <eTaskConfirmSleepModeStatus+0x4c>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d002      	beq.n	800b074 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800b06e:	2300      	movs	r3, #0
 800b070:	71fb      	strb	r3, [r7, #7]
 800b072:	e010      	b.n	800b096 <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800b074:	4b0c      	ldr	r3, [pc, #48]	; (800b0a8 <eTaskConfirmSleepModeStatus+0x50>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d002      	beq.n	800b082 <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800b07c:	2300      	movs	r3, #0
 800b07e:	71fb      	strb	r3, [r7, #7]
 800b080:	e009      	b.n	800b096 <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800b082:	4b0a      	ldr	r3, [pc, #40]	; (800b0ac <eTaskConfirmSleepModeStatus+0x54>)
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	4b0a      	ldr	r3, [pc, #40]	; (800b0b0 <eTaskConfirmSleepModeStatus+0x58>)
 800b088:	6819      	ldr	r1, [r3, #0]
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	1acb      	subs	r3, r1, r3
 800b08e:	429a      	cmp	r2, r3
 800b090:	d101      	bne.n	800b096 <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800b092:	2302      	movs	r3, #2
 800b094:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800b096:	79fb      	ldrb	r3, [r7, #7]
	}
 800b098:	4618      	mov	r0, r3
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bc80      	pop	{r7}
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	20000e5c 	.word	0x20000e5c
 800b0a8:	20000eb0 	.word	0x20000eb0
 800b0ac:	20000e88 	.word	0x20000e88
 800b0b0:	20000e9c 	.word	0x20000e9c

0800b0b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	607b      	str	r3, [r7, #4]
 800b0be:	e00c      	b.n	800b0da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	4413      	add	r3, r2
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	4a12      	ldr	r2, [pc, #72]	; (800b114 <prvInitialiseTaskLists+0x60>)
 800b0cc:	4413      	add	r3, r2
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7ff fa90 	bl	800a5f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	607b      	str	r3, [r7, #4]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2b06      	cmp	r3, #6
 800b0de:	d9ef      	bls.n	800b0c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b0e0:	480d      	ldr	r0, [pc, #52]	; (800b118 <prvInitialiseTaskLists+0x64>)
 800b0e2:	f7ff fa87 	bl	800a5f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b0e6:	480d      	ldr	r0, [pc, #52]	; (800b11c <prvInitialiseTaskLists+0x68>)
 800b0e8:	f7ff fa84 	bl	800a5f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b0ec:	480c      	ldr	r0, [pc, #48]	; (800b120 <prvInitialiseTaskLists+0x6c>)
 800b0ee:	f7ff fa81 	bl	800a5f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b0f2:	480c      	ldr	r0, [pc, #48]	; (800b124 <prvInitialiseTaskLists+0x70>)
 800b0f4:	f7ff fa7e 	bl	800a5f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b0f8:	480b      	ldr	r0, [pc, #44]	; (800b128 <prvInitialiseTaskLists+0x74>)
 800b0fa:	f7ff fa7b 	bl	800a5f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b0fe:	4b0b      	ldr	r3, [pc, #44]	; (800b12c <prvInitialiseTaskLists+0x78>)
 800b100:	4a05      	ldr	r2, [pc, #20]	; (800b118 <prvInitialiseTaskLists+0x64>)
 800b102:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b104:	4b0a      	ldr	r3, [pc, #40]	; (800b130 <prvInitialiseTaskLists+0x7c>)
 800b106:	4a05      	ldr	r2, [pc, #20]	; (800b11c <prvInitialiseTaskLists+0x68>)
 800b108:	601a      	str	r2, [r3, #0]
}
 800b10a:	bf00      	nop
 800b10c:	3708      	adds	r7, #8
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	20000da0 	.word	0x20000da0
 800b118:	20000e2c 	.word	0x20000e2c
 800b11c:	20000e40 	.word	0x20000e40
 800b120:	20000e5c 	.word	0x20000e5c
 800b124:	20000e70 	.word	0x20000e70
 800b128:	20000e88 	.word	0x20000e88
 800b12c:	20000e54 	.word	0x20000e54
 800b130:	20000e58 	.word	0x20000e58

0800b134 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b13a:	e019      	b.n	800b170 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b13c:	f000 f9ee 	bl	800b51c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b140:	4b10      	ldr	r3, [pc, #64]	; (800b184 <prvCheckTasksWaitingTermination+0x50>)
 800b142:	68db      	ldr	r3, [r3, #12]
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	3304      	adds	r3, #4
 800b14c:	4618      	mov	r0, r3
 800b14e:	f7ff fad7 	bl	800a700 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b152:	4b0d      	ldr	r3, [pc, #52]	; (800b188 <prvCheckTasksWaitingTermination+0x54>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	3b01      	subs	r3, #1
 800b158:	4a0b      	ldr	r2, [pc, #44]	; (800b188 <prvCheckTasksWaitingTermination+0x54>)
 800b15a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b15c:	4b0b      	ldr	r3, [pc, #44]	; (800b18c <prvCheckTasksWaitingTermination+0x58>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	3b01      	subs	r3, #1
 800b162:	4a0a      	ldr	r2, [pc, #40]	; (800b18c <prvCheckTasksWaitingTermination+0x58>)
 800b164:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b166:	f000 fa09 	bl	800b57c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 f810 	bl	800b190 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b170:	4b06      	ldr	r3, [pc, #24]	; (800b18c <prvCheckTasksWaitingTermination+0x58>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d1e1      	bne.n	800b13c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b178:	bf00      	nop
 800b17a:	bf00      	nop
 800b17c:	3708      	adds	r7, #8
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}
 800b182:	bf00      	nop
 800b184:	20000e70 	.word	0x20000e70
 800b188:	20000e9c 	.word	0x20000e9c
 800b18c:	20000e84 	.word	0x20000e84

0800b190 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b190:	b580      	push	{r7, lr}
 800b192:	b084      	sub	sp, #16
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d108      	bne.n	800b1b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f000 fc24 	bl	800b9f4 <vPortFree>
				vPortFree( pxTCB );
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f000 fc21 	bl	800b9f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b1b2:	e018      	b.n	800b1e6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d103      	bne.n	800b1c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fc18 	bl	800b9f4 <vPortFree>
	}
 800b1c4:	e00f      	b.n	800b1e6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	d00a      	beq.n	800b1e6 <prvDeleteTCB+0x56>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	60fb      	str	r3, [r7, #12]
}
 800b1e2:	bf00      	nop
 800b1e4:	e7fe      	b.n	800b1e4 <prvDeleteTCB+0x54>
	}
 800b1e6:	bf00      	nop
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
	...

0800b1f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1f6:	4b0c      	ldr	r3, [pc, #48]	; (800b228 <prvResetNextTaskUnblockTime+0x38>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d104      	bne.n	800b20a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b200:	4b0a      	ldr	r3, [pc, #40]	; (800b22c <prvResetNextTaskUnblockTime+0x3c>)
 800b202:	f04f 32ff 	mov.w	r2, #4294967295
 800b206:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b208:	e008      	b.n	800b21c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b20a:	4b07      	ldr	r3, [pc, #28]	; (800b228 <prvResetNextTaskUnblockTime+0x38>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68db      	ldr	r3, [r3, #12]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	4a04      	ldr	r2, [pc, #16]	; (800b22c <prvResetNextTaskUnblockTime+0x3c>)
 800b21a:	6013      	str	r3, [r2, #0]
}
 800b21c:	bf00      	nop
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	bc80      	pop	{r7}
 800b224:	4770      	bx	lr
 800b226:	bf00      	nop
 800b228:	20000e54 	.word	0x20000e54
 800b22c:	20000ebc 	.word	0x20000ebc

0800b230 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b236:	4b0b      	ldr	r3, [pc, #44]	; (800b264 <xTaskGetSchedulerState+0x34>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d102      	bne.n	800b244 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b23e:	2301      	movs	r3, #1
 800b240:	607b      	str	r3, [r7, #4]
 800b242:	e008      	b.n	800b256 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b244:	4b08      	ldr	r3, [pc, #32]	; (800b268 <xTaskGetSchedulerState+0x38>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d102      	bne.n	800b252 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b24c:	2302      	movs	r3, #2
 800b24e:	607b      	str	r3, [r7, #4]
 800b250:	e001      	b.n	800b256 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b252:	2300      	movs	r3, #0
 800b254:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b256:	687b      	ldr	r3, [r7, #4]
	}
 800b258:	4618      	mov	r0, r3
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bc80      	pop	{r7}
 800b260:	4770      	bx	lr
 800b262:	bf00      	nop
 800b264:	20000ea8 	.word	0x20000ea8
 800b268:	20000ec4 	.word	0x20000ec4

0800b26c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b084      	sub	sp, #16
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b276:	4b29      	ldr	r3, [pc, #164]	; (800b31c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b27c:	4b28      	ldr	r3, [pc, #160]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	3304      	adds	r3, #4
 800b282:	4618      	mov	r0, r3
 800b284:	f7ff fa3c 	bl	800a700 <uxListRemove>
 800b288:	4603      	mov	r3, r0
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d10b      	bne.n	800b2a6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b28e:	4b24      	ldr	r3, [pc, #144]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b294:	2201      	movs	r2, #1
 800b296:	fa02 f303 	lsl.w	r3, r2, r3
 800b29a:	43da      	mvns	r2, r3
 800b29c:	4b21      	ldr	r3, [pc, #132]	; (800b324 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	4013      	ands	r3, r2
 800b2a2:	4a20      	ldr	r2, [pc, #128]	; (800b324 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b2a4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ac:	d10a      	bne.n	800b2c4 <prvAddCurrentTaskToDelayedList+0x58>
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d007      	beq.n	800b2c4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2b4:	4b1a      	ldr	r3, [pc, #104]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	3304      	adds	r3, #4
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	481a      	ldr	r0, [pc, #104]	; (800b328 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b2be:	f7ff f9c4 	bl	800a64a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b2c2:	e026      	b.n	800b312 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b2c4:	68fa      	ldr	r2, [r7, #12]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b2cc:	4b14      	ldr	r3, [pc, #80]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	68ba      	ldr	r2, [r7, #8]
 800b2d2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b2d4:	68ba      	ldr	r2, [r7, #8]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d209      	bcs.n	800b2f0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2dc:	4b13      	ldr	r3, [pc, #76]	; (800b32c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	4b0f      	ldr	r3, [pc, #60]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	3304      	adds	r3, #4
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	f7ff f9d1 	bl	800a690 <vListInsert>
}
 800b2ee:	e010      	b.n	800b312 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2f0:	4b0f      	ldr	r3, [pc, #60]	; (800b330 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	4b0a      	ldr	r3, [pc, #40]	; (800b320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	3304      	adds	r3, #4
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	4610      	mov	r0, r2
 800b2fe:	f7ff f9c7 	bl	800a690 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b302:	4b0c      	ldr	r3, [pc, #48]	; (800b334 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	429a      	cmp	r2, r3
 800b30a:	d202      	bcs.n	800b312 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b30c:	4a09      	ldr	r2, [pc, #36]	; (800b334 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	6013      	str	r3, [r2, #0]
}
 800b312:	bf00      	nop
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	20000ea0 	.word	0x20000ea0
 800b320:	20000d9c 	.word	0x20000d9c
 800b324:	20000ea4 	.word	0x20000ea4
 800b328:	20000e88 	.word	0x20000e88
 800b32c:	20000e58 	.word	0x20000e58
 800b330:	20000e54 	.word	0x20000e54
 800b334:	20000ebc 	.word	0x20000ebc

0800b338 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b338:	b480      	push	{r7}
 800b33a:	b085      	sub	sp, #20
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	3b04      	subs	r3, #4
 800b348:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b350:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	3b04      	subs	r3, #4
 800b356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	f023 0201 	bic.w	r2, r3, #1
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	3b04      	subs	r3, #4
 800b366:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b368:	4a08      	ldr	r2, [pc, #32]	; (800b38c <pxPortInitialiseStack+0x54>)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	3b14      	subs	r3, #20
 800b372:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	3b20      	subs	r3, #32
 800b37e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b380:	68fb      	ldr	r3, [r7, #12]
}
 800b382:	4618      	mov	r0, r3
 800b384:	3714      	adds	r7, #20
 800b386:	46bd      	mov	sp, r7
 800b388:	bc80      	pop	{r7}
 800b38a:	4770      	bx	lr
 800b38c:	0800b391 	.word	0x0800b391

0800b390 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b390:	b480      	push	{r7}
 800b392:	b085      	sub	sp, #20
 800b394:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b396:	2300      	movs	r3, #0
 800b398:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b39a:	4b12      	ldr	r3, [pc, #72]	; (800b3e4 <prvTaskExitError+0x54>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a2:	d00a      	beq.n	800b3ba <prvTaskExitError+0x2a>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	60fb      	str	r3, [r7, #12]
}
 800b3b6:	bf00      	nop
 800b3b8:	e7fe      	b.n	800b3b8 <prvTaskExitError+0x28>
	__asm volatile
 800b3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3be:	f383 8811 	msr	BASEPRI, r3
 800b3c2:	f3bf 8f6f 	isb	sy
 800b3c6:	f3bf 8f4f 	dsb	sy
 800b3ca:	60bb      	str	r3, [r7, #8]
}
 800b3cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b3ce:	bf00      	nop
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d0fc      	beq.n	800b3d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b3d6:	bf00      	nop
 800b3d8:	bf00      	nop
 800b3da:	3714      	adds	r7, #20
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bc80      	pop	{r7}
 800b3e0:	4770      	bx	lr
 800b3e2:	bf00      	nop
 800b3e4:	20000080 	.word	0x20000080
	...

0800b3f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b3f0:	4b07      	ldr	r3, [pc, #28]	; (800b410 <pxCurrentTCBConst2>)
 800b3f2:	6819      	ldr	r1, [r3, #0]
 800b3f4:	6808      	ldr	r0, [r1, #0]
 800b3f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b3fa:	f380 8809 	msr	PSP, r0
 800b3fe:	f3bf 8f6f 	isb	sy
 800b402:	f04f 0000 	mov.w	r0, #0
 800b406:	f380 8811 	msr	BASEPRI, r0
 800b40a:	f04e 0e0d 	orr.w	lr, lr, #13
 800b40e:	4770      	bx	lr

0800b410 <pxCurrentTCBConst2>:
 800b410:	20000d9c 	.word	0x20000d9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b414:	bf00      	nop
 800b416:	bf00      	nop

0800b418 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b418:	4806      	ldr	r0, [pc, #24]	; (800b434 <prvPortStartFirstTask+0x1c>)
 800b41a:	6800      	ldr	r0, [r0, #0]
 800b41c:	6800      	ldr	r0, [r0, #0]
 800b41e:	f380 8808 	msr	MSP, r0
 800b422:	b662      	cpsie	i
 800b424:	b661      	cpsie	f
 800b426:	f3bf 8f4f 	dsb	sy
 800b42a:	f3bf 8f6f 	isb	sy
 800b42e:	df00      	svc	0
 800b430:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b432:	bf00      	nop
 800b434:	e000ed08 	.word	0xe000ed08

0800b438 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b43e:	4b32      	ldr	r3, [pc, #200]	; (800b508 <xPortStartScheduler+0xd0>)
 800b440:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	b2db      	uxtb	r3, r3
 800b448:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	22ff      	movs	r2, #255	; 0xff
 800b44e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	b2db      	uxtb	r3, r3
 800b456:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b458:	78fb      	ldrb	r3, [r7, #3]
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b460:	b2da      	uxtb	r2, r3
 800b462:	4b2a      	ldr	r3, [pc, #168]	; (800b50c <xPortStartScheduler+0xd4>)
 800b464:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b466:	4b2a      	ldr	r3, [pc, #168]	; (800b510 <xPortStartScheduler+0xd8>)
 800b468:	2207      	movs	r2, #7
 800b46a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b46c:	e009      	b.n	800b482 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b46e:	4b28      	ldr	r3, [pc, #160]	; (800b510 <xPortStartScheduler+0xd8>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	3b01      	subs	r3, #1
 800b474:	4a26      	ldr	r2, [pc, #152]	; (800b510 <xPortStartScheduler+0xd8>)
 800b476:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b478:	78fb      	ldrb	r3, [r7, #3]
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	005b      	lsls	r3, r3, #1
 800b47e:	b2db      	uxtb	r3, r3
 800b480:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b482:	78fb      	ldrb	r3, [r7, #3]
 800b484:	b2db      	uxtb	r3, r3
 800b486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b48a:	2b80      	cmp	r3, #128	; 0x80
 800b48c:	d0ef      	beq.n	800b46e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b48e:	4b20      	ldr	r3, [pc, #128]	; (800b510 <xPortStartScheduler+0xd8>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f1c3 0307 	rsb	r3, r3, #7
 800b496:	2b04      	cmp	r3, #4
 800b498:	d00a      	beq.n	800b4b0 <xPortStartScheduler+0x78>
	__asm volatile
 800b49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49e:	f383 8811 	msr	BASEPRI, r3
 800b4a2:	f3bf 8f6f 	isb	sy
 800b4a6:	f3bf 8f4f 	dsb	sy
 800b4aa:	60bb      	str	r3, [r7, #8]
}
 800b4ac:	bf00      	nop
 800b4ae:	e7fe      	b.n	800b4ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b4b0:	4b17      	ldr	r3, [pc, #92]	; (800b510 <xPortStartScheduler+0xd8>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	021b      	lsls	r3, r3, #8
 800b4b6:	4a16      	ldr	r2, [pc, #88]	; (800b510 <xPortStartScheduler+0xd8>)
 800b4b8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b4ba:	4b15      	ldr	r3, [pc, #84]	; (800b510 <xPortStartScheduler+0xd8>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b4c2:	4a13      	ldr	r2, [pc, #76]	; (800b510 <xPortStartScheduler+0xd8>)
 800b4c4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	b2da      	uxtb	r2, r3
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b4ce:	4b11      	ldr	r3, [pc, #68]	; (800b514 <xPortStartScheduler+0xdc>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	4a10      	ldr	r2, [pc, #64]	; (800b514 <xPortStartScheduler+0xdc>)
 800b4d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b4d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b4da:	4b0e      	ldr	r3, [pc, #56]	; (800b514 <xPortStartScheduler+0xdc>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a0d      	ldr	r2, [pc, #52]	; (800b514 <xPortStartScheduler+0xdc>)
 800b4e0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b4e4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b4e6:	f000 f985 	bl	800b7f4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b4ea:	4b0b      	ldr	r3, [pc, #44]	; (800b518 <xPortStartScheduler+0xe0>)
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b4f0:	f7ff ff92 	bl	800b418 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b4f4:	f7ff fd16 	bl	800af24 <vTaskSwitchContext>
	prvTaskExitError();
 800b4f8:	f7ff ff4a 	bl	800b390 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b4fc:	2300      	movs	r3, #0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3710      	adds	r7, #16
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop
 800b508:	e000e400 	.word	0xe000e400
 800b50c:	20000ed4 	.word	0x20000ed4
 800b510:	20000ed8 	.word	0x20000ed8
 800b514:	e000ed20 	.word	0xe000ed20
 800b518:	20000080 	.word	0x20000080

0800b51c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b51c:	b480      	push	{r7}
 800b51e:	b083      	sub	sp, #12
 800b520:	af00      	add	r7, sp, #0
	__asm volatile
 800b522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b526:	f383 8811 	msr	BASEPRI, r3
 800b52a:	f3bf 8f6f 	isb	sy
 800b52e:	f3bf 8f4f 	dsb	sy
 800b532:	607b      	str	r3, [r7, #4]
}
 800b534:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b536:	4b0f      	ldr	r3, [pc, #60]	; (800b574 <vPortEnterCritical+0x58>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	3301      	adds	r3, #1
 800b53c:	4a0d      	ldr	r2, [pc, #52]	; (800b574 <vPortEnterCritical+0x58>)
 800b53e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b540:	4b0c      	ldr	r3, [pc, #48]	; (800b574 <vPortEnterCritical+0x58>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	2b01      	cmp	r3, #1
 800b546:	d10f      	bne.n	800b568 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b548:	4b0b      	ldr	r3, [pc, #44]	; (800b578 <vPortEnterCritical+0x5c>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d00a      	beq.n	800b568 <vPortEnterCritical+0x4c>
	__asm volatile
 800b552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b556:	f383 8811 	msr	BASEPRI, r3
 800b55a:	f3bf 8f6f 	isb	sy
 800b55e:	f3bf 8f4f 	dsb	sy
 800b562:	603b      	str	r3, [r7, #0]
}
 800b564:	bf00      	nop
 800b566:	e7fe      	b.n	800b566 <vPortEnterCritical+0x4a>
	}
}
 800b568:	bf00      	nop
 800b56a:	370c      	adds	r7, #12
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bc80      	pop	{r7}
 800b570:	4770      	bx	lr
 800b572:	bf00      	nop
 800b574:	20000080 	.word	0x20000080
 800b578:	e000ed04 	.word	0xe000ed04

0800b57c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b57c:	b480      	push	{r7}
 800b57e:	b083      	sub	sp, #12
 800b580:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b582:	4b11      	ldr	r3, [pc, #68]	; (800b5c8 <vPortExitCritical+0x4c>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d10a      	bne.n	800b5a0 <vPortExitCritical+0x24>
	__asm volatile
 800b58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b58e:	f383 8811 	msr	BASEPRI, r3
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	f3bf 8f4f 	dsb	sy
 800b59a:	607b      	str	r3, [r7, #4]
}
 800b59c:	bf00      	nop
 800b59e:	e7fe      	b.n	800b59e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b5a0:	4b09      	ldr	r3, [pc, #36]	; (800b5c8 <vPortExitCritical+0x4c>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	4a08      	ldr	r2, [pc, #32]	; (800b5c8 <vPortExitCritical+0x4c>)
 800b5a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b5aa:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <vPortExitCritical+0x4c>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d105      	bne.n	800b5be <vPortExitCritical+0x42>
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b5bc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b5be:	bf00      	nop
 800b5c0:	370c      	adds	r7, #12
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bc80      	pop	{r7}
 800b5c6:	4770      	bx	lr
 800b5c8:	20000080 	.word	0x20000080
 800b5cc:	00000000 	.word	0x00000000

0800b5d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b5d0:	f3ef 8009 	mrs	r0, PSP
 800b5d4:	f3bf 8f6f 	isb	sy
 800b5d8:	4b0d      	ldr	r3, [pc, #52]	; (800b610 <pxCurrentTCBConst>)
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b5e0:	6010      	str	r0, [r2, #0]
 800b5e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b5e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b5ea:	f380 8811 	msr	BASEPRI, r0
 800b5ee:	f7ff fc99 	bl	800af24 <vTaskSwitchContext>
 800b5f2:	f04f 0000 	mov.w	r0, #0
 800b5f6:	f380 8811 	msr	BASEPRI, r0
 800b5fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b5fe:	6819      	ldr	r1, [r3, #0]
 800b600:	6808      	ldr	r0, [r1, #0]
 800b602:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b606:	f380 8809 	msr	PSP, r0
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	4770      	bx	lr

0800b610 <pxCurrentTCBConst>:
 800b610:	20000d9c 	.word	0x20000d9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b614:	bf00      	nop
 800b616:	bf00      	nop

0800b618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b082      	sub	sp, #8
 800b61c:	af00      	add	r7, sp, #0
	__asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	607b      	str	r3, [r7, #4]
}
 800b630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b632:	f7ff fbbf 	bl	800adb4 <xTaskIncrementTick>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d003      	beq.n	800b644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b63c:	4b06      	ldr	r3, [pc, #24]	; (800b658 <xPortSysTickHandler+0x40>)
 800b63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	2300      	movs	r3, #0
 800b646:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	f383 8811 	msr	BASEPRI, r3
}
 800b64e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b650:	bf00      	nop
 800b652:	3708      	adds	r7, #8
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	e000ed04 	.word	0xe000ed04

0800b65c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b088      	sub	sp, #32
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	4b5d      	ldr	r3, [pc, #372]	; (800b7dc <vPortSuppressTicksAndSleep+0x180>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	429a      	cmp	r2, r3
 800b66c:	d902      	bls.n	800b674 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800b66e:	4b5b      	ldr	r3, [pc, #364]	; (800b7dc <vPortSuppressTicksAndSleep+0x180>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800b674:	4b5a      	ldr	r3, [pc, #360]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4a59      	ldr	r2, [pc, #356]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b67a:	f023 0301 	bic.w	r3, r3, #1
 800b67e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800b680:	4b58      	ldr	r3, [pc, #352]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	3b01      	subs	r3, #1
 800b688:	4957      	ldr	r1, [pc, #348]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b68a:	6809      	ldr	r1, [r1, #0]
 800b68c:	fb01 f303 	mul.w	r3, r1, r3
 800b690:	4413      	add	r3, r2
 800b692:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800b694:	4b55      	ldr	r3, [pc, #340]	; (800b7ec <vPortSuppressTicksAndSleep+0x190>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	69fa      	ldr	r2, [r7, #28]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d904      	bls.n	800b6a8 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800b69e:	4b53      	ldr	r3, [pc, #332]	; (800b7ec <vPortSuppressTicksAndSleep+0x190>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	69fa      	ldr	r2, [r7, #28]
 800b6a4:	1ad3      	subs	r3, r2, r3
 800b6a6:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800b6a8:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800b6aa:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800b6ae:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800b6b2:	f7ff fcd1 	bl	800b058 <eTaskConfirmSleepModeStatus>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d110      	bne.n	800b6de <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800b6bc:	4b49      	ldr	r3, [pc, #292]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b6be:	4a4c      	ldr	r2, [pc, #304]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b6c4:	4b46      	ldr	r3, [pc, #280]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a45      	ldr	r2, [pc, #276]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b6ca:	f043 0301 	orr.w	r3, r3, #1
 800b6ce:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800b6d0:	4b45      	ldr	r3, [pc, #276]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a46      	ldr	r2, [pc, #280]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b6d6:	3b01      	subs	r3, #1
 800b6d8:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800b6da:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800b6dc:	e07a      	b.n	800b7d4 <vPortSuppressTicksAndSleep+0x178>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800b6de:	4a44      	ldr	r2, [pc, #272]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b6e4:	4b3f      	ldr	r3, [pc, #252]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b6ea:	4b3d      	ldr	r3, [pc, #244]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4a3c      	ldr	r2, [pc, #240]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b6f0:	f043 0301 	orr.w	r3, r3, #1
 800b6f4:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	60fb      	str	r3, [r7, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 800b6fa:	f107 030c 	add.w	r3, r7, #12
 800b6fe:	4618      	mov	r0, r3
 800b700:	f7f5 fd5a 	bl	80011b8 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d004      	beq.n	800b714 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800b70a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800b70e:	bf30      	wfi
				__asm volatile( "isb" );
 800b710:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 800b714:	1d3b      	adds	r3, r7, #4
 800b716:	4618      	mov	r0, r3
 800b718:	f7f5 fd6c 	bl	80011f4 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800b71c:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800b71e:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800b722:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800b726:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800b728:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800b72c:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800b730:	4b2b      	ldr	r3, [pc, #172]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b732:	2206      	movs	r2, #6
 800b734:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800b736:	4b2a      	ldr	r3, [pc, #168]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d01d      	beq.n	800b77e <vPortSuppressTicksAndSleep+0x122>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800b742:	4b29      	ldr	r3, [pc, #164]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b744:	681a      	ldr	r2, [r3, #0]
 800b746:	4b27      	ldr	r3, [pc, #156]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b748:	6819      	ldr	r1, [r3, #0]
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	1acb      	subs	r3, r1, r3
 800b74e:	4413      	add	r3, r2
 800b750:	3b01      	subs	r3, #1
 800b752:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800b754:	4b25      	ldr	r3, [pc, #148]	; (800b7ec <vPortSuppressTicksAndSleep+0x190>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	697a      	ldr	r2, [r7, #20]
 800b75a:	429a      	cmp	r2, r3
 800b75c:	d304      	bcc.n	800b768 <vPortSuppressTicksAndSleep+0x10c>
 800b75e:	4b22      	ldr	r3, [pc, #136]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	697a      	ldr	r2, [r7, #20]
 800b764:	429a      	cmp	r2, r3
 800b766:	d903      	bls.n	800b770 <vPortSuppressTicksAndSleep+0x114>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800b768:	4b1f      	ldr	r3, [pc, #124]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3b01      	subs	r3, #1
 800b76e:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800b770:	4a1f      	ldr	r2, [pc, #124]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	3b01      	subs	r3, #1
 800b77a:	61bb      	str	r3, [r7, #24]
 800b77c:	e018      	b.n	800b7b0 <vPortSuppressTicksAndSleep+0x154>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	4a19      	ldr	r2, [pc, #100]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b782:	6812      	ldr	r2, [r2, #0]
 800b784:	fb03 f202 	mul.w	r2, r3, r2
 800b788:	4b16      	ldr	r3, [pc, #88]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	1ad3      	subs	r3, r2, r3
 800b78e:	613b      	str	r3, [r7, #16]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800b790:	4b15      	ldr	r3, [pc, #84]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	693a      	ldr	r2, [r7, #16]
 800b796:	fbb2 f3f3 	udiv	r3, r2, r3
 800b79a:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800b79c:	69bb      	ldr	r3, [r7, #24]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	4a11      	ldr	r2, [pc, #68]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b7a2:	6812      	ldr	r2, [r2, #0]
 800b7a4:	fb03 f202 	mul.w	r2, r3, r2
 800b7a8:	4911      	ldr	r1, [pc, #68]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	1ad3      	subs	r3, r2, r3
 800b7ae:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b7b0:	4b0c      	ldr	r3, [pc, #48]	; (800b7e4 <vPortSuppressTicksAndSleep+0x188>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800b7b6:	4b0a      	ldr	r3, [pc, #40]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a09      	ldr	r2, [pc, #36]	; (800b7e0 <vPortSuppressTicksAndSleep+0x184>)
 800b7bc:	f043 0301 	orr.w	r3, r3, #1
 800b7c0:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800b7c2:	69b8      	ldr	r0, [r7, #24]
 800b7c4:	f7ff fad0 	bl	800ad68 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800b7c8:	4b07      	ldr	r3, [pc, #28]	; (800b7e8 <vPortSuppressTicksAndSleep+0x18c>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4a08      	ldr	r2, [pc, #32]	; (800b7f0 <vPortSuppressTicksAndSleep+0x194>)
 800b7ce:	3b01      	subs	r3, #1
 800b7d0:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800b7d2:	b662      	cpsie	i
	}
 800b7d4:	bf00      	nop
 800b7d6:	3720      	adds	r7, #32
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	20000ecc 	.word	0x20000ecc
 800b7e0:	e000e010 	.word	0xe000e010
 800b7e4:	e000e018 	.word	0xe000e018
 800b7e8:	20000ec8 	.word	0x20000ec8
 800b7ec:	20000ed0 	.word	0x20000ed0
 800b7f0:	e000e014 	.word	0xe000e014

0800b7f4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800b7f8:	4b14      	ldr	r3, [pc, #80]	; (800b84c <vPortSetupTimerInterrupt+0x58>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a14      	ldr	r2, [pc, #80]	; (800b850 <vPortSetupTimerInterrupt+0x5c>)
 800b7fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b802:	099b      	lsrs	r3, r3, #6
 800b804:	4a13      	ldr	r2, [pc, #76]	; (800b854 <vPortSetupTimerInterrupt+0x60>)
 800b806:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800b808:	4b12      	ldr	r3, [pc, #72]	; (800b854 <vPortSetupTimerInterrupt+0x60>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800b810:	fbb2 f3f3 	udiv	r3, r2, r3
 800b814:	4a10      	ldr	r2, [pc, #64]	; (800b858 <vPortSetupTimerInterrupt+0x64>)
 800b816:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800b818:	4b10      	ldr	r3, [pc, #64]	; (800b85c <vPortSetupTimerInterrupt+0x68>)
 800b81a:	222d      	movs	r2, #45	; 0x2d
 800b81c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b81e:	4b10      	ldr	r3, [pc, #64]	; (800b860 <vPortSetupTimerInterrupt+0x6c>)
 800b820:	2200      	movs	r2, #0
 800b822:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b824:	4b0f      	ldr	r3, [pc, #60]	; (800b864 <vPortSetupTimerInterrupt+0x70>)
 800b826:	2200      	movs	r2, #0
 800b828:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b82a:	4b08      	ldr	r3, [pc, #32]	; (800b84c <vPortSetupTimerInterrupt+0x58>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4a08      	ldr	r2, [pc, #32]	; (800b850 <vPortSetupTimerInterrupt+0x5c>)
 800b830:	fba2 2303 	umull	r2, r3, r2, r3
 800b834:	099b      	lsrs	r3, r3, #6
 800b836:	4a0c      	ldr	r2, [pc, #48]	; (800b868 <vPortSetupTimerInterrupt+0x74>)
 800b838:	3b01      	subs	r3, #1
 800b83a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b83c:	4b08      	ldr	r3, [pc, #32]	; (800b860 <vPortSetupTimerInterrupt+0x6c>)
 800b83e:	2207      	movs	r2, #7
 800b840:	601a      	str	r2, [r3, #0]
}
 800b842:	bf00      	nop
 800b844:	46bd      	mov	sp, r7
 800b846:	bc80      	pop	{r7}
 800b848:	4770      	bx	lr
 800b84a:	bf00      	nop
 800b84c:	20000000 	.word	0x20000000
 800b850:	10624dd3 	.word	0x10624dd3
 800b854:	20000ec8 	.word	0x20000ec8
 800b858:	20000ecc 	.word	0x20000ecc
 800b85c:	20000ed0 	.word	0x20000ed0
 800b860:	e000e010 	.word	0xe000e010
 800b864:	e000e018 	.word	0xe000e018
 800b868:	e000e014 	.word	0xe000e014

0800b86c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b08a      	sub	sp, #40	; 0x28
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b874:	2300      	movs	r3, #0
 800b876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b878:	f7ff f992 	bl	800aba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b87c:	4b58      	ldr	r3, [pc, #352]	; (800b9e0 <pvPortMalloc+0x174>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d101      	bne.n	800b888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b884:	f000 f910 	bl	800baa8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b888:	4b56      	ldr	r3, [pc, #344]	; (800b9e4 <pvPortMalloc+0x178>)
 800b88a:	681a      	ldr	r2, [r3, #0]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4013      	ands	r3, r2
 800b890:	2b00      	cmp	r3, #0
 800b892:	f040 808e 	bne.w	800b9b2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d01d      	beq.n	800b8d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b89c:	2208      	movs	r2, #8
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f003 0307 	and.w	r3, r3, #7
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d014      	beq.n	800b8d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f023 0307 	bic.w	r3, r3, #7
 800b8b4:	3308      	adds	r3, #8
 800b8b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	f003 0307 	and.w	r3, r3, #7
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d00a      	beq.n	800b8d8 <pvPortMalloc+0x6c>
	__asm volatile
 800b8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	617b      	str	r3, [r7, #20]
}
 800b8d4:	bf00      	nop
 800b8d6:	e7fe      	b.n	800b8d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d069      	beq.n	800b9b2 <pvPortMalloc+0x146>
 800b8de:	4b42      	ldr	r3, [pc, #264]	; (800b9e8 <pvPortMalloc+0x17c>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d864      	bhi.n	800b9b2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b8e8:	4b40      	ldr	r3, [pc, #256]	; (800b9ec <pvPortMalloc+0x180>)
 800b8ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b8ec:	4b3f      	ldr	r3, [pc, #252]	; (800b9ec <pvPortMalloc+0x180>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8f2:	e004      	b.n	800b8fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b8f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	429a      	cmp	r2, r3
 800b906:	d903      	bls.n	800b910 <pvPortMalloc+0xa4>
 800b908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d1f1      	bne.n	800b8f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b910:	4b33      	ldr	r3, [pc, #204]	; (800b9e0 <pvPortMalloc+0x174>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b916:	429a      	cmp	r2, r3
 800b918:	d04b      	beq.n	800b9b2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b91a:	6a3b      	ldr	r3, [r7, #32]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2208      	movs	r2, #8
 800b920:	4413      	add	r3, r2
 800b922:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b926:	681a      	ldr	r2, [r3, #0]
 800b928:	6a3b      	ldr	r3, [r7, #32]
 800b92a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92e:	685a      	ldr	r2, [r3, #4]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	1ad2      	subs	r2, r2, r3
 800b934:	2308      	movs	r3, #8
 800b936:	005b      	lsls	r3, r3, #1
 800b938:	429a      	cmp	r2, r3
 800b93a:	d91f      	bls.n	800b97c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b93c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	4413      	add	r3, r2
 800b942:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	f003 0307 	and.w	r3, r3, #7
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d00a      	beq.n	800b964 <pvPortMalloc+0xf8>
	__asm volatile
 800b94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b952:	f383 8811 	msr	BASEPRI, r3
 800b956:	f3bf 8f6f 	isb	sy
 800b95a:	f3bf 8f4f 	dsb	sy
 800b95e:	613b      	str	r3, [r7, #16]
}
 800b960:	bf00      	nop
 800b962:	e7fe      	b.n	800b962 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b966:	685a      	ldr	r2, [r3, #4]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	1ad2      	subs	r2, r2, r3
 800b96c:	69bb      	ldr	r3, [r7, #24]
 800b96e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b972:	687a      	ldr	r2, [r7, #4]
 800b974:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b976:	69b8      	ldr	r0, [r7, #24]
 800b978:	f000 f8f8 	bl	800bb6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b97c:	4b1a      	ldr	r3, [pc, #104]	; (800b9e8 <pvPortMalloc+0x17c>)
 800b97e:	681a      	ldr	r2, [r3, #0]
 800b980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	1ad3      	subs	r3, r2, r3
 800b986:	4a18      	ldr	r2, [pc, #96]	; (800b9e8 <pvPortMalloc+0x17c>)
 800b988:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b98a:	4b17      	ldr	r3, [pc, #92]	; (800b9e8 <pvPortMalloc+0x17c>)
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	4b18      	ldr	r3, [pc, #96]	; (800b9f0 <pvPortMalloc+0x184>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	429a      	cmp	r2, r3
 800b994:	d203      	bcs.n	800b99e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b996:	4b14      	ldr	r3, [pc, #80]	; (800b9e8 <pvPortMalloc+0x17c>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	4a15      	ldr	r2, [pc, #84]	; (800b9f0 <pvPortMalloc+0x184>)
 800b99c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a0:	685a      	ldr	r2, [r3, #4]
 800b9a2:	4b10      	ldr	r3, [pc, #64]	; (800b9e4 <pvPortMalloc+0x178>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	431a      	orrs	r2, r3
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b9b2:	f7ff f93d 	bl	800ac30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b9b6:	69fb      	ldr	r3, [r7, #28]
 800b9b8:	f003 0307 	and.w	r3, r3, #7
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d00a      	beq.n	800b9d6 <pvPortMalloc+0x16a>
	__asm volatile
 800b9c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c4:	f383 8811 	msr	BASEPRI, r3
 800b9c8:	f3bf 8f6f 	isb	sy
 800b9cc:	f3bf 8f4f 	dsb	sy
 800b9d0:	60fb      	str	r3, [r7, #12]
}
 800b9d2:	bf00      	nop
 800b9d4:	e7fe      	b.n	800b9d4 <pvPortMalloc+0x168>
	return pvReturn;
 800b9d6:	69fb      	ldr	r3, [r7, #28]
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3728      	adds	r7, #40	; 0x28
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	20002e9c 	.word	0x20002e9c
 800b9e4:	20002ea8 	.word	0x20002ea8
 800b9e8:	20002ea0 	.word	0x20002ea0
 800b9ec:	20002e94 	.word	0x20002e94
 800b9f0:	20002ea4 	.word	0x20002ea4

0800b9f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b086      	sub	sp, #24
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d048      	beq.n	800ba98 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ba06:	2308      	movs	r3, #8
 800ba08:	425b      	negs	r3, r3
 800ba0a:	697a      	ldr	r2, [r7, #20]
 800ba0c:	4413      	add	r3, r2
 800ba0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	685a      	ldr	r2, [r3, #4]
 800ba18:	4b21      	ldr	r3, [pc, #132]	; (800baa0 <vPortFree+0xac>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4013      	ands	r3, r2
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d10a      	bne.n	800ba38 <vPortFree+0x44>
	__asm volatile
 800ba22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba26:	f383 8811 	msr	BASEPRI, r3
 800ba2a:	f3bf 8f6f 	isb	sy
 800ba2e:	f3bf 8f4f 	dsb	sy
 800ba32:	60fb      	str	r3, [r7, #12]
}
 800ba34:	bf00      	nop
 800ba36:	e7fe      	b.n	800ba36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d00a      	beq.n	800ba56 <vPortFree+0x62>
	__asm volatile
 800ba40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba44:	f383 8811 	msr	BASEPRI, r3
 800ba48:	f3bf 8f6f 	isb	sy
 800ba4c:	f3bf 8f4f 	dsb	sy
 800ba50:	60bb      	str	r3, [r7, #8]
}
 800ba52:	bf00      	nop
 800ba54:	e7fe      	b.n	800ba54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	685a      	ldr	r2, [r3, #4]
 800ba5a:	4b11      	ldr	r3, [pc, #68]	; (800baa0 <vPortFree+0xac>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4013      	ands	r3, r2
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d019      	beq.n	800ba98 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d115      	bne.n	800ba98 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	685a      	ldr	r2, [r3, #4]
 800ba70:	4b0b      	ldr	r3, [pc, #44]	; (800baa0 <vPortFree+0xac>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	43db      	mvns	r3, r3
 800ba76:	401a      	ands	r2, r3
 800ba78:	693b      	ldr	r3, [r7, #16]
 800ba7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ba7c:	f7ff f890 	bl	800aba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	685a      	ldr	r2, [r3, #4]
 800ba84:	4b07      	ldr	r3, [pc, #28]	; (800baa4 <vPortFree+0xb0>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4413      	add	r3, r2
 800ba8a:	4a06      	ldr	r2, [pc, #24]	; (800baa4 <vPortFree+0xb0>)
 800ba8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ba8e:	6938      	ldr	r0, [r7, #16]
 800ba90:	f000 f86c 	bl	800bb6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ba94:	f7ff f8cc 	bl	800ac30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ba98:	bf00      	nop
 800ba9a:	3718      	adds	r7, #24
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}
 800baa0:	20002ea8 	.word	0x20002ea8
 800baa4:	20002ea0 	.word	0x20002ea0

0800baa8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800baa8:	b480      	push	{r7}
 800baaa:	b085      	sub	sp, #20
 800baac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800baae:	f641 73b8 	movw	r3, #8120	; 0x1fb8
 800bab2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bab4:	4b27      	ldr	r3, [pc, #156]	; (800bb54 <prvHeapInit+0xac>)
 800bab6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	f003 0307 	and.w	r3, r3, #7
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d00c      	beq.n	800badc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	3307      	adds	r3, #7
 800bac6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f023 0307 	bic.w	r3, r3, #7
 800bace:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bad0:	68ba      	ldr	r2, [r7, #8]
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	1ad3      	subs	r3, r2, r3
 800bad6:	4a1f      	ldr	r2, [pc, #124]	; (800bb54 <prvHeapInit+0xac>)
 800bad8:	4413      	add	r3, r2
 800bada:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bae0:	4a1d      	ldr	r2, [pc, #116]	; (800bb58 <prvHeapInit+0xb0>)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bae6:	4b1c      	ldr	r3, [pc, #112]	; (800bb58 <prvHeapInit+0xb0>)
 800bae8:	2200      	movs	r2, #0
 800baea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	68ba      	ldr	r2, [r7, #8]
 800baf0:	4413      	add	r3, r2
 800baf2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800baf4:	2208      	movs	r2, #8
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	1a9b      	subs	r3, r3, r2
 800bafa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	f023 0307 	bic.w	r3, r3, #7
 800bb02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	4a15      	ldr	r2, [pc, #84]	; (800bb5c <prvHeapInit+0xb4>)
 800bb08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bb0a:	4b14      	ldr	r3, [pc, #80]	; (800bb5c <prvHeapInit+0xb4>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bb12:	4b12      	ldr	r3, [pc, #72]	; (800bb5c <prvHeapInit+0xb4>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	2200      	movs	r2, #0
 800bb18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	68fa      	ldr	r2, [r7, #12]
 800bb22:	1ad2      	subs	r2, r2, r3
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb28:	4b0c      	ldr	r3, [pc, #48]	; (800bb5c <prvHeapInit+0xb4>)
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	4a0a      	ldr	r2, [pc, #40]	; (800bb60 <prvHeapInit+0xb8>)
 800bb36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	4a09      	ldr	r2, [pc, #36]	; (800bb64 <prvHeapInit+0xbc>)
 800bb3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb40:	4b09      	ldr	r3, [pc, #36]	; (800bb68 <prvHeapInit+0xc0>)
 800bb42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bb46:	601a      	str	r2, [r3, #0]
}
 800bb48:	bf00      	nop
 800bb4a:	3714      	adds	r7, #20
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bc80      	pop	{r7}
 800bb50:	4770      	bx	lr
 800bb52:	bf00      	nop
 800bb54:	20000edc 	.word	0x20000edc
 800bb58:	20002e94 	.word	0x20002e94
 800bb5c:	20002e9c 	.word	0x20002e9c
 800bb60:	20002ea4 	.word	0x20002ea4
 800bb64:	20002ea0 	.word	0x20002ea0
 800bb68:	20002ea8 	.word	0x20002ea8

0800bb6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	b085      	sub	sp, #20
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb74:	4b27      	ldr	r3, [pc, #156]	; (800bc14 <prvInsertBlockIntoFreeList+0xa8>)
 800bb76:	60fb      	str	r3, [r7, #12]
 800bb78:	e002      	b.n	800bb80 <prvInsertBlockIntoFreeList+0x14>
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	60fb      	str	r3, [r7, #12]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d8f7      	bhi.n	800bb7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	68ba      	ldr	r2, [r7, #8]
 800bb94:	4413      	add	r3, r2
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d108      	bne.n	800bbae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	685a      	ldr	r2, [r3, #4]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	441a      	add	r2, r3
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	68ba      	ldr	r2, [r7, #8]
 800bbb8:	441a      	add	r2, r3
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	429a      	cmp	r2, r3
 800bbc0:	d118      	bne.n	800bbf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	4b14      	ldr	r3, [pc, #80]	; (800bc18 <prvInsertBlockIntoFreeList+0xac>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	d00d      	beq.n	800bbea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	441a      	add	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	601a      	str	r2, [r3, #0]
 800bbe8:	e008      	b.n	800bbfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bbea:	4b0b      	ldr	r3, [pc, #44]	; (800bc18 <prvInsertBlockIntoFreeList+0xac>)
 800bbec:	681a      	ldr	r2, [r3, #0]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	601a      	str	r2, [r3, #0]
 800bbf2:	e003      	b.n	800bbfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681a      	ldr	r2, [r3, #0]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bbfc:	68fa      	ldr	r2, [r7, #12]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d002      	beq.n	800bc0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bc0a:	bf00      	nop
 800bc0c:	3714      	adds	r7, #20
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bc80      	pop	{r7}
 800bc12:	4770      	bx	lr
 800bc14:	20002e94 	.word	0x20002e94
 800bc18:	20002e9c 	.word	0x20002e9c

0800bc1c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b082      	sub	sp, #8
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	33f1      	adds	r3, #241	; 0xf1
 800bc28:	2210      	movs	r2, #16
 800bc2a:	2100      	movs	r1, #0
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f00d f963 	bl	8018ef8 <memset1>
    ctx->M_n = 0;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2200      	movs	r2, #0
 800bc36:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	22f0      	movs	r2, #240	; 0xf0
 800bc3e:	2100      	movs	r1, #0
 800bc40:	4618      	mov	r0, r3
 800bc42:	f00d f959 	bl	8018ef8 <memset1>
}
 800bc46:	bf00      	nop
 800bc48:	3708      	adds	r7, #8
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}

0800bc4e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800bc4e:	b580      	push	{r7, lr}
 800bc50:	b082      	sub	sp, #8
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
 800bc56:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	2110      	movs	r1, #16
 800bc5e:	6838      	ldr	r0, [r7, #0]
 800bc60:	f000 fe5c 	bl	800c91c <lorawan_aes_set_key>
}
 800bc64:	bf00      	nop
 800bc66:	3708      	adds	r7, #8
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}

0800bc6c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b08c      	sub	sp, #48	; 0x30
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	60b9      	str	r1, [r7, #8]
 800bc76:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	f000 80a1 	beq.w	800bdc6 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bc8a:	f1c3 0310 	rsb	r3, r3, #16
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	4293      	cmp	r3, r2
 800bc92:	bf28      	it	cs
 800bc94:	4613      	movcs	r3, r2
 800bc96:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bca4:	4413      	add	r3, r2
 800bca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bca8:	b292      	uxth	r2, r2
 800bcaa:	68b9      	ldr	r1, [r7, #8]
 800bcac:	4618      	mov	r0, r3
 800bcae:	f00d f8e8 	bl	8018e82 <memcpy1>
        ctx->M_n += mlen;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800bcb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcba:	441a      	add	r2, r3
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bcc8:	2b0f      	cmp	r3, #15
 800bcca:	f240 808d 	bls.w	800bde8 <AES_CMAC_Update+0x17c>
 800bcce:	687a      	ldr	r2, [r7, #4]
 800bcd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	f000 8088 	beq.w	800bde8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800bcd8:	2300      	movs	r3, #0
 800bcda:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bcdc:	e015      	b.n	800bd0a <AES_CMAC_Update+0x9e>
 800bcde:	68fa      	ldr	r2, [r7, #12]
 800bce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce2:	4413      	add	r3, r2
 800bce4:	33f1      	adds	r3, #241	; 0xf1
 800bce6:	781a      	ldrb	r2, [r3, #0]
 800bce8:	68f9      	ldr	r1, [r7, #12]
 800bcea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcec:	440b      	add	r3, r1
 800bcee:	f203 1301 	addw	r3, r3, #257	; 0x101
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	4053      	eors	r3, r2
 800bcf6:	b2d9      	uxtb	r1, r3
 800bcf8:	68fa      	ldr	r2, [r7, #12]
 800bcfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcfc:	4413      	add	r3, r2
 800bcfe:	33f1      	adds	r3, #241	; 0xf1
 800bd00:	460a      	mov	r2, r1
 800bd02:	701a      	strb	r2, [r3, #0]
 800bd04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd06:	3301      	adds	r3, #1
 800bd08:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd0c:	2b0f      	cmp	r3, #15
 800bd0e:	dde6      	ble.n	800bcde <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800bd16:	f107 0314 	add.w	r3, r7, #20
 800bd1a:	2210      	movs	r2, #16
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f00d f8b0 	bl	8018e82 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bd22:	68fa      	ldr	r2, [r7, #12]
 800bd24:	f107 0114 	add.w	r1, r7, #20
 800bd28:	f107 0314 	add.w	r3, r7, #20
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f000 fed3 	bl	800cad8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	33f1      	adds	r3, #241	; 0xf1
 800bd36:	f107 0114 	add.w	r1, r7, #20
 800bd3a:	2210      	movs	r2, #16
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f00d f8a0 	bl	8018e82 <memcpy1>

        data += mlen;
 800bd42:	68ba      	ldr	r2, [r7, #8]
 800bd44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd46:	4413      	add	r3, r2
 800bd48:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd4e:	1ad3      	subs	r3, r2, r3
 800bd50:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800bd52:	e038      	b.n	800bdc6 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800bd54:	2300      	movs	r3, #0
 800bd56:	62bb      	str	r3, [r7, #40]	; 0x28
 800bd58:	e013      	b.n	800bd82 <AES_CMAC_Update+0x116>
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd5e:	4413      	add	r3, r2
 800bd60:	33f1      	adds	r3, #241	; 0xf1
 800bd62:	781a      	ldrb	r2, [r3, #0]
 800bd64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd66:	68b9      	ldr	r1, [r7, #8]
 800bd68:	440b      	add	r3, r1
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	4053      	eors	r3, r2
 800bd6e:	b2d9      	uxtb	r1, r3
 800bd70:	68fa      	ldr	r2, [r7, #12]
 800bd72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd74:	4413      	add	r3, r2
 800bd76:	33f1      	adds	r3, #241	; 0xf1
 800bd78:	460a      	mov	r2, r1
 800bd7a:	701a      	strb	r2, [r3, #0]
 800bd7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd7e:	3301      	adds	r3, #1
 800bd80:	62bb      	str	r3, [r7, #40]	; 0x28
 800bd82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd84:	2b0f      	cmp	r3, #15
 800bd86:	dde8      	ble.n	800bd5a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800bd8e:	f107 0314 	add.w	r3, r7, #20
 800bd92:	2210      	movs	r2, #16
 800bd94:	4618      	mov	r0, r3
 800bd96:	f00d f874 	bl	8018e82 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bd9a:	68fa      	ldr	r2, [r7, #12]
 800bd9c:	f107 0114 	add.w	r1, r7, #20
 800bda0:	f107 0314 	add.w	r3, r7, #20
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fe97 	bl	800cad8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	33f1      	adds	r3, #241	; 0xf1
 800bdae:	f107 0114 	add.w	r1, r7, #20
 800bdb2:	2210      	movs	r2, #16
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f00d f864 	bl	8018e82 <memcpy1>

        data += 16;
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	3310      	adds	r3, #16
 800bdbe:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3b10      	subs	r3, #16
 800bdc4:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b10      	cmp	r3, #16
 800bdca:	d8c3      	bhi.n	800bd54 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f203 1301 	addw	r3, r3, #257	; 0x101
 800bdd2:	687a      	ldr	r2, [r7, #4]
 800bdd4:	b292      	uxth	r2, r2
 800bdd6:	68b9      	ldr	r1, [r7, #8]
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f00d f852 	bl	8018e82 <memcpy1>
    ctx->M_n = len;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	687a      	ldr	r2, [r7, #4]
 800bde2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800bde6:	e000      	b.n	800bdea <AES_CMAC_Update+0x17e>
            return;
 800bde8:	bf00      	nop
}
 800bdea:	3730      	adds	r7, #48	; 0x30
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b092      	sub	sp, #72	; 0x48
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
 800bdf8:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800bdfa:	f107 031c 	add.w	r3, r7, #28
 800bdfe:	2210      	movs	r2, #16
 800be00:	2100      	movs	r1, #0
 800be02:	4618      	mov	r0, r3
 800be04:	f00d f878 	bl	8018ef8 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800be08:	683a      	ldr	r2, [r7, #0]
 800be0a:	f107 011c 	add.w	r1, r7, #28
 800be0e:	f107 031c 	add.w	r3, r7, #28
 800be12:	4618      	mov	r0, r3
 800be14:	f000 fe60 	bl	800cad8 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800be18:	7f3b      	ldrb	r3, [r7, #28]
 800be1a:	b25b      	sxtb	r3, r3
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	da30      	bge.n	800be82 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800be20:	2300      	movs	r3, #0
 800be22:	647b      	str	r3, [r7, #68]	; 0x44
 800be24:	e01b      	b.n	800be5e <AES_CMAC_Final+0x6e>
 800be26:	f107 021c 	add.w	r2, r7, #28
 800be2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be2c:	4413      	add	r3, r2
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	005b      	lsls	r3, r3, #1
 800be32:	b25a      	sxtb	r2, r3
 800be34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be36:	3301      	adds	r3, #1
 800be38:	3348      	adds	r3, #72	; 0x48
 800be3a:	443b      	add	r3, r7
 800be3c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800be40:	09db      	lsrs	r3, r3, #7
 800be42:	b2db      	uxtb	r3, r3
 800be44:	b25b      	sxtb	r3, r3
 800be46:	4313      	orrs	r3, r2
 800be48:	b25b      	sxtb	r3, r3
 800be4a:	b2d9      	uxtb	r1, r3
 800be4c:	f107 021c 	add.w	r2, r7, #28
 800be50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be52:	4413      	add	r3, r2
 800be54:	460a      	mov	r2, r1
 800be56:	701a      	strb	r2, [r3, #0]
 800be58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be5a:	3301      	adds	r3, #1
 800be5c:	647b      	str	r3, [r7, #68]	; 0x44
 800be5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be60:	2b0e      	cmp	r3, #14
 800be62:	dde0      	ble.n	800be26 <AES_CMAC_Final+0x36>
 800be64:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800be68:	005b      	lsls	r3, r3, #1
 800be6a:	b2db      	uxtb	r3, r3
 800be6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800be70:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800be74:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800be78:	43db      	mvns	r3, r3
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be80:	e027      	b.n	800bed2 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800be82:	2300      	movs	r3, #0
 800be84:	643b      	str	r3, [r7, #64]	; 0x40
 800be86:	e01b      	b.n	800bec0 <AES_CMAC_Final+0xd0>
 800be88:	f107 021c 	add.w	r2, r7, #28
 800be8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be8e:	4413      	add	r3, r2
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	005b      	lsls	r3, r3, #1
 800be94:	b25a      	sxtb	r2, r3
 800be96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be98:	3301      	adds	r3, #1
 800be9a:	3348      	adds	r3, #72	; 0x48
 800be9c:	443b      	add	r3, r7
 800be9e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bea2:	09db      	lsrs	r3, r3, #7
 800bea4:	b2db      	uxtb	r3, r3
 800bea6:	b25b      	sxtb	r3, r3
 800bea8:	4313      	orrs	r3, r2
 800beaa:	b25b      	sxtb	r3, r3
 800beac:	b2d9      	uxtb	r1, r3
 800beae:	f107 021c 	add.w	r2, r7, #28
 800beb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800beb4:	4413      	add	r3, r2
 800beb6:	460a      	mov	r2, r1
 800beb8:	701a      	strb	r2, [r3, #0]
 800beba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bebc:	3301      	adds	r3, #1
 800bebe:	643b      	str	r3, [r7, #64]	; 0x40
 800bec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bec2:	2b0e      	cmp	r3, #14
 800bec4:	dde0      	ble.n	800be88 <AES_CMAC_Final+0x98>
 800bec6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800beca:	005b      	lsls	r3, r3, #1
 800becc:	b2db      	uxtb	r3, r3
 800bece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bed8:	2b10      	cmp	r3, #16
 800beda:	d11d      	bne.n	800bf18 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800bedc:	2300      	movs	r3, #0
 800bede:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bee0:	e016      	b.n	800bf10 <AES_CMAC_Final+0x120>
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bee6:	4413      	add	r3, r2
 800bee8:	f203 1301 	addw	r3, r3, #257	; 0x101
 800beec:	781a      	ldrb	r2, [r3, #0]
 800beee:	f107 011c 	add.w	r1, r7, #28
 800bef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bef4:	440b      	add	r3, r1
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	4053      	eors	r3, r2
 800befa:	b2d9      	uxtb	r1, r3
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf00:	4413      	add	r3, r2
 800bf02:	f203 1301 	addw	r3, r3, #257	; 0x101
 800bf06:	460a      	mov	r2, r1
 800bf08:	701a      	strb	r2, [r3, #0]
 800bf0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf12:	2b0f      	cmp	r3, #15
 800bf14:	dde5      	ble.n	800bee2 <AES_CMAC_Final+0xf2>
 800bf16:	e096      	b.n	800c046 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800bf18:	7f3b      	ldrb	r3, [r7, #28]
 800bf1a:	b25b      	sxtb	r3, r3
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	da30      	bge.n	800bf82 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800bf20:	2300      	movs	r3, #0
 800bf22:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf24:	e01b      	b.n	800bf5e <AES_CMAC_Final+0x16e>
 800bf26:	f107 021c 	add.w	r2, r7, #28
 800bf2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf2c:	4413      	add	r3, r2
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	005b      	lsls	r3, r3, #1
 800bf32:	b25a      	sxtb	r2, r3
 800bf34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf36:	3301      	adds	r3, #1
 800bf38:	3348      	adds	r3, #72	; 0x48
 800bf3a:	443b      	add	r3, r7
 800bf3c:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bf40:	09db      	lsrs	r3, r3, #7
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	b25b      	sxtb	r3, r3
 800bf46:	4313      	orrs	r3, r2
 800bf48:	b25b      	sxtb	r3, r3
 800bf4a:	b2d9      	uxtb	r1, r3
 800bf4c:	f107 021c 	add.w	r2, r7, #28
 800bf50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf52:	4413      	add	r3, r2
 800bf54:	460a      	mov	r2, r1
 800bf56:	701a      	strb	r2, [r3, #0]
 800bf58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf60:	2b0e      	cmp	r3, #14
 800bf62:	dde0      	ble.n	800bf26 <AES_CMAC_Final+0x136>
 800bf64:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bf68:	005b      	lsls	r3, r3, #1
 800bf6a:	b2db      	uxtb	r3, r3
 800bf6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800bf70:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bf74:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800bf78:	43db      	mvns	r3, r3
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bf80:	e027      	b.n	800bfd2 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800bf82:	2300      	movs	r3, #0
 800bf84:	637b      	str	r3, [r7, #52]	; 0x34
 800bf86:	e01b      	b.n	800bfc0 <AES_CMAC_Final+0x1d0>
 800bf88:	f107 021c 	add.w	r2, r7, #28
 800bf8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf8e:	4413      	add	r3, r2
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	005b      	lsls	r3, r3, #1
 800bf94:	b25a      	sxtb	r2, r3
 800bf96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf98:	3301      	adds	r3, #1
 800bf9a:	3348      	adds	r3, #72	; 0x48
 800bf9c:	443b      	add	r3, r7
 800bf9e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bfa2:	09db      	lsrs	r3, r3, #7
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	b25b      	sxtb	r3, r3
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	b25b      	sxtb	r3, r3
 800bfac:	b2d9      	uxtb	r1, r3
 800bfae:	f107 021c 	add.w	r2, r7, #28
 800bfb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfb4:	4413      	add	r3, r2
 800bfb6:	460a      	mov	r2, r1
 800bfb8:	701a      	strb	r2, [r3, #0]
 800bfba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	637b      	str	r3, [r7, #52]	; 0x34
 800bfc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfc2:	2b0e      	cmp	r3, #14
 800bfc4:	dde0      	ble.n	800bf88 <AES_CMAC_Final+0x198>
 800bfc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bfca:	005b      	lsls	r3, r3, #1
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bfd8:	683a      	ldr	r2, [r7, #0]
 800bfda:	4413      	add	r3, r2
 800bfdc:	2280      	movs	r2, #128	; 0x80
 800bfde:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800bfe2:	e007      	b.n	800bff4 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bfea:	683a      	ldr	r2, [r7, #0]
 800bfec:	4413      	add	r3, r2
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800bffa:	1c5a      	adds	r2, r3, #1
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800c008:	2b0f      	cmp	r3, #15
 800c00a:	d9eb      	bls.n	800bfe4 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800c00c:	2300      	movs	r3, #0
 800c00e:	633b      	str	r3, [r7, #48]	; 0x30
 800c010:	e016      	b.n	800c040 <AES_CMAC_Final+0x250>
 800c012:	683a      	ldr	r2, [r7, #0]
 800c014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c016:	4413      	add	r3, r2
 800c018:	f203 1301 	addw	r3, r3, #257	; 0x101
 800c01c:	781a      	ldrb	r2, [r3, #0]
 800c01e:	f107 011c 	add.w	r1, r7, #28
 800c022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c024:	440b      	add	r3, r1
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	4053      	eors	r3, r2
 800c02a:	b2d9      	uxtb	r1, r3
 800c02c:	683a      	ldr	r2, [r7, #0]
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	4413      	add	r3, r2
 800c032:	f203 1301 	addw	r3, r3, #257	; 0x101
 800c036:	460a      	mov	r2, r1
 800c038:	701a      	strb	r2, [r3, #0]
 800c03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c03c:	3301      	adds	r3, #1
 800c03e:	633b      	str	r3, [r7, #48]	; 0x30
 800c040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c042:	2b0f      	cmp	r3, #15
 800c044:	dde5      	ble.n	800c012 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800c046:	2300      	movs	r3, #0
 800c048:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c04a:	e015      	b.n	800c078 <AES_CMAC_Final+0x288>
 800c04c:	683a      	ldr	r2, [r7, #0]
 800c04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c050:	4413      	add	r3, r2
 800c052:	33f1      	adds	r3, #241	; 0xf1
 800c054:	781a      	ldrb	r2, [r3, #0]
 800c056:	6839      	ldr	r1, [r7, #0]
 800c058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c05a:	440b      	add	r3, r1
 800c05c:	f203 1301 	addw	r3, r3, #257	; 0x101
 800c060:	781b      	ldrb	r3, [r3, #0]
 800c062:	4053      	eors	r3, r2
 800c064:	b2d9      	uxtb	r1, r3
 800c066:	683a      	ldr	r2, [r7, #0]
 800c068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c06a:	4413      	add	r3, r2
 800c06c:	33f1      	adds	r3, #241	; 0xf1
 800c06e:	460a      	mov	r2, r1
 800c070:	701a      	strb	r2, [r3, #0]
 800c072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c074:	3301      	adds	r3, #1
 800c076:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c07a:	2b0f      	cmp	r3, #15
 800c07c:	dde6      	ble.n	800c04c <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800c084:	f107 030c 	add.w	r3, r7, #12
 800c088:	2210      	movs	r2, #16
 800c08a:	4618      	mov	r0, r3
 800c08c:	f00c fef9 	bl	8018e82 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c090:	683a      	ldr	r2, [r7, #0]
 800c092:	f107 030c 	add.w	r3, r7, #12
 800c096:	6879      	ldr	r1, [r7, #4]
 800c098:	4618      	mov	r0, r3
 800c09a:	f000 fd1d 	bl	800cad8 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c09e:	f107 031c 	add.w	r3, r7, #28
 800c0a2:	2210      	movs	r2, #16
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f00c ff26 	bl	8018ef8 <memset1>
}
 800c0ac:	bf00      	nop
 800c0ae:	3748      	adds	r7, #72	; 0x48
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	781a      	ldrb	r2, [r3, #0]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	683a      	ldr	r2, [r7, #0]
 800c0cc:	7852      	ldrb	r2, [r2, #1]
 800c0ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	3302      	adds	r3, #2
 800c0d4:	683a      	ldr	r2, [r7, #0]
 800c0d6:	7892      	ldrb	r2, [r2, #2]
 800c0d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	3303      	adds	r3, #3
 800c0de:	683a      	ldr	r2, [r7, #0]
 800c0e0:	78d2      	ldrb	r2, [r2, #3]
 800c0e2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	3304      	adds	r3, #4
 800c0e8:	683a      	ldr	r2, [r7, #0]
 800c0ea:	7912      	ldrb	r2, [r2, #4]
 800c0ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	3305      	adds	r3, #5
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	7952      	ldrb	r2, [r2, #5]
 800c0f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	3306      	adds	r3, #6
 800c0fc:	683a      	ldr	r2, [r7, #0]
 800c0fe:	7992      	ldrb	r2, [r2, #6]
 800c100:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	3307      	adds	r3, #7
 800c106:	683a      	ldr	r2, [r7, #0]
 800c108:	79d2      	ldrb	r2, [r2, #7]
 800c10a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	3308      	adds	r3, #8
 800c110:	683a      	ldr	r2, [r7, #0]
 800c112:	7a12      	ldrb	r2, [r2, #8]
 800c114:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	3309      	adds	r3, #9
 800c11a:	683a      	ldr	r2, [r7, #0]
 800c11c:	7a52      	ldrb	r2, [r2, #9]
 800c11e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	330a      	adds	r3, #10
 800c124:	683a      	ldr	r2, [r7, #0]
 800c126:	7a92      	ldrb	r2, [r2, #10]
 800c128:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	330b      	adds	r3, #11
 800c12e:	683a      	ldr	r2, [r7, #0]
 800c130:	7ad2      	ldrb	r2, [r2, #11]
 800c132:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	330c      	adds	r3, #12
 800c138:	683a      	ldr	r2, [r7, #0]
 800c13a:	7b12      	ldrb	r2, [r2, #12]
 800c13c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	330d      	adds	r3, #13
 800c142:	683a      	ldr	r2, [r7, #0]
 800c144:	7b52      	ldrb	r2, [r2, #13]
 800c146:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	330e      	adds	r3, #14
 800c14c:	683a      	ldr	r2, [r7, #0]
 800c14e:	7b92      	ldrb	r2, [r2, #14]
 800c150:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	330f      	adds	r3, #15
 800c156:	683a      	ldr	r2, [r7, #0]
 800c158:	7bd2      	ldrb	r2, [r2, #15]
 800c15a:	701a      	strb	r2, [r3, #0]
#endif
}
 800c15c:	bf00      	nop
 800c15e:	370c      	adds	r7, #12
 800c160:	46bd      	mov	sp, r7
 800c162:	bc80      	pop	{r7}
 800c164:	4770      	bx	lr

0800c166 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c166:	b480      	push	{r7}
 800c168:	b085      	sub	sp, #20
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	60f8      	str	r0, [r7, #12]
 800c16e:	60b9      	str	r1, [r7, #8]
 800c170:	4613      	mov	r3, r2
 800c172:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c174:	e007      	b.n	800c186 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c176:	68ba      	ldr	r2, [r7, #8]
 800c178:	1c53      	adds	r3, r2, #1
 800c17a:	60bb      	str	r3, [r7, #8]
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	1c59      	adds	r1, r3, #1
 800c180:	60f9      	str	r1, [r7, #12]
 800c182:	7812      	ldrb	r2, [r2, #0]
 800c184:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c186:	79fb      	ldrb	r3, [r7, #7]
 800c188:	1e5a      	subs	r2, r3, #1
 800c18a:	71fa      	strb	r2, [r7, #7]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d1f2      	bne.n	800c176 <copy_block_nn+0x10>
}
 800c190:	bf00      	nop
 800c192:	bf00      	nop
 800c194:	3714      	adds	r7, #20
 800c196:	46bd      	mov	sp, r7
 800c198:	bc80      	pop	{r7}
 800c19a:	4770      	bx	lr

0800c19c <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	781a      	ldrb	r2, [r3, #0]
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	4053      	eors	r3, r2
 800c1b0:	b2da      	uxtb	r2, r3
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	3301      	adds	r3, #1
 800c1ba:	7819      	ldrb	r1, [r3, #0]
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	3301      	adds	r3, #1
 800c1c0:	781a      	ldrb	r2, [r3, #0]
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	404a      	eors	r2, r1
 800c1c8:	b2d2      	uxtb	r2, r2
 800c1ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	3302      	adds	r3, #2
 800c1d0:	7819      	ldrb	r1, [r3, #0]
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	3302      	adds	r3, #2
 800c1d6:	781a      	ldrb	r2, [r3, #0]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	3302      	adds	r3, #2
 800c1dc:	404a      	eors	r2, r1
 800c1de:	b2d2      	uxtb	r2, r2
 800c1e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	3303      	adds	r3, #3
 800c1e6:	7819      	ldrb	r1, [r3, #0]
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	3303      	adds	r3, #3
 800c1ec:	781a      	ldrb	r2, [r3, #0]
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	3303      	adds	r3, #3
 800c1f2:	404a      	eors	r2, r1
 800c1f4:	b2d2      	uxtb	r2, r2
 800c1f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	3304      	adds	r3, #4
 800c1fc:	7819      	ldrb	r1, [r3, #0]
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	3304      	adds	r3, #4
 800c202:	781a      	ldrb	r2, [r3, #0]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	3304      	adds	r3, #4
 800c208:	404a      	eors	r2, r1
 800c20a:	b2d2      	uxtb	r2, r2
 800c20c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	3305      	adds	r3, #5
 800c212:	7819      	ldrb	r1, [r3, #0]
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	3305      	adds	r3, #5
 800c218:	781a      	ldrb	r2, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	3305      	adds	r3, #5
 800c21e:	404a      	eors	r2, r1
 800c220:	b2d2      	uxtb	r2, r2
 800c222:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	3306      	adds	r3, #6
 800c228:	7819      	ldrb	r1, [r3, #0]
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	3306      	adds	r3, #6
 800c22e:	781a      	ldrb	r2, [r3, #0]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	3306      	adds	r3, #6
 800c234:	404a      	eors	r2, r1
 800c236:	b2d2      	uxtb	r2, r2
 800c238:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	3307      	adds	r3, #7
 800c23e:	7819      	ldrb	r1, [r3, #0]
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	3307      	adds	r3, #7
 800c244:	781a      	ldrb	r2, [r3, #0]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	3307      	adds	r3, #7
 800c24a:	404a      	eors	r2, r1
 800c24c:	b2d2      	uxtb	r2, r2
 800c24e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	3308      	adds	r3, #8
 800c254:	7819      	ldrb	r1, [r3, #0]
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	3308      	adds	r3, #8
 800c25a:	781a      	ldrb	r2, [r3, #0]
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	3308      	adds	r3, #8
 800c260:	404a      	eors	r2, r1
 800c262:	b2d2      	uxtb	r2, r2
 800c264:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	3309      	adds	r3, #9
 800c26a:	7819      	ldrb	r1, [r3, #0]
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	3309      	adds	r3, #9
 800c270:	781a      	ldrb	r2, [r3, #0]
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	3309      	adds	r3, #9
 800c276:	404a      	eors	r2, r1
 800c278:	b2d2      	uxtb	r2, r2
 800c27a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	330a      	adds	r3, #10
 800c280:	7819      	ldrb	r1, [r3, #0]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	330a      	adds	r3, #10
 800c286:	781a      	ldrb	r2, [r3, #0]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	330a      	adds	r3, #10
 800c28c:	404a      	eors	r2, r1
 800c28e:	b2d2      	uxtb	r2, r2
 800c290:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	330b      	adds	r3, #11
 800c296:	7819      	ldrb	r1, [r3, #0]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	330b      	adds	r3, #11
 800c29c:	781a      	ldrb	r2, [r3, #0]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	330b      	adds	r3, #11
 800c2a2:	404a      	eors	r2, r1
 800c2a4:	b2d2      	uxtb	r2, r2
 800c2a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	330c      	adds	r3, #12
 800c2ac:	7819      	ldrb	r1, [r3, #0]
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	330c      	adds	r3, #12
 800c2b2:	781a      	ldrb	r2, [r3, #0]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	330c      	adds	r3, #12
 800c2b8:	404a      	eors	r2, r1
 800c2ba:	b2d2      	uxtb	r2, r2
 800c2bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	330d      	adds	r3, #13
 800c2c2:	7819      	ldrb	r1, [r3, #0]
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	330d      	adds	r3, #13
 800c2c8:	781a      	ldrb	r2, [r3, #0]
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	330d      	adds	r3, #13
 800c2ce:	404a      	eors	r2, r1
 800c2d0:	b2d2      	uxtb	r2, r2
 800c2d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	330e      	adds	r3, #14
 800c2d8:	7819      	ldrb	r1, [r3, #0]
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	330e      	adds	r3, #14
 800c2de:	781a      	ldrb	r2, [r3, #0]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	330e      	adds	r3, #14
 800c2e4:	404a      	eors	r2, r1
 800c2e6:	b2d2      	uxtb	r2, r2
 800c2e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	330f      	adds	r3, #15
 800c2ee:	7819      	ldrb	r1, [r3, #0]
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	330f      	adds	r3, #15
 800c2f4:	781a      	ldrb	r2, [r3, #0]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	330f      	adds	r3, #15
 800c2fa:	404a      	eors	r2, r1
 800c2fc:	b2d2      	uxtb	r2, r2
 800c2fe:	701a      	strb	r2, [r3, #0]
#endif
}
 800c300:	bf00      	nop
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	bc80      	pop	{r7}
 800c308:	4770      	bx	lr

0800c30a <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c30a:	b480      	push	{r7}
 800c30c:	b085      	sub	sp, #20
 800c30e:	af00      	add	r7, sp, #0
 800c310:	60f8      	str	r0, [r7, #12]
 800c312:	60b9      	str	r1, [r7, #8]
 800c314:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	781a      	ldrb	r2, [r3, #0]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	4053      	eors	r3, r2
 800c320:	b2da      	uxtb	r2, r3
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	3301      	adds	r3, #1
 800c32a:	7819      	ldrb	r1, [r3, #0]
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	3301      	adds	r3, #1
 800c330:	781a      	ldrb	r2, [r3, #0]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	3301      	adds	r3, #1
 800c336:	404a      	eors	r2, r1
 800c338:	b2d2      	uxtb	r2, r2
 800c33a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	3302      	adds	r3, #2
 800c340:	7819      	ldrb	r1, [r3, #0]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	3302      	adds	r3, #2
 800c346:	781a      	ldrb	r2, [r3, #0]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	3302      	adds	r3, #2
 800c34c:	404a      	eors	r2, r1
 800c34e:	b2d2      	uxtb	r2, r2
 800c350:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	3303      	adds	r3, #3
 800c356:	7819      	ldrb	r1, [r3, #0]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	3303      	adds	r3, #3
 800c35c:	781a      	ldrb	r2, [r3, #0]
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	3303      	adds	r3, #3
 800c362:	404a      	eors	r2, r1
 800c364:	b2d2      	uxtb	r2, r2
 800c366:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	3304      	adds	r3, #4
 800c36c:	7819      	ldrb	r1, [r3, #0]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	3304      	adds	r3, #4
 800c372:	781a      	ldrb	r2, [r3, #0]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	3304      	adds	r3, #4
 800c378:	404a      	eors	r2, r1
 800c37a:	b2d2      	uxtb	r2, r2
 800c37c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	3305      	adds	r3, #5
 800c382:	7819      	ldrb	r1, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	3305      	adds	r3, #5
 800c388:	781a      	ldrb	r2, [r3, #0]
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	3305      	adds	r3, #5
 800c38e:	404a      	eors	r2, r1
 800c390:	b2d2      	uxtb	r2, r2
 800c392:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	3306      	adds	r3, #6
 800c398:	7819      	ldrb	r1, [r3, #0]
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	3306      	adds	r3, #6
 800c39e:	781a      	ldrb	r2, [r3, #0]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	3306      	adds	r3, #6
 800c3a4:	404a      	eors	r2, r1
 800c3a6:	b2d2      	uxtb	r2, r2
 800c3a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	3307      	adds	r3, #7
 800c3ae:	7819      	ldrb	r1, [r3, #0]
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	3307      	adds	r3, #7
 800c3b4:	781a      	ldrb	r2, [r3, #0]
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	3307      	adds	r3, #7
 800c3ba:	404a      	eors	r2, r1
 800c3bc:	b2d2      	uxtb	r2, r2
 800c3be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	3308      	adds	r3, #8
 800c3c4:	7819      	ldrb	r1, [r3, #0]
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	3308      	adds	r3, #8
 800c3ca:	781a      	ldrb	r2, [r3, #0]
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	3308      	adds	r3, #8
 800c3d0:	404a      	eors	r2, r1
 800c3d2:	b2d2      	uxtb	r2, r2
 800c3d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	3309      	adds	r3, #9
 800c3da:	7819      	ldrb	r1, [r3, #0]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	3309      	adds	r3, #9
 800c3e0:	781a      	ldrb	r2, [r3, #0]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	3309      	adds	r3, #9
 800c3e6:	404a      	eors	r2, r1
 800c3e8:	b2d2      	uxtb	r2, r2
 800c3ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	330a      	adds	r3, #10
 800c3f0:	7819      	ldrb	r1, [r3, #0]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	330a      	adds	r3, #10
 800c3f6:	781a      	ldrb	r2, [r3, #0]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	330a      	adds	r3, #10
 800c3fc:	404a      	eors	r2, r1
 800c3fe:	b2d2      	uxtb	r2, r2
 800c400:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	330b      	adds	r3, #11
 800c406:	7819      	ldrb	r1, [r3, #0]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	330b      	adds	r3, #11
 800c40c:	781a      	ldrb	r2, [r3, #0]
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	330b      	adds	r3, #11
 800c412:	404a      	eors	r2, r1
 800c414:	b2d2      	uxtb	r2, r2
 800c416:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	330c      	adds	r3, #12
 800c41c:	7819      	ldrb	r1, [r3, #0]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	330c      	adds	r3, #12
 800c422:	781a      	ldrb	r2, [r3, #0]
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	330c      	adds	r3, #12
 800c428:	404a      	eors	r2, r1
 800c42a:	b2d2      	uxtb	r2, r2
 800c42c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	330d      	adds	r3, #13
 800c432:	7819      	ldrb	r1, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	330d      	adds	r3, #13
 800c438:	781a      	ldrb	r2, [r3, #0]
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	330d      	adds	r3, #13
 800c43e:	404a      	eors	r2, r1
 800c440:	b2d2      	uxtb	r2, r2
 800c442:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	330e      	adds	r3, #14
 800c448:	7819      	ldrb	r1, [r3, #0]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	330e      	adds	r3, #14
 800c44e:	781a      	ldrb	r2, [r3, #0]
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	330e      	adds	r3, #14
 800c454:	404a      	eors	r2, r1
 800c456:	b2d2      	uxtb	r2, r2
 800c458:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	330f      	adds	r3, #15
 800c45e:	7819      	ldrb	r1, [r3, #0]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	330f      	adds	r3, #15
 800c464:	781a      	ldrb	r2, [r3, #0]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	330f      	adds	r3, #15
 800c46a:	404a      	eors	r2, r1
 800c46c:	b2d2      	uxtb	r2, r2
 800c46e:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c470:	bf00      	nop
 800c472:	3714      	adds	r7, #20
 800c474:	46bd      	mov	sp, r7
 800c476:	bc80      	pop	{r7}
 800c478:	4770      	bx	lr

0800c47a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c47a:	b580      	push	{r7, lr}
 800c47c:	b082      	sub	sp, #8
 800c47e:	af00      	add	r7, sp, #0
 800c480:	6078      	str	r0, [r7, #4]
 800c482:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c484:	6839      	ldr	r1, [r7, #0]
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f7ff fe88 	bl	800c19c <xor_block>
}
 800c48c:	bf00      	nop
 800c48e:	3708      	adds	r7, #8
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	4b48      	ldr	r3, [pc, #288]	; (800c5c4 <shift_sub_rows+0x130>)
 800c4a4:	5c9a      	ldrb	r2, [r3, r2]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	701a      	strb	r2, [r3, #0]
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	3304      	adds	r3, #4
 800c4ae:	781b      	ldrb	r3, [r3, #0]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	4a43      	ldr	r2, [pc, #268]	; (800c5c4 <shift_sub_rows+0x130>)
 800c4b8:	5c52      	ldrb	r2, [r2, r1]
 800c4ba:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	3308      	adds	r3, #8
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	3308      	adds	r3, #8
 800c4c8:	4a3e      	ldr	r2, [pc, #248]	; (800c5c4 <shift_sub_rows+0x130>)
 800c4ca:	5c52      	ldrb	r2, [r2, r1]
 800c4cc:	701a      	strb	r2, [r3, #0]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	330c      	adds	r3, #12
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	330c      	adds	r3, #12
 800c4da:	4a3a      	ldr	r2, [pc, #232]	; (800c5c4 <shift_sub_rows+0x130>)
 800c4dc:	5c52      	ldrb	r2, [r2, r1]
 800c4de:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	785b      	ldrb	r3, [r3, #1]
 800c4e4:	73fb      	strb	r3, [r7, #15]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	3305      	adds	r3, #5
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	4a34      	ldr	r2, [pc, #208]	; (800c5c4 <shift_sub_rows+0x130>)
 800c4f4:	5c52      	ldrb	r2, [r2, r1]
 800c4f6:	701a      	strb	r2, [r3, #0]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	3309      	adds	r3, #9
 800c4fc:	781b      	ldrb	r3, [r3, #0]
 800c4fe:	4619      	mov	r1, r3
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	3305      	adds	r3, #5
 800c504:	4a2f      	ldr	r2, [pc, #188]	; (800c5c4 <shift_sub_rows+0x130>)
 800c506:	5c52      	ldrb	r2, [r2, r1]
 800c508:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	330d      	adds	r3, #13
 800c50e:	781b      	ldrb	r3, [r3, #0]
 800c510:	4619      	mov	r1, r3
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	3309      	adds	r3, #9
 800c516:	4a2b      	ldr	r2, [pc, #172]	; (800c5c4 <shift_sub_rows+0x130>)
 800c518:	5c52      	ldrb	r2, [r2, r1]
 800c51a:	701a      	strb	r2, [r3, #0]
 800c51c:	7bfa      	ldrb	r2, [r7, #15]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	330d      	adds	r3, #13
 800c522:	4928      	ldr	r1, [pc, #160]	; (800c5c4 <shift_sub_rows+0x130>)
 800c524:	5c8a      	ldrb	r2, [r1, r2]
 800c526:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	789b      	ldrb	r3, [r3, #2]
 800c52c:	73fb      	strb	r3, [r7, #15]
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	330a      	adds	r3, #10
 800c532:	781b      	ldrb	r3, [r3, #0]
 800c534:	4619      	mov	r1, r3
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	3302      	adds	r3, #2
 800c53a:	4a22      	ldr	r2, [pc, #136]	; (800c5c4 <shift_sub_rows+0x130>)
 800c53c:	5c52      	ldrb	r2, [r2, r1]
 800c53e:	701a      	strb	r2, [r3, #0]
 800c540:	7bfa      	ldrb	r2, [r7, #15]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	330a      	adds	r3, #10
 800c546:	491f      	ldr	r1, [pc, #124]	; (800c5c4 <shift_sub_rows+0x130>)
 800c548:	5c8a      	ldrb	r2, [r1, r2]
 800c54a:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	799b      	ldrb	r3, [r3, #6]
 800c550:	73fb      	strb	r3, [r7, #15]
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	330e      	adds	r3, #14
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	4619      	mov	r1, r3
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	3306      	adds	r3, #6
 800c55e:	4a19      	ldr	r2, [pc, #100]	; (800c5c4 <shift_sub_rows+0x130>)
 800c560:	5c52      	ldrb	r2, [r2, r1]
 800c562:	701a      	strb	r2, [r3, #0]
 800c564:	7bfa      	ldrb	r2, [r7, #15]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	330e      	adds	r3, #14
 800c56a:	4916      	ldr	r1, [pc, #88]	; (800c5c4 <shift_sub_rows+0x130>)
 800c56c:	5c8a      	ldrb	r2, [r1, r2]
 800c56e:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	7bdb      	ldrb	r3, [r3, #15]
 800c574:	73fb      	strb	r3, [r7, #15]
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	330b      	adds	r3, #11
 800c57a:	781b      	ldrb	r3, [r3, #0]
 800c57c:	4619      	mov	r1, r3
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	330f      	adds	r3, #15
 800c582:	4a10      	ldr	r2, [pc, #64]	; (800c5c4 <shift_sub_rows+0x130>)
 800c584:	5c52      	ldrb	r2, [r2, r1]
 800c586:	701a      	strb	r2, [r3, #0]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	3307      	adds	r3, #7
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	4619      	mov	r1, r3
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	330b      	adds	r3, #11
 800c594:	4a0b      	ldr	r2, [pc, #44]	; (800c5c4 <shift_sub_rows+0x130>)
 800c596:	5c52      	ldrb	r2, [r2, r1]
 800c598:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	3303      	adds	r3, #3
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	3307      	adds	r3, #7
 800c5a6:	4a07      	ldr	r2, [pc, #28]	; (800c5c4 <shift_sub_rows+0x130>)
 800c5a8:	5c52      	ldrb	r2, [r2, r1]
 800c5aa:	701a      	strb	r2, [r3, #0]
 800c5ac:	7bfa      	ldrb	r2, [r7, #15]
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	3303      	adds	r3, #3
 800c5b2:	4904      	ldr	r1, [pc, #16]	; (800c5c4 <shift_sub_rows+0x130>)
 800c5b4:	5c8a      	ldrb	r2, [r1, r2]
 800c5b6:	701a      	strb	r2, [r3, #0]
}
 800c5b8:	bf00      	nop
 800c5ba:	3714      	adds	r7, #20
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bc80      	pop	{r7}
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	0801e194 	.word	0x0801e194

0800c5c8 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b086      	sub	sp, #24
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c5d0:	f107 0308 	add.w	r3, r7, #8
 800c5d4:	6879      	ldr	r1, [r7, #4]
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7ff fd6c 	bl	800c0b4 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c5dc:	7a3b      	ldrb	r3, [r7, #8]
 800c5de:	461a      	mov	r2, r3
 800c5e0:	4b9a      	ldr	r3, [pc, #616]	; (800c84c <mix_sub_columns+0x284>)
 800c5e2:	5c9a      	ldrb	r2, [r3, r2]
 800c5e4:	7b7b      	ldrb	r3, [r7, #13]
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	4b99      	ldr	r3, [pc, #612]	; (800c850 <mix_sub_columns+0x288>)
 800c5ea:	5c5b      	ldrb	r3, [r3, r1]
 800c5ec:	4053      	eors	r3, r2
 800c5ee:	b2da      	uxtb	r2, r3
 800c5f0:	7cbb      	ldrb	r3, [r7, #18]
 800c5f2:	4619      	mov	r1, r3
 800c5f4:	4b97      	ldr	r3, [pc, #604]	; (800c854 <mix_sub_columns+0x28c>)
 800c5f6:	5c5b      	ldrb	r3, [r3, r1]
 800c5f8:	4053      	eors	r3, r2
 800c5fa:	b2da      	uxtb	r2, r3
 800c5fc:	7dfb      	ldrb	r3, [r7, #23]
 800c5fe:	4619      	mov	r1, r3
 800c600:	4b94      	ldr	r3, [pc, #592]	; (800c854 <mix_sub_columns+0x28c>)
 800c602:	5c5b      	ldrb	r3, [r3, r1]
 800c604:	4053      	eors	r3, r2
 800c606:	b2da      	uxtb	r2, r3
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c60c:	7a3b      	ldrb	r3, [r7, #8]
 800c60e:	461a      	mov	r2, r3
 800c610:	4b90      	ldr	r3, [pc, #576]	; (800c854 <mix_sub_columns+0x28c>)
 800c612:	5c9a      	ldrb	r2, [r3, r2]
 800c614:	7b7b      	ldrb	r3, [r7, #13]
 800c616:	4619      	mov	r1, r3
 800c618:	4b8c      	ldr	r3, [pc, #560]	; (800c84c <mix_sub_columns+0x284>)
 800c61a:	5c5b      	ldrb	r3, [r3, r1]
 800c61c:	4053      	eors	r3, r2
 800c61e:	b2da      	uxtb	r2, r3
 800c620:	7cbb      	ldrb	r3, [r7, #18]
 800c622:	4619      	mov	r1, r3
 800c624:	4b8a      	ldr	r3, [pc, #552]	; (800c850 <mix_sub_columns+0x288>)
 800c626:	5c5b      	ldrb	r3, [r3, r1]
 800c628:	4053      	eors	r3, r2
 800c62a:	b2d9      	uxtb	r1, r3
 800c62c:	7dfb      	ldrb	r3, [r7, #23]
 800c62e:	461a      	mov	r2, r3
 800c630:	4b88      	ldr	r3, [pc, #544]	; (800c854 <mix_sub_columns+0x28c>)
 800c632:	5c9a      	ldrb	r2, [r3, r2]
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	3301      	adds	r3, #1
 800c638:	404a      	eors	r2, r1
 800c63a:	b2d2      	uxtb	r2, r2
 800c63c:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c63e:	7a3b      	ldrb	r3, [r7, #8]
 800c640:	461a      	mov	r2, r3
 800c642:	4b84      	ldr	r3, [pc, #528]	; (800c854 <mix_sub_columns+0x28c>)
 800c644:	5c9a      	ldrb	r2, [r3, r2]
 800c646:	7b7b      	ldrb	r3, [r7, #13]
 800c648:	4619      	mov	r1, r3
 800c64a:	4b82      	ldr	r3, [pc, #520]	; (800c854 <mix_sub_columns+0x28c>)
 800c64c:	5c5b      	ldrb	r3, [r3, r1]
 800c64e:	4053      	eors	r3, r2
 800c650:	b2da      	uxtb	r2, r3
 800c652:	7cbb      	ldrb	r3, [r7, #18]
 800c654:	4619      	mov	r1, r3
 800c656:	4b7d      	ldr	r3, [pc, #500]	; (800c84c <mix_sub_columns+0x284>)
 800c658:	5c5b      	ldrb	r3, [r3, r1]
 800c65a:	4053      	eors	r3, r2
 800c65c:	b2d9      	uxtb	r1, r3
 800c65e:	7dfb      	ldrb	r3, [r7, #23]
 800c660:	461a      	mov	r2, r3
 800c662:	4b7b      	ldr	r3, [pc, #492]	; (800c850 <mix_sub_columns+0x288>)
 800c664:	5c9a      	ldrb	r2, [r3, r2]
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	3302      	adds	r3, #2
 800c66a:	404a      	eors	r2, r1
 800c66c:	b2d2      	uxtb	r2, r2
 800c66e:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c670:	7a3b      	ldrb	r3, [r7, #8]
 800c672:	461a      	mov	r2, r3
 800c674:	4b76      	ldr	r3, [pc, #472]	; (800c850 <mix_sub_columns+0x288>)
 800c676:	5c9a      	ldrb	r2, [r3, r2]
 800c678:	7b7b      	ldrb	r3, [r7, #13]
 800c67a:	4619      	mov	r1, r3
 800c67c:	4b75      	ldr	r3, [pc, #468]	; (800c854 <mix_sub_columns+0x28c>)
 800c67e:	5c5b      	ldrb	r3, [r3, r1]
 800c680:	4053      	eors	r3, r2
 800c682:	b2da      	uxtb	r2, r3
 800c684:	7cbb      	ldrb	r3, [r7, #18]
 800c686:	4619      	mov	r1, r3
 800c688:	4b72      	ldr	r3, [pc, #456]	; (800c854 <mix_sub_columns+0x28c>)
 800c68a:	5c5b      	ldrb	r3, [r3, r1]
 800c68c:	4053      	eors	r3, r2
 800c68e:	b2d9      	uxtb	r1, r3
 800c690:	7dfb      	ldrb	r3, [r7, #23]
 800c692:	461a      	mov	r2, r3
 800c694:	4b6d      	ldr	r3, [pc, #436]	; (800c84c <mix_sub_columns+0x284>)
 800c696:	5c9a      	ldrb	r2, [r3, r2]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	3303      	adds	r3, #3
 800c69c:	404a      	eors	r2, r1
 800c69e:	b2d2      	uxtb	r2, r2
 800c6a0:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c6a2:	7b3b      	ldrb	r3, [r7, #12]
 800c6a4:	461a      	mov	r2, r3
 800c6a6:	4b69      	ldr	r3, [pc, #420]	; (800c84c <mix_sub_columns+0x284>)
 800c6a8:	5c9a      	ldrb	r2, [r3, r2]
 800c6aa:	7c7b      	ldrb	r3, [r7, #17]
 800c6ac:	4619      	mov	r1, r3
 800c6ae:	4b68      	ldr	r3, [pc, #416]	; (800c850 <mix_sub_columns+0x288>)
 800c6b0:	5c5b      	ldrb	r3, [r3, r1]
 800c6b2:	4053      	eors	r3, r2
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	7dbb      	ldrb	r3, [r7, #22]
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	4b66      	ldr	r3, [pc, #408]	; (800c854 <mix_sub_columns+0x28c>)
 800c6bc:	5c5b      	ldrb	r3, [r3, r1]
 800c6be:	4053      	eors	r3, r2
 800c6c0:	b2d9      	uxtb	r1, r3
 800c6c2:	7afb      	ldrb	r3, [r7, #11]
 800c6c4:	461a      	mov	r2, r3
 800c6c6:	4b63      	ldr	r3, [pc, #396]	; (800c854 <mix_sub_columns+0x28c>)
 800c6c8:	5c9a      	ldrb	r2, [r3, r2]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	3304      	adds	r3, #4
 800c6ce:	404a      	eors	r2, r1
 800c6d0:	b2d2      	uxtb	r2, r2
 800c6d2:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c6d4:	7b3b      	ldrb	r3, [r7, #12]
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	4b5e      	ldr	r3, [pc, #376]	; (800c854 <mix_sub_columns+0x28c>)
 800c6da:	5c9a      	ldrb	r2, [r3, r2]
 800c6dc:	7c7b      	ldrb	r3, [r7, #17]
 800c6de:	4619      	mov	r1, r3
 800c6e0:	4b5a      	ldr	r3, [pc, #360]	; (800c84c <mix_sub_columns+0x284>)
 800c6e2:	5c5b      	ldrb	r3, [r3, r1]
 800c6e4:	4053      	eors	r3, r2
 800c6e6:	b2da      	uxtb	r2, r3
 800c6e8:	7dbb      	ldrb	r3, [r7, #22]
 800c6ea:	4619      	mov	r1, r3
 800c6ec:	4b58      	ldr	r3, [pc, #352]	; (800c850 <mix_sub_columns+0x288>)
 800c6ee:	5c5b      	ldrb	r3, [r3, r1]
 800c6f0:	4053      	eors	r3, r2
 800c6f2:	b2d9      	uxtb	r1, r3
 800c6f4:	7afb      	ldrb	r3, [r7, #11]
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	4b56      	ldr	r3, [pc, #344]	; (800c854 <mix_sub_columns+0x28c>)
 800c6fa:	5c9a      	ldrb	r2, [r3, r2]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	3305      	adds	r3, #5
 800c700:	404a      	eors	r2, r1
 800c702:	b2d2      	uxtb	r2, r2
 800c704:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c706:	7b3b      	ldrb	r3, [r7, #12]
 800c708:	461a      	mov	r2, r3
 800c70a:	4b52      	ldr	r3, [pc, #328]	; (800c854 <mix_sub_columns+0x28c>)
 800c70c:	5c9a      	ldrb	r2, [r3, r2]
 800c70e:	7c7b      	ldrb	r3, [r7, #17]
 800c710:	4619      	mov	r1, r3
 800c712:	4b50      	ldr	r3, [pc, #320]	; (800c854 <mix_sub_columns+0x28c>)
 800c714:	5c5b      	ldrb	r3, [r3, r1]
 800c716:	4053      	eors	r3, r2
 800c718:	b2da      	uxtb	r2, r3
 800c71a:	7dbb      	ldrb	r3, [r7, #22]
 800c71c:	4619      	mov	r1, r3
 800c71e:	4b4b      	ldr	r3, [pc, #300]	; (800c84c <mix_sub_columns+0x284>)
 800c720:	5c5b      	ldrb	r3, [r3, r1]
 800c722:	4053      	eors	r3, r2
 800c724:	b2d9      	uxtb	r1, r3
 800c726:	7afb      	ldrb	r3, [r7, #11]
 800c728:	461a      	mov	r2, r3
 800c72a:	4b49      	ldr	r3, [pc, #292]	; (800c850 <mix_sub_columns+0x288>)
 800c72c:	5c9a      	ldrb	r2, [r3, r2]
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	3306      	adds	r3, #6
 800c732:	404a      	eors	r2, r1
 800c734:	b2d2      	uxtb	r2, r2
 800c736:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c738:	7b3b      	ldrb	r3, [r7, #12]
 800c73a:	461a      	mov	r2, r3
 800c73c:	4b44      	ldr	r3, [pc, #272]	; (800c850 <mix_sub_columns+0x288>)
 800c73e:	5c9a      	ldrb	r2, [r3, r2]
 800c740:	7c7b      	ldrb	r3, [r7, #17]
 800c742:	4619      	mov	r1, r3
 800c744:	4b43      	ldr	r3, [pc, #268]	; (800c854 <mix_sub_columns+0x28c>)
 800c746:	5c5b      	ldrb	r3, [r3, r1]
 800c748:	4053      	eors	r3, r2
 800c74a:	b2da      	uxtb	r2, r3
 800c74c:	7dbb      	ldrb	r3, [r7, #22]
 800c74e:	4619      	mov	r1, r3
 800c750:	4b40      	ldr	r3, [pc, #256]	; (800c854 <mix_sub_columns+0x28c>)
 800c752:	5c5b      	ldrb	r3, [r3, r1]
 800c754:	4053      	eors	r3, r2
 800c756:	b2d9      	uxtb	r1, r3
 800c758:	7afb      	ldrb	r3, [r7, #11]
 800c75a:	461a      	mov	r2, r3
 800c75c:	4b3b      	ldr	r3, [pc, #236]	; (800c84c <mix_sub_columns+0x284>)
 800c75e:	5c9a      	ldrb	r2, [r3, r2]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	3307      	adds	r3, #7
 800c764:	404a      	eors	r2, r1
 800c766:	b2d2      	uxtb	r2, r2
 800c768:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c76a:	7c3b      	ldrb	r3, [r7, #16]
 800c76c:	461a      	mov	r2, r3
 800c76e:	4b37      	ldr	r3, [pc, #220]	; (800c84c <mix_sub_columns+0x284>)
 800c770:	5c9a      	ldrb	r2, [r3, r2]
 800c772:	7d7b      	ldrb	r3, [r7, #21]
 800c774:	4619      	mov	r1, r3
 800c776:	4b36      	ldr	r3, [pc, #216]	; (800c850 <mix_sub_columns+0x288>)
 800c778:	5c5b      	ldrb	r3, [r3, r1]
 800c77a:	4053      	eors	r3, r2
 800c77c:	b2da      	uxtb	r2, r3
 800c77e:	7abb      	ldrb	r3, [r7, #10]
 800c780:	4619      	mov	r1, r3
 800c782:	4b34      	ldr	r3, [pc, #208]	; (800c854 <mix_sub_columns+0x28c>)
 800c784:	5c5b      	ldrb	r3, [r3, r1]
 800c786:	4053      	eors	r3, r2
 800c788:	b2d9      	uxtb	r1, r3
 800c78a:	7bfb      	ldrb	r3, [r7, #15]
 800c78c:	461a      	mov	r2, r3
 800c78e:	4b31      	ldr	r3, [pc, #196]	; (800c854 <mix_sub_columns+0x28c>)
 800c790:	5c9a      	ldrb	r2, [r3, r2]
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	3308      	adds	r3, #8
 800c796:	404a      	eors	r2, r1
 800c798:	b2d2      	uxtb	r2, r2
 800c79a:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c79c:	7c3b      	ldrb	r3, [r7, #16]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	4b2c      	ldr	r3, [pc, #176]	; (800c854 <mix_sub_columns+0x28c>)
 800c7a2:	5c9a      	ldrb	r2, [r3, r2]
 800c7a4:	7d7b      	ldrb	r3, [r7, #21]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	4b28      	ldr	r3, [pc, #160]	; (800c84c <mix_sub_columns+0x284>)
 800c7aa:	5c5b      	ldrb	r3, [r3, r1]
 800c7ac:	4053      	eors	r3, r2
 800c7ae:	b2da      	uxtb	r2, r3
 800c7b0:	7abb      	ldrb	r3, [r7, #10]
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4b26      	ldr	r3, [pc, #152]	; (800c850 <mix_sub_columns+0x288>)
 800c7b6:	5c5b      	ldrb	r3, [r3, r1]
 800c7b8:	4053      	eors	r3, r2
 800c7ba:	b2d9      	uxtb	r1, r3
 800c7bc:	7bfb      	ldrb	r3, [r7, #15]
 800c7be:	461a      	mov	r2, r3
 800c7c0:	4b24      	ldr	r3, [pc, #144]	; (800c854 <mix_sub_columns+0x28c>)
 800c7c2:	5c9a      	ldrb	r2, [r3, r2]
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	3309      	adds	r3, #9
 800c7c8:	404a      	eors	r2, r1
 800c7ca:	b2d2      	uxtb	r2, r2
 800c7cc:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c7ce:	7c3b      	ldrb	r3, [r7, #16]
 800c7d0:	461a      	mov	r2, r3
 800c7d2:	4b20      	ldr	r3, [pc, #128]	; (800c854 <mix_sub_columns+0x28c>)
 800c7d4:	5c9a      	ldrb	r2, [r3, r2]
 800c7d6:	7d7b      	ldrb	r3, [r7, #21]
 800c7d8:	4619      	mov	r1, r3
 800c7da:	4b1e      	ldr	r3, [pc, #120]	; (800c854 <mix_sub_columns+0x28c>)
 800c7dc:	5c5b      	ldrb	r3, [r3, r1]
 800c7de:	4053      	eors	r3, r2
 800c7e0:	b2da      	uxtb	r2, r3
 800c7e2:	7abb      	ldrb	r3, [r7, #10]
 800c7e4:	4619      	mov	r1, r3
 800c7e6:	4b19      	ldr	r3, [pc, #100]	; (800c84c <mix_sub_columns+0x284>)
 800c7e8:	5c5b      	ldrb	r3, [r3, r1]
 800c7ea:	4053      	eors	r3, r2
 800c7ec:	b2d9      	uxtb	r1, r3
 800c7ee:	7bfb      	ldrb	r3, [r7, #15]
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	4b17      	ldr	r3, [pc, #92]	; (800c850 <mix_sub_columns+0x288>)
 800c7f4:	5c9a      	ldrb	r2, [r3, r2]
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	330a      	adds	r3, #10
 800c7fa:	404a      	eors	r2, r1
 800c7fc:	b2d2      	uxtb	r2, r2
 800c7fe:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800c800:	7c3b      	ldrb	r3, [r7, #16]
 800c802:	461a      	mov	r2, r3
 800c804:	4b12      	ldr	r3, [pc, #72]	; (800c850 <mix_sub_columns+0x288>)
 800c806:	5c9a      	ldrb	r2, [r3, r2]
 800c808:	7d7b      	ldrb	r3, [r7, #21]
 800c80a:	4619      	mov	r1, r3
 800c80c:	4b11      	ldr	r3, [pc, #68]	; (800c854 <mix_sub_columns+0x28c>)
 800c80e:	5c5b      	ldrb	r3, [r3, r1]
 800c810:	4053      	eors	r3, r2
 800c812:	b2da      	uxtb	r2, r3
 800c814:	7abb      	ldrb	r3, [r7, #10]
 800c816:	4619      	mov	r1, r3
 800c818:	4b0e      	ldr	r3, [pc, #56]	; (800c854 <mix_sub_columns+0x28c>)
 800c81a:	5c5b      	ldrb	r3, [r3, r1]
 800c81c:	4053      	eors	r3, r2
 800c81e:	b2d9      	uxtb	r1, r3
 800c820:	7bfb      	ldrb	r3, [r7, #15]
 800c822:	461a      	mov	r2, r3
 800c824:	4b09      	ldr	r3, [pc, #36]	; (800c84c <mix_sub_columns+0x284>)
 800c826:	5c9a      	ldrb	r2, [r3, r2]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	330b      	adds	r3, #11
 800c82c:	404a      	eors	r2, r1
 800c82e:	b2d2      	uxtb	r2, r2
 800c830:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800c832:	7d3b      	ldrb	r3, [r7, #20]
 800c834:	461a      	mov	r2, r3
 800c836:	4b05      	ldr	r3, [pc, #20]	; (800c84c <mix_sub_columns+0x284>)
 800c838:	5c9a      	ldrb	r2, [r3, r2]
 800c83a:	7a7b      	ldrb	r3, [r7, #9]
 800c83c:	4619      	mov	r1, r3
 800c83e:	4b04      	ldr	r3, [pc, #16]	; (800c850 <mix_sub_columns+0x288>)
 800c840:	5c5b      	ldrb	r3, [r3, r1]
 800c842:	4053      	eors	r3, r2
 800c844:	b2da      	uxtb	r2, r3
 800c846:	7bbb      	ldrb	r3, [r7, #14]
 800c848:	4619      	mov	r1, r3
 800c84a:	e005      	b.n	800c858 <mix_sub_columns+0x290>
 800c84c:	0801e294 	.word	0x0801e294
 800c850:	0801e394 	.word	0x0801e394
 800c854:	0801e194 	.word	0x0801e194
 800c858:	4b2d      	ldr	r3, [pc, #180]	; (800c910 <mix_sub_columns+0x348>)
 800c85a:	5c5b      	ldrb	r3, [r3, r1]
 800c85c:	4053      	eors	r3, r2
 800c85e:	b2d9      	uxtb	r1, r3
 800c860:	7cfb      	ldrb	r3, [r7, #19]
 800c862:	461a      	mov	r2, r3
 800c864:	4b2a      	ldr	r3, [pc, #168]	; (800c910 <mix_sub_columns+0x348>)
 800c866:	5c9a      	ldrb	r2, [r3, r2]
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	330c      	adds	r3, #12
 800c86c:	404a      	eors	r2, r1
 800c86e:	b2d2      	uxtb	r2, r2
 800c870:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800c872:	7d3b      	ldrb	r3, [r7, #20]
 800c874:	461a      	mov	r2, r3
 800c876:	4b26      	ldr	r3, [pc, #152]	; (800c910 <mix_sub_columns+0x348>)
 800c878:	5c9a      	ldrb	r2, [r3, r2]
 800c87a:	7a7b      	ldrb	r3, [r7, #9]
 800c87c:	4619      	mov	r1, r3
 800c87e:	4b25      	ldr	r3, [pc, #148]	; (800c914 <mix_sub_columns+0x34c>)
 800c880:	5c5b      	ldrb	r3, [r3, r1]
 800c882:	4053      	eors	r3, r2
 800c884:	b2da      	uxtb	r2, r3
 800c886:	7bbb      	ldrb	r3, [r7, #14]
 800c888:	4619      	mov	r1, r3
 800c88a:	4b23      	ldr	r3, [pc, #140]	; (800c918 <mix_sub_columns+0x350>)
 800c88c:	5c5b      	ldrb	r3, [r3, r1]
 800c88e:	4053      	eors	r3, r2
 800c890:	b2d9      	uxtb	r1, r3
 800c892:	7cfb      	ldrb	r3, [r7, #19]
 800c894:	461a      	mov	r2, r3
 800c896:	4b1e      	ldr	r3, [pc, #120]	; (800c910 <mix_sub_columns+0x348>)
 800c898:	5c9a      	ldrb	r2, [r3, r2]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	330d      	adds	r3, #13
 800c89e:	404a      	eors	r2, r1
 800c8a0:	b2d2      	uxtb	r2, r2
 800c8a2:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800c8a4:	7d3b      	ldrb	r3, [r7, #20]
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	4b19      	ldr	r3, [pc, #100]	; (800c910 <mix_sub_columns+0x348>)
 800c8aa:	5c9a      	ldrb	r2, [r3, r2]
 800c8ac:	7a7b      	ldrb	r3, [r7, #9]
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	4b17      	ldr	r3, [pc, #92]	; (800c910 <mix_sub_columns+0x348>)
 800c8b2:	5c5b      	ldrb	r3, [r3, r1]
 800c8b4:	4053      	eors	r3, r2
 800c8b6:	b2da      	uxtb	r2, r3
 800c8b8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ba:	4619      	mov	r1, r3
 800c8bc:	4b15      	ldr	r3, [pc, #84]	; (800c914 <mix_sub_columns+0x34c>)
 800c8be:	5c5b      	ldrb	r3, [r3, r1]
 800c8c0:	4053      	eors	r3, r2
 800c8c2:	b2d9      	uxtb	r1, r3
 800c8c4:	7cfb      	ldrb	r3, [r7, #19]
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	4b13      	ldr	r3, [pc, #76]	; (800c918 <mix_sub_columns+0x350>)
 800c8ca:	5c9a      	ldrb	r2, [r3, r2]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	330e      	adds	r3, #14
 800c8d0:	404a      	eors	r2, r1
 800c8d2:	b2d2      	uxtb	r2, r2
 800c8d4:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800c8d6:	7d3b      	ldrb	r3, [r7, #20]
 800c8d8:	461a      	mov	r2, r3
 800c8da:	4b0f      	ldr	r3, [pc, #60]	; (800c918 <mix_sub_columns+0x350>)
 800c8dc:	5c9a      	ldrb	r2, [r3, r2]
 800c8de:	7a7b      	ldrb	r3, [r7, #9]
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4b0b      	ldr	r3, [pc, #44]	; (800c910 <mix_sub_columns+0x348>)
 800c8e4:	5c5b      	ldrb	r3, [r3, r1]
 800c8e6:	4053      	eors	r3, r2
 800c8e8:	b2da      	uxtb	r2, r3
 800c8ea:	7bbb      	ldrb	r3, [r7, #14]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	4b08      	ldr	r3, [pc, #32]	; (800c910 <mix_sub_columns+0x348>)
 800c8f0:	5c5b      	ldrb	r3, [r3, r1]
 800c8f2:	4053      	eors	r3, r2
 800c8f4:	b2d9      	uxtb	r1, r3
 800c8f6:	7cfb      	ldrb	r3, [r7, #19]
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	4b06      	ldr	r3, [pc, #24]	; (800c914 <mix_sub_columns+0x34c>)
 800c8fc:	5c9a      	ldrb	r2, [r3, r2]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	330f      	adds	r3, #15
 800c902:	404a      	eors	r2, r1
 800c904:	b2d2      	uxtb	r2, r2
 800c906:	701a      	strb	r2, [r3, #0]
  }
 800c908:	bf00      	nop
 800c90a:	3718      	adds	r7, #24
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	0801e194 	.word	0x0801e194
 800c914:	0801e294 	.word	0x0801e294
 800c918:	0801e394 	.word	0x0801e394

0800c91c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b086      	sub	sp, #24
 800c920:	af00      	add	r7, sp, #0
 800c922:	60f8      	str	r0, [r7, #12]
 800c924:	460b      	mov	r3, r1
 800c926:	607a      	str	r2, [r7, #4]
 800c928:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800c92a:	7afb      	ldrb	r3, [r7, #11]
 800c92c:	3b10      	subs	r3, #16
 800c92e:	2b10      	cmp	r3, #16
 800c930:	bf8c      	ite	hi
 800c932:	2201      	movhi	r2, #1
 800c934:	2200      	movls	r2, #0
 800c936:	b2d2      	uxtb	r2, r2
 800c938:	2a00      	cmp	r2, #0
 800c93a:	d10d      	bne.n	800c958 <lorawan_aes_set_key+0x3c>
 800c93c:	2201      	movs	r2, #1
 800c93e:	fa02 f303 	lsl.w	r3, r2, r3
 800c942:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800c946:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	bf14      	ite	ne
 800c94e:	2301      	movne	r3, #1
 800c950:	2300      	moveq	r3, #0
 800c952:	b2db      	uxtb	r3, r3
 800c954:	2b00      	cmp	r3, #0
 800c956:	d105      	bne.n	800c964 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800c960:	23ff      	movs	r3, #255	; 0xff
 800c962:	e0b2      	b.n	800caca <lorawan_aes_set_key+0x1ae>
        break;
 800c964:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	7afa      	ldrb	r2, [r7, #11]
 800c96a:	68f9      	ldr	r1, [r7, #12]
 800c96c:	4618      	mov	r0, r3
 800c96e:	f7ff fbfa 	bl	800c166 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800c972:	7afb      	ldrb	r3, [r7, #11]
 800c974:	331c      	adds	r3, #28
 800c976:	b2db      	uxtb	r3, r3
 800c978:	009b      	lsls	r3, r3, #2
 800c97a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800c97c:	7c7b      	ldrb	r3, [r7, #17]
 800c97e:	091b      	lsrs	r3, r3, #4
 800c980:	b2db      	uxtb	r3, r3
 800c982:	3b01      	subs	r3, #1
 800c984:	b2da      	uxtb	r2, r3
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c98c:	7afb      	ldrb	r3, [r7, #11]
 800c98e:	75fb      	strb	r3, [r7, #23]
 800c990:	2301      	movs	r3, #1
 800c992:	75bb      	strb	r3, [r7, #22]
 800c994:	e093      	b.n	800cabe <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800c996:	7dfb      	ldrb	r3, [r7, #23]
 800c998:	3b04      	subs	r3, #4
 800c99a:	687a      	ldr	r2, [r7, #4]
 800c99c:	5cd3      	ldrb	r3, [r2, r3]
 800c99e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	3b03      	subs	r3, #3
 800c9a4:	687a      	ldr	r2, [r7, #4]
 800c9a6:	5cd3      	ldrb	r3, [r2, r3]
 800c9a8:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800c9aa:	7dfb      	ldrb	r3, [r7, #23]
 800c9ac:	3b02      	subs	r3, #2
 800c9ae:	687a      	ldr	r2, [r7, #4]
 800c9b0:	5cd3      	ldrb	r3, [r2, r3]
 800c9b2:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800c9b4:	7dfb      	ldrb	r3, [r7, #23]
 800c9b6:	3b01      	subs	r3, #1
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	5cd3      	ldrb	r3, [r2, r3]
 800c9bc:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800c9be:	7dfb      	ldrb	r3, [r7, #23]
 800c9c0:	7afa      	ldrb	r2, [r7, #11]
 800c9c2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c9c6:	fb01 f202 	mul.w	r2, r1, r2
 800c9ca:	1a9b      	subs	r3, r3, r2
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d127      	bne.n	800ca22 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800c9d2:	7d7b      	ldrb	r3, [r7, #21]
 800c9d4:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800c9d6:	7d3b      	ldrb	r3, [r7, #20]
 800c9d8:	4a3e      	ldr	r2, [pc, #248]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800c9da:	5cd2      	ldrb	r2, [r2, r3]
 800c9dc:	7dbb      	ldrb	r3, [r7, #22]
 800c9de:	4053      	eors	r3, r2
 800c9e0:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800c9e2:	7cfb      	ldrb	r3, [r7, #19]
 800c9e4:	4a3b      	ldr	r2, [pc, #236]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800c9e6:	5cd3      	ldrb	r3, [r2, r3]
 800c9e8:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800c9ea:	7cbb      	ldrb	r3, [r7, #18]
 800c9ec:	4a39      	ldr	r2, [pc, #228]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800c9ee:	5cd3      	ldrb	r3, [r2, r3]
 800c9f0:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800c9f2:	7c3b      	ldrb	r3, [r7, #16]
 800c9f4:	4a37      	ldr	r2, [pc, #220]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800c9f6:	5cd3      	ldrb	r3, [r2, r3]
 800c9f8:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800c9fa:	7dbb      	ldrb	r3, [r7, #22]
 800c9fc:	005b      	lsls	r3, r3, #1
 800c9fe:	b25a      	sxtb	r2, r3
 800ca00:	7dbb      	ldrb	r3, [r7, #22]
 800ca02:	09db      	lsrs	r3, r3, #7
 800ca04:	b2db      	uxtb	r3, r3
 800ca06:	4619      	mov	r1, r3
 800ca08:	0049      	lsls	r1, r1, #1
 800ca0a:	440b      	add	r3, r1
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	00c8      	lsls	r0, r1, #3
 800ca10:	4619      	mov	r1, r3
 800ca12:	4603      	mov	r3, r0
 800ca14:	440b      	add	r3, r1
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	b25b      	sxtb	r3, r3
 800ca1a:	4053      	eors	r3, r2
 800ca1c:	b25b      	sxtb	r3, r3
 800ca1e:	75bb      	strb	r3, [r7, #22]
 800ca20:	e01c      	b.n	800ca5c <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800ca22:	7afb      	ldrb	r3, [r7, #11]
 800ca24:	2b18      	cmp	r3, #24
 800ca26:	d919      	bls.n	800ca5c <lorawan_aes_set_key+0x140>
 800ca28:	7dfb      	ldrb	r3, [r7, #23]
 800ca2a:	7afa      	ldrb	r2, [r7, #11]
 800ca2c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ca30:	fb01 f202 	mul.w	r2, r1, r2
 800ca34:	1a9b      	subs	r3, r3, r2
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	2b10      	cmp	r3, #16
 800ca3a:	d10f      	bne.n	800ca5c <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800ca3c:	7d7b      	ldrb	r3, [r7, #21]
 800ca3e:	4a25      	ldr	r2, [pc, #148]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800ca40:	5cd3      	ldrb	r3, [r2, r3]
 800ca42:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800ca44:	7d3b      	ldrb	r3, [r7, #20]
 800ca46:	4a23      	ldr	r2, [pc, #140]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800ca48:	5cd3      	ldrb	r3, [r2, r3]
 800ca4a:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800ca4c:	7cfb      	ldrb	r3, [r7, #19]
 800ca4e:	4a21      	ldr	r2, [pc, #132]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800ca50:	5cd3      	ldrb	r3, [r2, r3]
 800ca52:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800ca54:	7cbb      	ldrb	r3, [r7, #18]
 800ca56:	4a1f      	ldr	r2, [pc, #124]	; (800cad4 <lorawan_aes_set_key+0x1b8>)
 800ca58:	5cd3      	ldrb	r3, [r2, r3]
 800ca5a:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800ca5c:	7dfa      	ldrb	r2, [r7, #23]
 800ca5e:	7afb      	ldrb	r3, [r7, #11]
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800ca64:	7c3b      	ldrb	r3, [r7, #16]
 800ca66:	687a      	ldr	r2, [r7, #4]
 800ca68:	5cd1      	ldrb	r1, [r2, r3]
 800ca6a:	7dfb      	ldrb	r3, [r7, #23]
 800ca6c:	7d7a      	ldrb	r2, [r7, #21]
 800ca6e:	404a      	eors	r2, r1
 800ca70:	b2d1      	uxtb	r1, r2
 800ca72:	687a      	ldr	r2, [r7, #4]
 800ca74:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800ca76:	7c3b      	ldrb	r3, [r7, #16]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	687a      	ldr	r2, [r7, #4]
 800ca7c:	5cd1      	ldrb	r1, [r2, r3]
 800ca7e:	7dfb      	ldrb	r3, [r7, #23]
 800ca80:	3301      	adds	r3, #1
 800ca82:	7d3a      	ldrb	r2, [r7, #20]
 800ca84:	404a      	eors	r2, r1
 800ca86:	b2d1      	uxtb	r1, r2
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800ca8c:	7c3b      	ldrb	r3, [r7, #16]
 800ca8e:	3302      	adds	r3, #2
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	5cd1      	ldrb	r1, [r2, r3]
 800ca94:	7dfb      	ldrb	r3, [r7, #23]
 800ca96:	3302      	adds	r3, #2
 800ca98:	7cfa      	ldrb	r2, [r7, #19]
 800ca9a:	404a      	eors	r2, r1
 800ca9c:	b2d1      	uxtb	r1, r2
 800ca9e:	687a      	ldr	r2, [r7, #4]
 800caa0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800caa2:	7c3b      	ldrb	r3, [r7, #16]
 800caa4:	3303      	adds	r3, #3
 800caa6:	687a      	ldr	r2, [r7, #4]
 800caa8:	5cd1      	ldrb	r1, [r2, r3]
 800caaa:	7dfb      	ldrb	r3, [r7, #23]
 800caac:	3303      	adds	r3, #3
 800caae:	7cba      	ldrb	r2, [r7, #18]
 800cab0:	404a      	eors	r2, r1
 800cab2:	b2d1      	uxtb	r1, r2
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cab8:	7dfb      	ldrb	r3, [r7, #23]
 800caba:	3304      	adds	r3, #4
 800cabc:	75fb      	strb	r3, [r7, #23]
 800cabe:	7dfa      	ldrb	r2, [r7, #23]
 800cac0:	7c7b      	ldrb	r3, [r7, #17]
 800cac2:	429a      	cmp	r2, r3
 800cac4:	f4ff af67 	bcc.w	800c996 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800cac8:	2300      	movs	r3, #0
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3718      	adds	r7, #24
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	0801e194 	.word	0x0801e194

0800cad8 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b08a      	sub	sp, #40	; 0x28
 800cadc:	af00      	add	r7, sp, #0
 800cade:	60f8      	str	r0, [r7, #12]
 800cae0:	60b9      	str	r1, [r7, #8]
 800cae2:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800caea:	2b00      	cmp	r3, #0
 800caec:	d038      	beq.n	800cb60 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800caee:	687a      	ldr	r2, [r7, #4]
 800caf0:	f107 0314 	add.w	r3, r7, #20
 800caf4:	68f9      	ldr	r1, [r7, #12]
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7ff fc07 	bl	800c30a <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800cafc:	2301      	movs	r3, #1
 800cafe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb02:	e014      	b.n	800cb2e <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800cb04:	f107 0314 	add.w	r3, r7, #20
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f7ff fd5d 	bl	800c5c8 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800cb14:	0112      	lsls	r2, r2, #4
 800cb16:	441a      	add	r2, r3
 800cb18:	f107 0314 	add.w	r3, r7, #20
 800cb1c:	4611      	mov	r1, r2
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f7ff fcab 	bl	800c47a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800cb24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb28:	3301      	adds	r3, #1
 800cb2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800cb34:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d3e3      	bcc.n	800cb04 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800cb3c:	f107 0314 	add.w	r3, r7, #20
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7ff fca7 	bl	800c494 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800cb4c:	0112      	lsls	r2, r2, #4
 800cb4e:	441a      	add	r2, r3
 800cb50:	f107 0314 	add.w	r3, r7, #20
 800cb54:	4619      	mov	r1, r3
 800cb56:	68b8      	ldr	r0, [r7, #8]
 800cb58:	f7ff fbd7 	bl	800c30a <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	e000      	b.n	800cb62 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800cb60:	23ff      	movs	r3, #255	; 0xff
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	3728      	adds	r7, #40	; 0x28
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
	...

0800cb6c <PrintKey>:


/* Private functions ---------------------------------------------------------*/
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
static void PrintKey( KeyIdentifier_t key )
{
 800cb6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb6e:	b09d      	sub	sp, #116	; 0x74
 800cb70:	af10      	add	r7, sp, #64	; 0x40
 800cb72:	4603      	mov	r3, r0
 800cb74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800cb78:	2306      	movs	r3, #6
 800cb7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800cb7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800cb82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb86:	4611      	mov	r1, r2
 800cb88:	4618      	mov	r0, r3
 800cb8a:	f000 fa19 	bl	800cfc0 <SecureElementGetKeyByID>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (retval == SECURE_ELEMENT_SUCCESS)
 800cb94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	f040 80b0 	bne.w	800ccfe <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800cb9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d106      	bne.n	800cbb4 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800cba6:	4b58      	ldr	r3, [pc, #352]	; (800cd08 <PrintKey+0x19c>)
 800cba8:	2200      	movs	r2, #0
 800cbaa:	2100      	movs	r1, #0
 800cbac:	2002      	movs	r0, #2
 800cbae:	f00f fabb 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cbb2:	e056      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800cbb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d106      	bne.n	800cbca <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800cbbc:	4b53      	ldr	r3, [pc, #332]	; (800cd0c <PrintKey+0x1a0>)
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	2100      	movs	r1, #0
 800cbc2:	2002      	movs	r0, #2
 800cbc4:	f00f fab0 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cbc8:	e04b      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800cbca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbce:	2b03      	cmp	r3, #3
 800cbd0:	d106      	bne.n	800cbe0 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800cbd2:	4b4f      	ldr	r3, [pc, #316]	; (800cd10 <PrintKey+0x1a4>)
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	2100      	movs	r1, #0
 800cbd8:	2002      	movs	r0, #2
 800cbda:	f00f faa5 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cbde:	e040      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800cbe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbe4:	2b02      	cmp	r3, #2
 800cbe6:	d106      	bne.n	800cbf6 <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800cbe8:	4b4a      	ldr	r3, [pc, #296]	; (800cd14 <PrintKey+0x1a8>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	2100      	movs	r1, #0
 800cbee:	2002      	movs	r0, #2
 800cbf0:	f00f fa9a 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cbf4:	e035      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800cbf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbfa:	2b04      	cmp	r3, #4
 800cbfc:	d106      	bne.n	800cc0c <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800cbfe:	4b46      	ldr	r3, [pc, #280]	; (800cd18 <PrintKey+0x1ac>)
 800cc00:	2200      	movs	r2, #0
 800cc02:	2100      	movs	r1, #0
 800cc04:	2002      	movs	r0, #2
 800cc06:	f00f fa8f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cc0a:	e02a      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800cc0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc10:	2b7f      	cmp	r3, #127	; 0x7f
 800cc12:	d106      	bne.n	800cc22 <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800cc14:	4b41      	ldr	r3, [pc, #260]	; (800cd1c <PrintKey+0x1b0>)
 800cc16:	2200      	movs	r2, #0
 800cc18:	2100      	movs	r1, #0
 800cc1a:	2002      	movs	r0, #2
 800cc1c:	f00f fa84 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cc20:	e01f      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800cc22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc26:	2b80      	cmp	r3, #128	; 0x80
 800cc28:	d106      	bne.n	800cc38 <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800cc2a:	4b3d      	ldr	r3, [pc, #244]	; (800cd20 <PrintKey+0x1b4>)
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	2100      	movs	r1, #0
 800cc30:	2002      	movs	r0, #2
 800cc32:	f00f fa79 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cc36:	e014      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800cc38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc3c:	2b81      	cmp	r3, #129	; 0x81
 800cc3e:	d106      	bne.n	800cc4e <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800cc40:	4b38      	ldr	r3, [pc, #224]	; (800cd24 <PrintKey+0x1b8>)
 800cc42:	2200      	movs	r2, #0
 800cc44:	2100      	movs	r1, #0
 800cc46:	2002      	movs	r0, #2
 800cc48:	f00f fa6e 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 800cc4c:	e009      	b.n	800cc62 <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800cc4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc52:	2b82      	cmp	r3, #130	; 0x82
 800cc54:	d105      	bne.n	800cc62 <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800cc56:	4b34      	ldr	r3, [pc, #208]	; (800cd28 <PrintKey+0x1bc>)
 800cc58:	2200      	movs	r2, #0
 800cc5a:	2100      	movs	r1, #0
 800cc5c:	2002      	movs	r0, #2
 800cc5e:	f00f fa63 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        }
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800cc62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc64:	785b      	ldrb	r3, [r3, #1]
 800cc66:	4618      	mov	r0, r3
 800cc68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc6a:	789b      	ldrb	r3, [r3, #2]
 800cc6c:	461c      	mov	r4, r3
 800cc6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc70:	78db      	ldrb	r3, [r3, #3]
 800cc72:	461d      	mov	r5, r3
 800cc74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc76:	791b      	ldrb	r3, [r3, #4]
 800cc78:	461e      	mov	r6, r3
 800cc7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc7c:	795b      	ldrb	r3, [r3, #5]
 800cc7e:	623b      	str	r3, [r7, #32]
 800cc80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc82:	799b      	ldrb	r3, [r3, #6]
 800cc84:	61fb      	str	r3, [r7, #28]
 800cc86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc88:	79db      	ldrb	r3, [r3, #7]
 800cc8a:	61bb      	str	r3, [r7, #24]
 800cc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc8e:	7a1b      	ldrb	r3, [r3, #8]
 800cc90:	617b      	str	r3, [r7, #20]
 800cc92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc94:	7a5b      	ldrb	r3, [r3, #9]
 800cc96:	613b      	str	r3, [r7, #16]
 800cc98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc9a:	7a9b      	ldrb	r3, [r3, #10]
 800cc9c:	60fb      	str	r3, [r7, #12]
 800cc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca0:	7adb      	ldrb	r3, [r3, #11]
 800cca2:	60bb      	str	r3, [r7, #8]
 800cca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca6:	7b1b      	ldrb	r3, [r3, #12]
 800cca8:	607b      	str	r3, [r7, #4]
 800ccaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccac:	7b5b      	ldrb	r3, [r3, #13]
 800ccae:	603b      	str	r3, [r7, #0]
 800ccb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccb2:	7b9b      	ldrb	r3, [r3, #14]
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccb8:	7bdb      	ldrb	r3, [r3, #15]
 800ccba:	461a      	mov	r2, r3
 800ccbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccbe:	7c1b      	ldrb	r3, [r3, #16]
 800ccc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccc2:	920e      	str	r2, [sp, #56]	; 0x38
 800ccc4:	910d      	str	r1, [sp, #52]	; 0x34
 800ccc6:	683a      	ldr	r2, [r7, #0]
 800ccc8:	920c      	str	r2, [sp, #48]	; 0x30
 800ccca:	687a      	ldr	r2, [r7, #4]
 800cccc:	920b      	str	r2, [sp, #44]	; 0x2c
 800ccce:	68ba      	ldr	r2, [r7, #8]
 800ccd0:	920a      	str	r2, [sp, #40]	; 0x28
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	9209      	str	r2, [sp, #36]	; 0x24
 800ccd6:	693a      	ldr	r2, [r7, #16]
 800ccd8:	9208      	str	r2, [sp, #32]
 800ccda:	697a      	ldr	r2, [r7, #20]
 800ccdc:	9207      	str	r2, [sp, #28]
 800ccde:	69ba      	ldr	r2, [r7, #24]
 800cce0:	9206      	str	r2, [sp, #24]
 800cce2:	69fa      	ldr	r2, [r7, #28]
 800cce4:	9205      	str	r2, [sp, #20]
 800cce6:	6a3b      	ldr	r3, [r7, #32]
 800cce8:	9304      	str	r3, [sp, #16]
 800ccea:	9603      	str	r6, [sp, #12]
 800ccec:	9502      	str	r5, [sp, #8]
 800ccee:	9401      	str	r4, [sp, #4]
 800ccf0:	9000      	str	r0, [sp, #0]
 800ccf2:	4b0e      	ldr	r3, [pc, #56]	; (800cd2c <PrintKey+0x1c0>)
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	2100      	movs	r1, #0
 800ccf8:	2002      	movs	r0, #2
 800ccfa:	f00f fa15 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
               HEX16(keyItem->KeyValue));
    }
}
 800ccfe:	bf00      	nop
 800cd00:	3734      	adds	r7, #52	; 0x34
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd06:	bf00      	nop
 800cd08:	0801dbf4 	.word	0x0801dbf4
 800cd0c:	0801dc0c 	.word	0x0801dc0c
 800cd10:	0801dc24 	.word	0x0801dc24
 800cd14:	0801dc3c 	.word	0x0801dc3c
 800cd18:	0801dc54 	.word	0x0801dc54
 800cd1c:	0801dc6c 	.word	0x0801dc6c
 800cd20:	0801dc84 	.word	0x0801dc84
 800cd24:	0801dc9c 	.word	0x0801dc9c
 800cd28:	0801dcb4 	.word	0x0801dcb4
 800cd2c:	0801dccc 	.word	0x0801dccc

0800cd30 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	4603      	mov	r3, r0
 800cd38:	6039      	str	r1, [r7, #0]
 800cd3a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	73fb      	strb	r3, [r7, #15]
 800cd40:	e01a      	b.n	800cd78 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cd42:	4b12      	ldr	r3, [pc, #72]	; (800cd8c <GetKeyByID+0x5c>)
 800cd44:	6819      	ldr	r1, [r3, #0]
 800cd46:	7bfa      	ldrb	r2, [r7, #15]
 800cd48:	4613      	mov	r3, r2
 800cd4a:	011b      	lsls	r3, r3, #4
 800cd4c:	4413      	add	r3, r2
 800cd4e:	440b      	add	r3, r1
 800cd50:	3310      	adds	r3, #16
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	79fa      	ldrb	r2, [r7, #7]
 800cd56:	429a      	cmp	r2, r3
 800cd58:	d10b      	bne.n	800cd72 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cd5a:	4b0c      	ldr	r3, [pc, #48]	; (800cd8c <GetKeyByID+0x5c>)
 800cd5c:	6819      	ldr	r1, [r3, #0]
 800cd5e:	7bfa      	ldrb	r2, [r7, #15]
 800cd60:	4613      	mov	r3, r2
 800cd62:	011b      	lsls	r3, r3, #4
 800cd64:	4413      	add	r3, r2
 800cd66:	3310      	adds	r3, #16
 800cd68:	18ca      	adds	r2, r1, r3
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	e006      	b.n	800cd80 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cd72:	7bfb      	ldrb	r3, [r7, #15]
 800cd74:	3301      	adds	r3, #1
 800cd76:	73fb      	strb	r3, [r7, #15]
 800cd78:	7bfb      	ldrb	r3, [r7, #15]
 800cd7a:	2b09      	cmp	r3, #9
 800cd7c:	d9e1      	bls.n	800cd42 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cd7e:	2303      	movs	r3, #3
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3714      	adds	r7, #20
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bc80      	pop	{r7}
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	20002eac 	.word	0x20002eac

0800cd90 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800cd90:	b590      	push	{r4, r7, lr}
 800cd92:	b0d1      	sub	sp, #324	; 0x144
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800cd9a:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 800cd9e:	6020      	str	r0, [r4, #0]
 800cda0:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800cda4:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800cda8:	6001      	str	r1, [r0, #0]
 800cdaa:	4619      	mov	r1, r3
 800cdac:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdb0:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800cdb4:	801a      	strh	r2, [r3, #0]
 800cdb6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdba:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800cdbe:	460a      	mov	r2, r1
 800cdc0:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800cdc2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdc6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d003      	beq.n	800cdd8 <ComputeCmac+0x48>
 800cdd0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d101      	bne.n	800cddc <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cdd8:	2302      	movs	r3, #2
 800cdda:	e05c      	b.n	800ce96 <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800cddc:	f107 0314 	add.w	r3, r7, #20
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7fe ff1b 	bl	800bc1c <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800cde6:	f107 0210 	add.w	r2, r7, #16
 800cdea:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800cdee:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7ff ff9a 	bl	800cd30 <GetKeyByID>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800ce02:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d143      	bne.n	800ce92 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800ce0a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	1c5a      	adds	r2, r3, #1
 800ce16:	f107 0314 	add.w	r3, r7, #20
 800ce1a:	4611      	mov	r1, r2
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	f7fe ff16 	bl	800bc4e <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800ce22:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce26:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d009      	beq.n	800ce44 <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800ce30:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce34:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ce38:	f107 0014 	add.w	r0, r7, #20
 800ce3c:	2210      	movs	r2, #16
 800ce3e:	6819      	ldr	r1, [r3, #0]
 800ce40:	f7fe ff14 	bl	800bc6c <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800ce44:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce48:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800ce4c:	881a      	ldrh	r2, [r3, #0]
 800ce4e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ce52:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800ce56:	f107 0014 	add.w	r0, r7, #20
 800ce5a:	6819      	ldr	r1, [r3, #0]
 800ce5c:	f7fe ff06 	bl	800bc6c <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800ce60:	f107 0214 	add.w	r2, r7, #20
 800ce64:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800ce68:	4611      	mov	r1, r2
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f7fe ffc0 	bl	800bdf0 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800ce70:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800ce74:	061a      	lsls	r2, r3, #24
 800ce76:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800ce7a:	041b      	lsls	r3, r3, #16
 800ce7c:	431a      	orrs	r2, r3
 800ce7e:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800ce82:	021b      	lsls	r3, r3, #8
 800ce84:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800ce86:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800ce8a:	431a      	orrs	r2, r3
 800ce8c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ce90:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800ce92:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd90      	pop	{r4, r7, pc}

0800cea0 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800cea0:	b5b0      	push	{r4, r5, r7, lr}
 800cea2:	b0b2      	sub	sp, #200	; 0xc8
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
 800cea8:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    SecureElementNvmData_t seNvmInit =
 800ceaa:	f107 0308 	add.w	r3, r7, #8
 800ceae:	22c0      	movs	r2, #192	; 0xc0
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f010 fc4c 	bl	801d750 <memset>
 800ceb8:	4a3b      	ldr	r2, [pc, #236]	; (800cfa8 <SecureElementInit+0x108>)
 800ceba:	f107 0308 	add.w	r3, r7, #8
 800cebe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cec2:	e883 0003 	stmia.w	r3, {r0, r1}
 800cec6:	4a39      	ldr	r2, [pc, #228]	; (800cfac <SecureElementInit+0x10c>)
 800cec8:	f107 0310 	add.w	r3, r7, #16
 800cecc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ced0:	e883 0003 	stmia.w	r3, {r0, r1}
 800ced4:	4b36      	ldr	r3, [pc, #216]	; (800cfb0 <SecureElementInit+0x110>)
 800ced6:	f107 0419 	add.w	r4, r7, #25
 800ceda:	461d      	mov	r5, r3
 800cedc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cede:	6020      	str	r0, [r4, #0]
 800cee0:	6061      	str	r1, [r4, #4]
 800cee2:	60a2      	str	r2, [r4, #8]
 800cee4:	60e3      	str	r3, [r4, #12]
 800cee6:	2301      	movs	r3, #1
 800cee8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800ceec:	4b30      	ldr	r3, [pc, #192]	; (800cfb0 <SecureElementInit+0x110>)
 800ceee:	f107 042a 	add.w	r4, r7, #42	; 0x2a
 800cef2:	461d      	mov	r5, r3
 800cef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cef6:	6020      	str	r0, [r4, #0]
 800cef8:	6061      	str	r1, [r4, #4]
 800cefa:	60a2      	str	r2, [r4, #8]
 800cefc:	60e3      	str	r3, [r4, #12]
 800cefe:	2302      	movs	r3, #2
 800cf00:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 800cf04:	4b2a      	ldr	r3, [pc, #168]	; (800cfb0 <SecureElementInit+0x110>)
 800cf06:	f107 043b 	add.w	r4, r7, #59	; 0x3b
 800cf0a:	461d      	mov	r5, r3
 800cf0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cf0e:	6020      	str	r0, [r4, #0]
 800cf10:	6061      	str	r1, [r4, #4]
 800cf12:	60a2      	str	r2, [r4, #8]
 800cf14:	60e3      	str	r3, [r4, #12]
 800cf16:	2303      	movs	r3, #3
 800cf18:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800cf1c:	4b24      	ldr	r3, [pc, #144]	; (800cfb0 <SecureElementInit+0x110>)
 800cf1e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800cf22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cf24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cf28:	2304      	movs	r3, #4
 800cf2a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 800cf2e:	237f      	movs	r3, #127	; 0x7f
 800cf30:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 800cf34:	2380      	movs	r3, #128	; 0x80
 800cf36:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 800cf3a:	2381      	movs	r3, #129	; 0x81
 800cf3c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800cf40:	2382      	movs	r3, #130	; 0x82
 800cf42:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
 800cf46:	2383      	movs	r3, #131	; 0x83
 800cf48:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
        */
        .KeyList = SOFT_SE_KEY_LIST
    };


    if( nvm == NULL )
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d101      	bne.n	800cf56 <SecureElementInit+0xb6>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cf52:	2302      	movs	r3, #2
 800cf54:	e023      	b.n	800cf9e <SecureElementInit+0xfe>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800cf56:	4a17      	ldr	r2, [pc, #92]	; (800cfb4 <SecureElementInit+0x114>)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800cf5c:	4b15      	ldr	r3, [pc, #84]	; (800cfb4 <SecureElementInit+0x114>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f107 0108 	add.w	r1, r7, #8
 800cf64:	22c0      	movs	r2, #192	; 0xc0
 800cf66:	4618      	mov	r0, r3
 800cf68:	f00b ff8b 	bl	8018e82 <memcpy1>
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800cf6c:	4b12      	ldr	r3, [pc, #72]	; (800cfb8 <SecureElementInit+0x118>)
 800cf6e:	2200      	movs	r2, #0
 800cf70:	2100      	movs	r1, #0
 800cf72:	2002      	movs	r0, #2
 800cf74:	f00f f8d8 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800cf78:	2000      	movs	r0, #0
 800cf7a:	f7ff fdf7 	bl	800cb6c <PrintKey>
    PrintKey(NWK_KEY);
 800cf7e:	2001      	movs	r0, #1
 800cf80:	f7ff fdf4 	bl	800cb6c <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800cf84:	4b0d      	ldr	r3, [pc, #52]	; (800cfbc <SecureElementInit+0x11c>)
 800cf86:	2200      	movs	r2, #0
 800cf88:	2100      	movs	r1, #0
 800cf8a:	2002      	movs	r0, #2
 800cf8c:	f00f f8cc 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800cf90:	2003      	movs	r0, #3
 800cf92:	f7ff fdeb 	bl	800cb6c <PrintKey>
    PrintKey(NWK_S_KEY);
 800cf96:	2002      	movs	r0, #2
 800cf98:	f7ff fde8 	bl	800cb6c <PrintKey>
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800cf9c:	2300      	movs	r3, #0
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	37c8      	adds	r7, #200	; 0xc8
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bdb0      	pop	{r4, r5, r7, pc}
 800cfa6:	bf00      	nop
 800cfa8:	0801dd50 	.word	0x0801dd50
 800cfac:	0801dd58 	.word	0x0801dd58
 800cfb0:	0801dd60 	.word	0x0801dd60
 800cfb4:	20002eac 	.word	0x20002eac
 800cfb8:	0801dd20 	.word	0x0801dd20
 800cfbc:	0801dd38 	.word	0x0801dd38

0800cfc0 <SecureElementGetKeyByID>:

/* ST_WORKAROUND_BEGIN: Add KMS specific functions */
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b085      	sub	sp, #20
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	6039      	str	r1, [r7, #0]
 800cfca:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800cfcc:	2300      	movs	r3, #0
 800cfce:	73fb      	strb	r3, [r7, #15]
 800cfd0:	e01a      	b.n	800d008 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800cfd2:	4b12      	ldr	r3, [pc, #72]	; (800d01c <SecureElementGetKeyByID+0x5c>)
 800cfd4:	6819      	ldr	r1, [r3, #0]
 800cfd6:	7bfa      	ldrb	r2, [r7, #15]
 800cfd8:	4613      	mov	r3, r2
 800cfda:	011b      	lsls	r3, r3, #4
 800cfdc:	4413      	add	r3, r2
 800cfde:	440b      	add	r3, r1
 800cfe0:	3310      	adds	r3, #16
 800cfe2:	781b      	ldrb	r3, [r3, #0]
 800cfe4:	79fa      	ldrb	r2, [r7, #7]
 800cfe6:	429a      	cmp	r2, r3
 800cfe8:	d10b      	bne.n	800d002 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800cfea:	4b0c      	ldr	r3, [pc, #48]	; (800d01c <SecureElementGetKeyByID+0x5c>)
 800cfec:	6819      	ldr	r1, [r3, #0]
 800cfee:	7bfa      	ldrb	r2, [r7, #15]
 800cff0:	4613      	mov	r3, r2
 800cff2:	011b      	lsls	r3, r3, #4
 800cff4:	4413      	add	r3, r2
 800cff6:	3310      	adds	r3, #16
 800cff8:	18ca      	adds	r2, r1, r3
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cffe:	2300      	movs	r3, #0
 800d000:	e006      	b.n	800d010 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800d002:	7bfb      	ldrb	r3, [r7, #15]
 800d004:	3301      	adds	r3, #1
 800d006:	73fb      	strb	r3, [r7, #15]
 800d008:	7bfb      	ldrb	r3, [r7, #15]
 800d00a:	2b09      	cmp	r3, #9
 800d00c:	d9e1      	bls.n	800cfd2 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d00e:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800d010:	4618      	mov	r0, r3
 800d012:	3714      	adds	r7, #20
 800d014:	46bd      	mov	sp, r7
 800d016:	bc80      	pop	{r7}
 800d018:	4770      	bx	lr
 800d01a:	bf00      	nop
 800d01c:	20002eac 	.word	0x20002eac

0800d020 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b088      	sub	sp, #32
 800d024:	af00      	add	r7, sp, #0
 800d026:	4603      	mov	r3, r0
 800d028:	6039      	str	r1, [r7, #0]
 800d02a:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d101      	bne.n	800d036 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d032:	2302      	movs	r3, #2
 800d034:	e04c      	b.n	800d0d0 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d036:	2300      	movs	r3, #0
 800d038:	77fb      	strb	r3, [r7, #31]
 800d03a:	e045      	b.n	800d0c8 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d03c:	4b26      	ldr	r3, [pc, #152]	; (800d0d8 <SecureElementSetKey+0xb8>)
 800d03e:	6819      	ldr	r1, [r3, #0]
 800d040:	7ffa      	ldrb	r2, [r7, #31]
 800d042:	4613      	mov	r3, r2
 800d044:	011b      	lsls	r3, r3, #4
 800d046:	4413      	add	r3, r2
 800d048:	440b      	add	r3, r1
 800d04a:	3310      	adds	r3, #16
 800d04c:	781b      	ldrb	r3, [r3, #0]
 800d04e:	79fa      	ldrb	r2, [r7, #7]
 800d050:	429a      	cmp	r2, r3
 800d052:	d136      	bne.n	800d0c2 <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800d054:	79fb      	ldrb	r3, [r7, #7]
 800d056:	2b80      	cmp	r3, #128	; 0x80
 800d058:	d123      	bne.n	800d0a2 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800d05a:	2306      	movs	r3, #6
 800d05c:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800d05e:	2300      	movs	r3, #0
 800d060:	60fb      	str	r3, [r7, #12]
 800d062:	f107 0310 	add.w	r3, r7, #16
 800d066:	2200      	movs	r2, #0
 800d068:	601a      	str	r2, [r3, #0]
 800d06a:	605a      	str	r2, [r3, #4]
 800d06c:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800d06e:	f107 030c 	add.w	r3, r7, #12
 800d072:	227f      	movs	r2, #127	; 0x7f
 800d074:	2110      	movs	r1, #16
 800d076:	6838      	ldr	r0, [r7, #0]
 800d078:	f000 f87d 	bl	800d176 <SecureElementAesEncrypt>
 800d07c:	4603      	mov	r3, r0
 800d07e:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d080:	4b15      	ldr	r3, [pc, #84]	; (800d0d8 <SecureElementSetKey+0xb8>)
 800d082:	6819      	ldr	r1, [r3, #0]
 800d084:	7ffa      	ldrb	r2, [r7, #31]
 800d086:	4613      	mov	r3, r2
 800d088:	011b      	lsls	r3, r3, #4
 800d08a:	4413      	add	r3, r2
 800d08c:	3310      	adds	r3, #16
 800d08e:	440b      	add	r3, r1
 800d090:	3301      	adds	r3, #1
 800d092:	f107 010c 	add.w	r1, r7, #12
 800d096:	2210      	movs	r2, #16
 800d098:	4618      	mov	r0, r3
 800d09a:	f00b fef2 	bl	8018e82 <memcpy1>
                return retval;
 800d09e:	7fbb      	ldrb	r3, [r7, #30]
 800d0a0:	e016      	b.n	800d0d0 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d0a2:	4b0d      	ldr	r3, [pc, #52]	; (800d0d8 <SecureElementSetKey+0xb8>)
 800d0a4:	6819      	ldr	r1, [r3, #0]
 800d0a6:	7ffa      	ldrb	r2, [r7, #31]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	011b      	lsls	r3, r3, #4
 800d0ac:	4413      	add	r3, r2
 800d0ae:	3310      	adds	r3, #16
 800d0b0:	440b      	add	r3, r1
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	2210      	movs	r2, #16
 800d0b6:	6839      	ldr	r1, [r7, #0]
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f00b fee2 	bl	8018e82 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	e006      	b.n	800d0d0 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d0c2:	7ffb      	ldrb	r3, [r7, #31]
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	77fb      	strb	r3, [r7, #31]
 800d0c8:	7ffb      	ldrb	r3, [r7, #31]
 800d0ca:	2b09      	cmp	r3, #9
 800d0cc:	d9b6      	bls.n	800d03c <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d0ce:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3720      	adds	r7, #32
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}
 800d0d8:	20002eac 	.word	0x20002eac

0800d0dc <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b086      	sub	sp, #24
 800d0e0:	af02      	add	r7, sp, #8
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	60b9      	str	r1, [r7, #8]
 800d0e6:	4611      	mov	r1, r2
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	460b      	mov	r3, r1
 800d0ec:	80fb      	strh	r3, [r7, #6]
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800d0f2:	797b      	ldrb	r3, [r7, #5]
 800d0f4:	2b7e      	cmp	r3, #126	; 0x7e
 800d0f6:	d901      	bls.n	800d0fc <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	e009      	b.n	800d110 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d0fc:	7979      	ldrb	r1, [r7, #5]
 800d0fe:	88fa      	ldrh	r2, [r7, #6]
 800d100:	69bb      	ldr	r3, [r7, #24]
 800d102:	9300      	str	r3, [sp, #0]
 800d104:	460b      	mov	r3, r1
 800d106:	68b9      	ldr	r1, [r7, #8]
 800d108:	68f8      	ldr	r0, [r7, #12]
 800d10a:	f7ff fe41 	bl	800cd90 <ComputeCmac>
 800d10e:	4603      	mov	r3, r0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3710      	adds	r7, #16
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}

0800d118 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b088      	sub	sp, #32
 800d11c:	af02      	add	r7, sp, #8
 800d11e:	60f8      	str	r0, [r7, #12]
 800d120:	607a      	str	r2, [r7, #4]
 800d122:	461a      	mov	r2, r3
 800d124:	460b      	mov	r3, r1
 800d126:	817b      	strh	r3, [r7, #10]
 800d128:	4613      	mov	r3, r2
 800d12a:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d101      	bne.n	800d136 <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d132:	2302      	movs	r3, #2
 800d134:	e01b      	b.n	800d16e <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d136:	2306      	movs	r3, #6
 800d138:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800d13a:	2300      	movs	r3, #0
 800d13c:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d13e:	7a79      	ldrb	r1, [r7, #9]
 800d140:	897a      	ldrh	r2, [r7, #10]
 800d142:	f107 0310 	add.w	r3, r7, #16
 800d146:	9300      	str	r3, [sp, #0]
 800d148:	460b      	mov	r3, r1
 800d14a:	68f9      	ldr	r1, [r7, #12]
 800d14c:	2000      	movs	r0, #0
 800d14e:	f7ff fe1f 	bl	800cd90 <ComputeCmac>
 800d152:	4603      	mov	r3, r0
 800d154:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d156:	7dfb      	ldrb	r3, [r7, #23]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d001      	beq.n	800d160 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800d15c:	7dfb      	ldrb	r3, [r7, #23]
 800d15e:	e006      	b.n	800d16e <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800d160:	693b      	ldr	r3, [r7, #16]
 800d162:	687a      	ldr	r2, [r7, #4]
 800d164:	429a      	cmp	r2, r3
 800d166:	d001      	beq.n	800d16c <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d168:	2301      	movs	r3, #1
 800d16a:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d16c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3718      	adds	r7, #24
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}

0800d176 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800d176:	b580      	push	{r7, lr}
 800d178:	b0c2      	sub	sp, #264	; 0x108
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	60f8      	str	r0, [r7, #12]
 800d17e:	4608      	mov	r0, r1
 800d180:	4611      	mov	r1, r2
 800d182:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800d186:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800d18a:	6013      	str	r3, [r2, #0]
 800d18c:	4603      	mov	r3, r0
 800d18e:	817b      	strh	r3, [r7, #10]
 800d190:	460b      	mov	r3, r1
 800d192:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d006      	beq.n	800d1a8 <SecureElementAesEncrypt+0x32>
 800d19a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d19e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d1a8:	2302      	movs	r3, #2
 800d1aa:	e046      	b.n	800d23a <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800d1ac:	897b      	ldrh	r3, [r7, #10]
 800d1ae:	f003 030f 	and.w	r3, r3, #15
 800d1b2:	b29b      	uxth	r3, r3
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d001      	beq.n	800d1bc <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d1b8:	2305      	movs	r3, #5
 800d1ba:	e03e      	b.n	800d23a <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d1bc:	f107 0314 	add.w	r3, r7, #20
 800d1c0:	22f0      	movs	r2, #240	; 0xf0
 800d1c2:	2100      	movs	r1, #0
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f00b fe97 	bl	8018ef8 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d1ca:	f107 0210 	add.w	r2, r7, #16
 800d1ce:	7a7b      	ldrb	r3, [r7, #9]
 800d1d0:	4611      	mov	r1, r2
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7ff fdac 	bl	800cd30 <GetKeyByID>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d1de:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d127      	bne.n	800d236 <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	f107 0214 	add.w	r2, r7, #20
 800d1ee:	2110      	movs	r1, #16
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f7ff fb93 	bl	800c91c <lorawan_aes_set_key>

        uint8_t block = 0;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800d1fc:	e018      	b.n	800d230 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800d1fe:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800d202:	68fa      	ldr	r2, [r7, #12]
 800d204:	18d0      	adds	r0, r2, r3
 800d206:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800d20a:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800d20e:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800d212:	6812      	ldr	r2, [r2, #0]
 800d214:	4413      	add	r3, r2
 800d216:	f107 0214 	add.w	r2, r7, #20
 800d21a:	4619      	mov	r1, r3
 800d21c:	f7ff fc5c 	bl	800cad8 <lorawan_aes_encrypt>
            block = block + 16;
 800d220:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800d224:	3310      	adds	r3, #16
 800d226:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800d22a:	897b      	ldrh	r3, [r7, #10]
 800d22c:	3b10      	subs	r3, #16
 800d22e:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800d230:	897b      	ldrh	r3, [r7, #10]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d1e3      	bne.n	800d1fe <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d236:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}

0800d244 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b088      	sub	sp, #32
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	460b      	mov	r3, r1
 800d24e:	70fb      	strb	r3, [r7, #3]
 800d250:	4613      	mov	r3, r2
 800d252:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d101      	bne.n	800d25e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d25a:	2302      	movs	r3, #2
 800d25c:	e02e      	b.n	800d2bc <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d25e:	2306      	movs	r3, #6
 800d260:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800d262:	78bb      	ldrb	r3, [r7, #2]
 800d264:	2b7f      	cmp	r3, #127	; 0x7f
 800d266:	d104      	bne.n	800d272 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d268:	78fb      	ldrb	r3, [r7, #3]
 800d26a:	2b04      	cmp	r3, #4
 800d26c:	d001      	beq.n	800d272 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d26e:	2303      	movs	r3, #3
 800d270:	e024      	b.n	800d2bc <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800d272:	2300      	movs	r3, #0
 800d274:	60fb      	str	r3, [r7, #12]
 800d276:	f107 0310 	add.w	r3, r7, #16
 800d27a:	2200      	movs	r2, #0
 800d27c:	601a      	str	r2, [r3, #0]
 800d27e:	605a      	str	r2, [r3, #4]
 800d280:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800d282:	f107 030c 	add.w	r3, r7, #12
 800d286:	78fa      	ldrb	r2, [r7, #3]
 800d288:	2110      	movs	r1, #16
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7ff ff73 	bl	800d176 <SecureElementAesEncrypt>
 800d290:	4603      	mov	r3, r0
 800d292:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d294:	7ffb      	ldrb	r3, [r7, #31]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d001      	beq.n	800d29e <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800d29a:	7ffb      	ldrb	r3, [r7, #31]
 800d29c:	e00e      	b.n	800d2bc <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800d29e:	f107 020c 	add.w	r2, r7, #12
 800d2a2:	78bb      	ldrb	r3, [r7, #2]
 800d2a4:	4611      	mov	r1, r2
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f7ff feba 	bl	800d020 <SecureElementSetKey>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d2b0:	7ffb      	ldrb	r3, [r7, #31]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d001      	beq.n	800d2ba <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800d2b6:	7ffb      	ldrb	r3, [r7, #31]
 800d2b8:	e000      	b.n	800d2bc <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d2ba:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3720      	adds	r7, #32
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b086      	sub	sp, #24
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60b9      	str	r1, [r7, #8]
 800d2cc:	607b      	str	r3, [r7, #4]
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	73fb      	strb	r3, [r7, #15]
 800d2d2:	4613      	mov	r3, r2
 800d2d4:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d005      	beq.n	800d2e8 <SecureElementProcessJoinAccept+0x24>
 800d2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d002      	beq.n	800d2e8 <SecureElementProcessJoinAccept+0x24>
 800d2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d101      	bne.n	800d2ec <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d2e8:	2302      	movs	r3, #2
 800d2ea:	e064      	b.n	800d3b6 <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d2ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d2f0:	2b21      	cmp	r3, #33	; 0x21
 800d2f2:	d901      	bls.n	800d2f8 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d2f4:	2305      	movs	r3, #5
 800d2f6:	e05e      	b.n	800d3b6 <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d2fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d300:	b29b      	uxth	r3, r3
 800d302:	461a      	mov	r2, r3
 800d304:	6879      	ldr	r1, [r7, #4]
 800d306:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d308:	f00b fdbb 	bl	8018e82 <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	1c58      	adds	r0, r3, #1
 800d310:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d314:	b29b      	uxth	r3, r3
 800d316:	3b01      	subs	r3, #1
 800d318:	b299      	uxth	r1, r3
 800d31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d31c:	3301      	adds	r3, #1
 800d31e:	7dfa      	ldrb	r2, [r7, #23]
 800d320:	f7ff ff29 	bl	800d176 <SecureElementAesEncrypt>
 800d324:	4603      	mov	r3, r0
 800d326:	2b00      	cmp	r3, #0
 800d328:	d001      	beq.n	800d32e <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d32a:	2307      	movs	r3, #7
 800d32c:	e043      	b.n	800d3b6 <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d330:	330b      	adds	r3, #11
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	09db      	lsrs	r3, r3, #7
 800d336:	b2da      	uxtb	r2, r3
 800d338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d33a:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800d33c:	2300      	movs	r3, #0
 800d33e:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800d340:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d344:	3b04      	subs	r3, #4
 800d346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d348:	4413      	add	r3, r2
 800d34a:	781b      	ldrb	r3, [r3, #0]
 800d34c:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800d34e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d352:	3b03      	subs	r3, #3
 800d354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d356:	4413      	add	r3, r2
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	021b      	lsls	r3, r3, #8
 800d35c:	693a      	ldr	r2, [r7, #16]
 800d35e:	4313      	orrs	r3, r2
 800d360:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800d362:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d366:	3b02      	subs	r3, #2
 800d368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d36a:	4413      	add	r3, r2
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	041b      	lsls	r3, r3, #16
 800d370:	693a      	ldr	r2, [r7, #16]
 800d372:	4313      	orrs	r3, r2
 800d374:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800d376:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d37a:	3b01      	subs	r3, #1
 800d37c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d37e:	4413      	add	r3, r2
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	061b      	lsls	r3, r3, #24
 800d384:	693a      	ldr	r2, [r7, #16]
 800d386:	4313      	orrs	r3, r2
 800d388:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800d38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d38c:	781b      	ldrb	r3, [r3, #0]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d10e      	bne.n	800d3b0 <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d392:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d396:	b29b      	uxth	r3, r3
 800d398:	3b04      	subs	r3, #4
 800d39a:	b299      	uxth	r1, r3
 800d39c:	2301      	movs	r3, #1
 800d39e:	693a      	ldr	r2, [r7, #16]
 800d3a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3a2:	f7ff feb9 	bl	800d118 <SecureElementVerifyAesCmac>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d003      	beq.n	800d3b4 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	e002      	b.n	800d3b6 <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d3b0:	2304      	movs	r3, #4
 800d3b2:	e000      	b.n	800d3b6 <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d3b4:	2300      	movs	r3, #0
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	3718      	adds	r7, #24
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd80      	pop	{r7, pc}
	...

0800d3c0 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b082      	sub	sp, #8
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d101      	bne.n	800d3d2 <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d3ce:	2302      	movs	r3, #2
 800d3d0:	e006      	b.n	800d3e0 <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800d3d2:	4b05      	ldr	r3, [pc, #20]	; (800d3e8 <SecureElementRandomNumber+0x28>)
 800d3d4:	695b      	ldr	r3, [r3, #20]
 800d3d6:	4798      	blx	r3
 800d3d8:	4602      	mov	r2, r0
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800d3de:	2300      	movs	r3, #0
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3708      	adds	r7, #8
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}
 800d3e8:	0801e560 	.word	0x0801e560

0800d3ec <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d101      	bne.n	800d3fe <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d3fa:	2302      	movs	r3, #2
 800d3fc:	e007      	b.n	800d40e <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800d3fe:	4b06      	ldr	r3, [pc, #24]	; (800d418 <SecureElementSetDevEui+0x2c>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	2208      	movs	r2, #8
 800d404:	6879      	ldr	r1, [r7, #4]
 800d406:	4618      	mov	r0, r3
 800d408:	f00b fd3b 	bl	8018e82 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3708      	adds	r7, #8
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
 800d416:	bf00      	nop
 800d418:	20002eac 	.word	0x20002eac

0800d41c <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800d41c:	b480      	push	{r7}
 800d41e:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800d420:	4b02      	ldr	r3, [pc, #8]	; (800d42c <SecureElementGetDevEui+0x10>)
 800d422:	681b      	ldr	r3, [r3, #0]
}
 800d424:	4618      	mov	r0, r3
 800d426:	46bd      	mov	sp, r7
 800d428:	bc80      	pop	{r7}
 800d42a:	4770      	bx	lr
 800d42c:	20002eac 	.word	0x20002eac

0800d430 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d101      	bne.n	800d442 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d43e:	2302      	movs	r3, #2
 800d440:	e008      	b.n	800d454 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800d442:	4b06      	ldr	r3, [pc, #24]	; (800d45c <SecureElementSetJoinEui+0x2c>)
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	3308      	adds	r3, #8
 800d448:	2208      	movs	r2, #8
 800d44a:	6879      	ldr	r1, [r7, #4]
 800d44c:	4618      	mov	r0, r3
 800d44e:	f00b fd18 	bl	8018e82 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d452:	2300      	movs	r3, #0
}
 800d454:	4618      	mov	r0, r3
 800d456:	3708      	adds	r7, #8
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}
 800d45c:	20002eac 	.word	0x20002eac

0800d460 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800d460:	b480      	push	{r7}
 800d462:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800d464:	4b03      	ldr	r3, [pc, #12]	; (800d474 <SecureElementGetJoinEui+0x14>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	3308      	adds	r3, #8
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	46bd      	mov	sp, r7
 800d46e:	bc80      	pop	{r7}
 800d470:	4770      	bx	lr
 800d472:	bf00      	nop
 800d474:	20002eac 	.word	0x20002eac

0800d478 <LmHandlerInit>:

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs );

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks )
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b082      	sub	sp, #8
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
    LmHandlerCallbacks = handlerCallbacks;
 800d480:	4a1a      	ldr	r2, [pc, #104]	; (800d4ec <LmHandlerInit+0x74>)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d486:	4b1a      	ldr	r3, [pc, #104]	; (800d4f0 <LmHandlerInit+0x78>)
 800d488:	4a1a      	ldr	r2, [pc, #104]	; (800d4f4 <LmHandlerInit+0x7c>)
 800d48a:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d48c:	4b18      	ldr	r3, [pc, #96]	; (800d4f0 <LmHandlerInit+0x78>)
 800d48e:	4a1a      	ldr	r2, [pc, #104]	; (800d4f8 <LmHandlerInit+0x80>)
 800d490:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d492:	4b17      	ldr	r3, [pc, #92]	; (800d4f0 <LmHandlerInit+0x78>)
 800d494:	4a19      	ldr	r2, [pc, #100]	; (800d4fc <LmHandlerInit+0x84>)
 800d496:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d498:	4b15      	ldr	r3, [pc, #84]	; (800d4f0 <LmHandlerInit+0x78>)
 800d49a:	4a19      	ldr	r2, [pc, #100]	; (800d500 <LmHandlerInit+0x88>)
 800d49c:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <LmHandlerInit+0x74>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4a17      	ldr	r2, [pc, #92]	; (800d504 <LmHandlerInit+0x8c>)
 800d4a6:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d4a8:	4b10      	ldr	r3, [pc, #64]	; (800d4ec <LmHandlerInit+0x74>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	685b      	ldr	r3, [r3, #4]
 800d4ae:	4a15      	ldr	r2, [pc, #84]	; (800d504 <LmHandlerInit+0x8c>)
 800d4b0:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d4b2:	4b0e      	ldr	r3, [pc, #56]	; (800d4ec <LmHandlerInit+0x74>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	4a12      	ldr	r2, [pc, #72]	; (800d504 <LmHandlerInit+0x8c>)
 800d4ba:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d4bc:	4b11      	ldr	r3, [pc, #68]	; (800d504 <LmHandlerInit+0x8c>)
 800d4be:	4a12      	ldr	r2, [pc, #72]	; (800d508 <LmHandlerInit+0x90>)
 800d4c0:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d4c2:	4b0a      	ldr	r3, [pc, #40]	; (800d4ec <LmHandlerInit+0x74>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	691b      	ldr	r3, [r3, #16]
 800d4c8:	4a0e      	ldr	r2, [pc, #56]	; (800d504 <LmHandlerInit+0x8c>)
 800d4ca:	6113      	str	r3, [r2, #16]

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800d4cc:	490f      	ldr	r1, [pc, #60]	; (800d50c <LmHandlerInit+0x94>)
 800d4ce:	2000      	movs	r0, #0
 800d4d0:	f000 fcf4 	bl	800debc <LmHandlerPackageRegister>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d002      	beq.n	800d4e0 <LmHandlerInit+0x68>
    {
        return LORAMAC_HANDLER_ERROR;
 800d4da:	f04f 33ff 	mov.w	r3, #4294967295
 800d4de:	e000      	b.n	800d4e2 <LmHandlerInit+0x6a>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800d4e0:	2300      	movs	r3, #0
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	3708      	adds	r7, #8
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}
 800d4ea:	bf00      	nop
 800d4ec:	20002ed4 	.word	0x20002ed4
 800d4f0:	20002ed8 	.word	0x20002ed8
 800d4f4:	0800dc11 	.word	0x0800dc11
 800d4f8:	0800dc79 	.word	0x0800dc79
 800d4fc:	0800dd59 	.word	0x0800dd59
 800d500:	0800de1d 	.word	0x0800de1d
 800d504:	20002ee8 	.word	0x20002ee8
 800d508:	0800e12d 	.word	0x0800e12d
 800d50c:	2000009c 	.word	0x2000009c

0800d510 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d510:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d512:	b099      	sub	sp, #100	; 0x64
 800d514:	af08      	add	r7, sp, #32
 800d516:	6078      	str	r0, [r7, #4]
    uint16_t nbNvmData = 0;
 800d518:	2300      	movs	r3, #0
 800d51a:	87fb      	strh	r3, [r7, #62]	; 0x3e
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800d51c:	2210      	movs	r2, #16
 800d51e:	6879      	ldr	r1, [r7, #4]
 800d520:	487e      	ldr	r0, [pc, #504]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d522:	f00f f8e9 	bl	801c6f8 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

    loraInfo = LoraInfo_GetPtr();
 800d526:	f7fc ffb3 	bl	800a490 <LoraInfo_GetPtr>
 800d52a:	63b8      	str	r0, [r7, #56]	; 0x38

    if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800d52c:	4b7b      	ldr	r3, [pc, #492]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	461a      	mov	r2, r3
 800d532:	2301      	movs	r3, #1
 800d534:	4093      	lsls	r3, r2
 800d536:	461a      	mov	r2, r3
 800d538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	4013      	ands	r3, r2
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d00c      	beq.n	800d55c <LmHandlerConfigure+0x4c>
    {
        if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800d542:	4b76      	ldr	r3, [pc, #472]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	461a      	mov	r2, r3
 800d548:	4975      	ldr	r1, [pc, #468]	; (800d720 <LmHandlerConfigure+0x210>)
 800d54a:	4876      	ldr	r0, [pc, #472]	; (800d724 <LmHandlerConfigure+0x214>)
 800d54c:	f004 fb10 	bl	8011b70 <LoRaMacInitialization>
 800d550:	4603      	mov	r3, r0
 800d552:	2b00      	cmp	r3, #0
 800d554:	d009      	beq.n	800d56a <LmHandlerConfigure+0x5a>
        {
            return LORAMAC_HANDLER_ERROR;
 800d556:	f04f 33ff 	mov.w	r3, #4294967295
 800d55a:	e0db      	b.n	800d714 <LmHandlerConfigure+0x204>
        }
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800d55c:	4b72      	ldr	r3, [pc, #456]	; (800d728 <LmHandlerConfigure+0x218>)
 800d55e:	2201      	movs	r2, #1
 800d560:	2100      	movs	r1, #0
 800d562:	2000      	movs	r0, #0
 800d564:	f00e fde0 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800d568:	e7fe      	b.n	800d568 <LmHandlerConfigure+0x58>
    }

    // Restore data if required
    nbNvmData = NvmDataMgmtRestore( );
 800d56a:	f000 fdf0 	bl	800e14e <NvmDataMgmtRestore>
 800d56e:	4603      	mov	r3, r0
 800d570:	87fb      	strh	r3, [r7, #62]	; 0x3e

    // Try to restore from NVM and query the mac if possible.
    if( nbNvmData > 0 )
 800d572:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800d574:	2b00      	cmp	r3, #0
 800d576:	d003      	beq.n	800d580 <LmHandlerConfigure+0x70>
    {
        CtxRestoreDone = true;
 800d578:	4b6c      	ldr	r3, [pc, #432]	; (800d72c <LmHandlerConfigure+0x21c>)
 800d57a:	2201      	movs	r2, #1
 800d57c:	701a      	strb	r2, [r3, #0]
 800d57e:	e002      	b.n	800d586 <LmHandlerConfigure+0x76>
    }
    else
    {
        CtxRestoreDone = false;
 800d580:	4b6a      	ldr	r3, [pc, #424]	; (800d72c <LmHandlerConfigure+0x21c>)
 800d582:	2200      	movs	r2, #0
 800d584:	701a      	strb	r2, [r3, #0]
    }

    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800d586:	2302      	movs	r3, #2
 800d588:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d58a:	f107 0314 	add.w	r3, r7, #20
 800d58e:	4618      	mov	r0, r3
 800d590:	f004 fe38 	bl	8012204 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800d594:	69bb      	ldr	r3, [r7, #24]
 800d596:	2208      	movs	r2, #8
 800d598:	4619      	mov	r1, r3
 800d59a:	4865      	ldr	r0, [pc, #404]	; (800d730 <LmHandlerConfigure+0x220>)
 800d59c:	f00b fc71 	bl	8018e82 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800d5a0:	2303      	movs	r3, #3
 800d5a2:	753b      	strb	r3, [r7, #20]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d5a4:	f107 0314 	add.w	r3, r7, #20
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f004 fe2b 	bl	8012204 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800d5ae:	69bb      	ldr	r3, [r7, #24]
 800d5b0:	2208      	movs	r2, #8
 800d5b2:	4619      	mov	r1, r3
 800d5b4:	485f      	ldr	r0, [pc, #380]	; (800d734 <LmHandlerConfigure+0x224>)
 800d5b6:	f00b fc64 	bl	8018e82 <memcpy1>

#if ( STATIC_DEVICE_ADDRESS != 1 )
    CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
#endif /* STATIC_DEVICE_ADDRESS != 1 */

    mibReq.Type = MIB_DEV_ADDR;
 800d5ba:	2306      	movs	r3, #6
 800d5bc:	753b      	strb	r3, [r7, #20]
    mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800d5be:	4b5c      	ldr	r3, [pc, #368]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5c0:	695b      	ldr	r3, [r3, #20]
 800d5c2:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800d5c4:	f107 0314 	add.w	r3, r7, #20
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f004 ff79 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800d5ce:	4b58      	ldr	r3, [pc, #352]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	4b56      	ldr	r3, [pc, #344]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5d6:	785b      	ldrb	r3, [r3, #1]
 800d5d8:	4619      	mov	r1, r3
 800d5da:	4b55      	ldr	r3, [pc, #340]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5dc:	789b      	ldrb	r3, [r3, #2]
 800d5de:	4618      	mov	r0, r3
 800d5e0:	4b53      	ldr	r3, [pc, #332]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5e2:	78db      	ldrb	r3, [r3, #3]
 800d5e4:	461c      	mov	r4, r3
 800d5e6:	4b52      	ldr	r3, [pc, #328]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5e8:	791b      	ldrb	r3, [r3, #4]
 800d5ea:	461d      	mov	r5, r3
 800d5ec:	4b50      	ldr	r3, [pc, #320]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5ee:	795b      	ldrb	r3, [r3, #5]
 800d5f0:	461e      	mov	r6, r3
 800d5f2:	4b4f      	ldr	r3, [pc, #316]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5f4:	799b      	ldrb	r3, [r3, #6]
 800d5f6:	603b      	str	r3, [r7, #0]
 800d5f8:	4b4d      	ldr	r3, [pc, #308]	; (800d730 <LmHandlerConfigure+0x220>)
 800d5fa:	79db      	ldrb	r3, [r3, #7]
 800d5fc:	9307      	str	r3, [sp, #28]
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	9306      	str	r3, [sp, #24]
 800d602:	9605      	str	r6, [sp, #20]
 800d604:	9504      	str	r5, [sp, #16]
 800d606:	9403      	str	r4, [sp, #12]
 800d608:	9002      	str	r0, [sp, #8]
 800d60a:	9101      	str	r1, [sp, #4]
 800d60c:	9200      	str	r2, [sp, #0]
 800d60e:	4b4a      	ldr	r3, [pc, #296]	; (800d738 <LmHandlerConfigure+0x228>)
 800d610:	2200      	movs	r2, #0
 800d612:	2100      	movs	r1, #0
 800d614:	2002      	movs	r0, #2
 800d616:	f00e fd87 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800d61a:	4b45      	ldr	r3, [pc, #276]	; (800d730 <LmHandlerConfigure+0x220>)
 800d61c:	7a1b      	ldrb	r3, [r3, #8]
 800d61e:	461a      	mov	r2, r3
 800d620:	4b43      	ldr	r3, [pc, #268]	; (800d730 <LmHandlerConfigure+0x220>)
 800d622:	7a5b      	ldrb	r3, [r3, #9]
 800d624:	4619      	mov	r1, r3
 800d626:	4b42      	ldr	r3, [pc, #264]	; (800d730 <LmHandlerConfigure+0x220>)
 800d628:	7a9b      	ldrb	r3, [r3, #10]
 800d62a:	4618      	mov	r0, r3
 800d62c:	4b40      	ldr	r3, [pc, #256]	; (800d730 <LmHandlerConfigure+0x220>)
 800d62e:	7adb      	ldrb	r3, [r3, #11]
 800d630:	461c      	mov	r4, r3
 800d632:	4b3f      	ldr	r3, [pc, #252]	; (800d730 <LmHandlerConfigure+0x220>)
 800d634:	7b1b      	ldrb	r3, [r3, #12]
 800d636:	461d      	mov	r5, r3
 800d638:	4b3d      	ldr	r3, [pc, #244]	; (800d730 <LmHandlerConfigure+0x220>)
 800d63a:	7b5b      	ldrb	r3, [r3, #13]
 800d63c:	461e      	mov	r6, r3
 800d63e:	4b3c      	ldr	r3, [pc, #240]	; (800d730 <LmHandlerConfigure+0x220>)
 800d640:	7b9b      	ldrb	r3, [r3, #14]
 800d642:	603b      	str	r3, [r7, #0]
 800d644:	4b3a      	ldr	r3, [pc, #232]	; (800d730 <LmHandlerConfigure+0x220>)
 800d646:	7bdb      	ldrb	r3, [r3, #15]
 800d648:	9307      	str	r3, [sp, #28]
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	9306      	str	r3, [sp, #24]
 800d64e:	9605      	str	r6, [sp, #20]
 800d650:	9504      	str	r5, [sp, #16]
 800d652:	9403      	str	r4, [sp, #12]
 800d654:	9002      	str	r0, [sp, #8]
 800d656:	9101      	str	r1, [sp, #4]
 800d658:	9200      	str	r2, [sp, #0]
 800d65a:	4b38      	ldr	r3, [pc, #224]	; (800d73c <LmHandlerConfigure+0x22c>)
 800d65c:	2200      	movs	r2, #0
 800d65e:	2100      	movs	r1, #0
 800d660:	2002      	movs	r0, #2
 800d662:	f00e fd61 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(CommissioningParams.JoinEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr: %02X:%02X:%02X:%02X\r\n",
 800d666:	4b36      	ldr	r3, [pc, #216]	; (800d740 <LmHandlerConfigure+0x230>)
 800d668:	781b      	ldrb	r3, [r3, #0]
 800d66a:	461a      	mov	r2, r3
 800d66c:	4b35      	ldr	r3, [pc, #212]	; (800d744 <LmHandlerConfigure+0x234>)
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	4619      	mov	r1, r3
 800d672:	4b35      	ldr	r3, [pc, #212]	; (800d748 <LmHandlerConfigure+0x238>)
 800d674:	781b      	ldrb	r3, [r3, #0]
 800d676:	4618      	mov	r0, r3
 800d678:	4b34      	ldr	r3, [pc, #208]	; (800d74c <LmHandlerConfigure+0x23c>)
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	9303      	str	r3, [sp, #12]
 800d67e:	9002      	str	r0, [sp, #8]
 800d680:	9101      	str	r1, [sp, #4]
 800d682:	9200      	str	r2, [sp, #0]
 800d684:	4b32      	ldr	r3, [pc, #200]	; (800d750 <LmHandlerConfigure+0x240>)
 800d686:	2200      	movs	r2, #0
 800d688:	2100      	movs	r1, #0
 800d68a:	2002      	movs	r0, #2
 800d68c:	f00e fd4c 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d690:	230f      	movs	r3, #15
 800d692:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d694:	2301      	movs	r3, #1
 800d696:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800d698:	f107 0314 	add.w	r3, r7, #20
 800d69c:	4618      	mov	r0, r3
 800d69e:	f004 ff0f 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_NET_ID;
 800d6a2:	2305      	movs	r3, #5
 800d6a4:	753b      	strb	r3, [r7, #20]
    mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	61bb      	str	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800d6aa:	f107 0314 	add.w	r3, r7, #20
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	f004 ff06 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d6b4:	2310      	movs	r3, #16
 800d6b6:	753b      	strb	r3, [r7, #20]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d6bc:	f107 0314 	add.w	r3, r7, #20
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f004 fefd 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d6c6:	2304      	movs	r3, #4
 800d6c8:	753b      	strb	r3, [r7, #20]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d6ca:	4b14      	ldr	r3, [pc, #80]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d6cc:	789b      	ldrb	r3, [r3, #2]
 800d6ce:	763b      	strb	r3, [r7, #24]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d6d0:	f107 0314 	add.w	r3, r7, #20
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	f004 fef3 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d6da:	230f      	movs	r3, #15
 800d6dc:	733b      	strb	r3, [r7, #12]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d6de:	4b0f      	ldr	r3, [pc, #60]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d6e0:	781b      	ldrb	r3, [r3, #0]
 800d6e2:	f107 020c 	add.w	r2, r7, #12
 800d6e6:	4611      	mov	r1, r2
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f007 fcfa 	bl	80150e2 <RegionGetPhyParam>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	60bb      	str	r3, [r7, #8]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800d6f2:	68bb      	ldr	r3, [r7, #8]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	bf14      	ite	ne
 800d6f8:	2301      	movne	r3, #1
 800d6fa:	2300      	moveq	r3, #0
 800d6fc:	b2da      	uxtb	r2, r3
 800d6fe:	4b07      	ldr	r3, [pc, #28]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d700:	715a      	strb	r2, [r3, #5]

    LmHandlerSetSystemMaxRxError( 20 );
 800d702:	2014      	movs	r0, #20
 800d704:	f000 fa6c 	bl	800dbe0 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800d708:	4b04      	ldr	r3, [pc, #16]	; (800d71c <LmHandlerConfigure+0x20c>)
 800d70a:	795b      	ldrb	r3, [r3, #5]
 800d70c:	4618      	mov	r0, r3
 800d70e:	f005 fc4b 	bl	8012fa8 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800d712:	2300      	movs	r3, #0
}
 800d714:	4618      	mov	r0, r3
 800d716:	3744      	adds	r7, #68	; 0x44
 800d718:	46bd      	mov	sp, r7
 800d71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d71c:	20002ec4 	.word	0x20002ec4
 800d720:	20002ee8 	.word	0x20002ee8
 800d724:	20002ed8 	.word	0x20002ed8
 800d728:	0801dd70 	.word	0x0801dd70
 800d72c:	20003006 	.word	0x20003006
 800d730:	20000084 	.word	0x20000084
 800d734:	2000008c 	.word	0x2000008c
 800d738:	0801ddbc 	.word	0x0801ddbc
 800d73c:	0801ddf8 	.word	0x0801ddf8
 800d740:	2000009b 	.word	0x2000009b
 800d744:	2000009a 	.word	0x2000009a
 800d748:	20000099 	.word	0x20000099
 800d74c:	20000098 	.word	0x20000098
 800d750:	0801de34 	.word	0x0801de34

0800d754 <LmHandlerProcess>:
    }
    return false;
}

void LmHandlerProcess( void )
{
 800d754:	b580      	push	{r7, lr}
 800d756:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800d758:	f002 f9b8 	bl	800facc <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800d75c:	f000 fc9a 	bl	800e094 <LmHandlerPackagesProcess>

    // Store to NVM if required
    NvmDataMgmtStore( );
 800d760:	f000 fcee 	bl	800e140 <NvmDataMgmtStore>
}
 800d764:	bf00      	nop
 800d766:	bd80      	pop	{r7, pc}

0800d768 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode )
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b090      	sub	sp, #64	; 0x40
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	4603      	mov	r3, r0
 800d770:	71fb      	strb	r3, [r7, #7]
        while (1);
    }
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    if ( mode == ACTIVATION_TYPE_OTAA )
 800d772:	79fb      	ldrb	r3, [r7, #7]
 800d774:	2b02      	cmp	r3, #2
 800d776:	d111      	bne.n	800d79c <LmHandlerJoin+0x34>
    {
        MlmeReq_t mlmeReq;
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800d778:	4b23      	ldr	r3, [pc, #140]	; (800d808 <LmHandlerJoin+0xa0>)
 800d77a:	2202      	movs	r2, #2
 800d77c:	709a      	strb	r2, [r3, #2]

        LoRaMacStart();
 800d77e:	f004 fcab 	bl	80120d8 <LoRaMacStart>

        mlmeReq.Type = MLME_JOIN;
 800d782:	2301      	movs	r3, #1
 800d784:	723b      	strb	r3, [r7, #8]
        mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800d786:	4b21      	ldr	r3, [pc, #132]	; (800d80c <LmHandlerJoin+0xa4>)
 800d788:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800d78c:	b2db      	uxtb	r3, r3
 800d78e:	733b      	strb	r3, [r7, #12]

        // Starts the OTAA join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800d790:	f107 0308 	add.w	r3, r7, #8
 800d794:	4618      	mov	r0, r3
 800d796:	f005 f9d1 	bl	8012b3c <LoRaMacMlmeRequest>

        // Notify upper layer
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
    }
}
 800d79a:	e030      	b.n	800d7fe <LmHandlerJoin+0x96>
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800d79c:	4b1a      	ldr	r3, [pc, #104]	; (800d808 <LmHandlerJoin+0xa0>)
 800d79e:	2201      	movs	r2, #1
 800d7a0:	709a      	strb	r2, [r3, #2]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800d7a2:	4b1a      	ldr	r3, [pc, #104]	; (800d80c <LmHandlerJoin+0xa4>)
 800d7a4:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d7a8:	4b17      	ldr	r3, [pc, #92]	; (800d808 <LmHandlerJoin+0xa0>)
 800d7aa:	701a      	strb	r2, [r3, #0]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d7ac:	4b16      	ldr	r3, [pc, #88]	; (800d808 <LmHandlerJoin+0xa0>)
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	705a      	strb	r2, [r3, #1]
        if (CtxRestoreDone == false)
 800d7b2:	4b17      	ldr	r3, [pc, #92]	; (800d810 <LmHandlerJoin+0xa8>)
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	f083 0301 	eor.w	r3, r3, #1
 800d7ba:	b2db      	uxtb	r3, r3
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d008      	beq.n	800d7d2 <LmHandlerJoin+0x6a>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800d7c0:	2327      	movs	r3, #39	; 0x27
 800d7c2:	773b      	strb	r3, [r7, #28]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800d7c4:	4b13      	ldr	r3, [pc, #76]	; (800d814 <LmHandlerJoin+0xac>)
 800d7c6:	623b      	str	r3, [r7, #32]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800d7c8:	f107 031c 	add.w	r3, r7, #28
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f004 fe77 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800d7d2:	f004 fc81 	bl	80120d8 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	773b      	strb	r3, [r7, #28]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	f887 3020 	strb.w	r3, [r7, #32]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d7e0:	f107 031c 	add.w	r3, r7, #28
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f004 fe6b 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
        LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d7ea:	4b0b      	ldr	r3, [pc, #44]	; (800d818 <LmHandlerJoin+0xb0>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	69db      	ldr	r3, [r3, #28]
 800d7f0:	4805      	ldr	r0, [pc, #20]	; (800d808 <LmHandlerJoin+0xa0>)
 800d7f2:	4798      	blx	r3
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800d7f4:	4b05      	ldr	r3, [pc, #20]	; (800d80c <LmHandlerJoin+0xa4>)
 800d7f6:	785b      	ldrb	r3, [r3, #1]
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f000 f917 	bl	800da2c <LmHandlerRequestClass>
}
 800d7fe:	bf00      	nop
 800d800:	3740      	adds	r7, #64	; 0x40
 800d802:	46bd      	mov	sp, r7
 800d804:	bd80      	pop	{r7, pc}
 800d806:	bf00      	nop
 800d808:	200000a8 	.word	0x200000a8
 800d80c:	20002ec4 	.word	0x20002ec4
 800d810:	20003006 	.word	0x20003006
 800d814:	01000300 	.word	0x01000300
 800d818:	20002ed4 	.word	0x20002ed4

0800d81c <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b08a      	sub	sp, #40	; 0x28
 800d820:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d822:	2301      	movs	r3, #1
 800d824:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800d826:	463b      	mov	r3, r7
 800d828:	4618      	mov	r0, r3
 800d82a:	f004 fceb 	bl	8012204 <LoRaMacMibGetRequestConfirm>
 800d82e:	4603      	mov	r3, r0
 800d830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800d834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d106      	bne.n	800d84a <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d83c:	793b      	ldrb	r3, [r7, #4]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d101      	bne.n	800d846 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800d842:	2300      	movs	r3, #0
 800d844:	e002      	b.n	800d84c <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800d846:	2301      	movs	r3, #1
 800d848:	e000      	b.n	800d84c <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800d84a:	2300      	movs	r3, #0
    }
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3728      	adds	r7, #40	; 0x28
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}

0800d854 <LmHandlerSend>:
    }
}

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      TimerTime_t *nextTxIn, bool allowDelayedTx )
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b08c      	sub	sp, #48	; 0x30
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	607a      	str	r2, [r7, #4]
 800d85e:	461a      	mov	r2, r3
 800d860:	460b      	mov	r3, r1
 800d862:	72fb      	strb	r3, [r7, #11]
 800d864:	4613      	mov	r3, r2
 800d866:	72bb      	strb	r3, [r7, #10]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d868:	23ff      	movs	r3, #255	; 0xff
 800d86a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800d86e:	f001 fe97 	bl	800f5a0 <LoRaMacIsBusy>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d002      	beq.n	800d87e <LmHandlerSend+0x2a>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d878:	f06f 0301 	mvn.w	r3, #1
 800d87c:	e0b4      	b.n	800d9e8 <LmHandlerSend+0x194>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800d87e:	f7ff ffcd 	bl	800d81c <LmHandlerJoinStatus>
 800d882:	4603      	mov	r3, r0
 800d884:	2b01      	cmp	r3, #1
 800d886:	d007      	beq.n	800d898 <LmHandlerSend+0x44>
    {
        // The network isn't joined, try again.
        LmHandlerJoin(JoinParams.Mode);
 800d888:	4b59      	ldr	r3, [pc, #356]	; (800d9f0 <LmHandlerSend+0x19c>)
 800d88a:	789b      	ldrb	r3, [r3, #2]
 800d88c:	4618      	mov	r0, r3
 800d88e:	f7ff ff6b 	bl	800d768 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d892:	f06f 0302 	mvn.w	r3, #2
 800d896:	e0a7      	b.n	800d9e8 <LmHandlerSend+0x194>
    }

    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true ) && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800d898:	4b56      	ldr	r3, [pc, #344]	; (800d9f4 <LmHandlerSend+0x1a0>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	68db      	ldr	r3, [r3, #12]
 800d89e:	4798      	blx	r3
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00d      	beq.n	800d8c2 <LmHandlerSend+0x6e>
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	781a      	ldrb	r2, [r3, #0]
 800d8aa:	4b52      	ldr	r3, [pc, #328]	; (800d9f4 <LmHandlerSend+0x1a0>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d006      	beq.n	800d8c2 <LmHandlerSend+0x6e>
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	781b      	ldrb	r3, [r3, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d002      	beq.n	800d8c2 <LmHandlerSend+0x6e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800d8bc:	f06f 0303 	mvn.w	r3, #3
 800d8c0:	e092      	b.n	800d9e8 <LmHandlerSend+0x194>
    }

    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800d8c2:	4b4d      	ldr	r3, [pc, #308]	; (800d9f8 <LmHandlerSend+0x1a4>)
 800d8c4:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800d8c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	785b      	ldrb	r3, [r3, #1]
 800d8d0:	f107 0214 	add.w	r2, r7, #20
 800d8d4:	4611      	mov	r1, r2
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f004 fc0c 	bl	80120f4 <LoRaMacQueryTxPossible>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d009      	beq.n	800d8f6 <LmHandlerSend+0xa2>
    {
        // Send empty frame in order to flush MAC commands
        TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800d8e2:	4b46      	ldr	r3, [pc, #280]	; (800d9fc <LmHandlerSend+0x1a8>)
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	709a      	strb	r2, [r3, #2]
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	763b      	strb	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	623b      	str	r3, [r7, #32]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d8f4:	e017      	b.n	800d926 <LmHandlerSend+0xd2>
    }
    else
    {
        TxParams.MsgType = isTxConfirmed;
 800d8f6:	4a41      	ldr	r2, [pc, #260]	; (800d9fc <LmHandlerSend+0x1a8>)
 800d8f8:	7afb      	ldrb	r3, [r7, #11]
 800d8fa:	7093      	strb	r3, [r2, #2]
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	781b      	ldrb	r3, [r3, #0]
 800d900:	773b      	strb	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	785b      	ldrb	r3, [r3, #1]
 800d906:	b29b      	uxth	r3, r3
 800d908:	84bb      	strh	r3, [r7, #36]	; 0x24
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	685b      	ldr	r3, [r3, #4]
 800d90e:	623b      	str	r3, [r7, #32]
        if( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG )
 800d910:	7afb      	ldrb	r3, [r7, #11]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d102      	bne.n	800d91c <LmHandlerSend+0xc8>
        {
            mcpsReq.Type = MCPS_UNCONFIRMED;
 800d916:	2300      	movs	r3, #0
 800d918:	763b      	strb	r3, [r7, #24]
 800d91a:	e004      	b.n	800d926 <LmHandlerSend+0xd2>
        }
        else
        {
            mcpsReq.Type = MCPS_CONFIRMED;
 800d91c:	2301      	movs	r3, #1
 800d91e:	763b      	strb	r3, [r7, #24]
            mcpsReq.Req.Confirmed.NbTrials = 8;
 800d920:	2308      	movs	r3, #8
 800d922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    TxParams.AppData = *appData;
 800d926:	4b35      	ldr	r3, [pc, #212]	; (800d9fc <LmHandlerSend+0x1a8>)
 800d928:	68fa      	ldr	r2, [r7, #12]
 800d92a:	330c      	adds	r3, #12
 800d92c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d930:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800d934:	4b30      	ldr	r3, [pc, #192]	; (800d9f8 <LmHandlerSend+0x1a4>)
 800d936:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d93a:	4b30      	ldr	r3, [pc, #192]	; (800d9fc <LmHandlerSend+0x1a8>)
 800d93c:	711a      	strb	r2, [r3, #4]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800d93e:	7aba      	ldrb	r2, [r7, #10]
 800d940:	f107 0318 	add.w	r3, r7, #24
 800d944:	4611      	mov	r1, r2
 800d946:	4618      	mov	r0, r3
 800d948:	f005 fa38 	bl	8012dbc <LoRaMacMcpsRequest>
 800d94c:	4603      	mov	r3, r0
 800d94e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if (nextTxIn != NULL)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d002      	beq.n	800d95e <LmHandlerSend+0x10a>
    {
        *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800d958:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	601a      	str	r2, [r3, #0]
    }

    switch (status)
 800d95e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d962:	2b11      	cmp	r3, #17
 800d964:	d83a      	bhi.n	800d9dc <LmHandlerSend+0x188>
 800d966:	a201      	add	r2, pc, #4	; (adr r2, 800d96c <LmHandlerSend+0x118>)
 800d968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d96c:	0800d9b5 	.word	0x0800d9b5
 800d970:	0800d9bd 	.word	0x0800d9bd
 800d974:	0800d9dd 	.word	0x0800d9dd
 800d978:	0800d9dd 	.word	0x0800d9dd
 800d97c:	0800d9dd 	.word	0x0800d9dd
 800d980:	0800d9dd 	.word	0x0800d9dd
 800d984:	0800d9dd 	.word	0x0800d9dd
 800d988:	0800d9c5 	.word	0x0800d9c5
 800d98c:	0800d9dd 	.word	0x0800d9dd
 800d990:	0800d9dd 	.word	0x0800d9dd
 800d994:	0800d9dd 	.word	0x0800d9dd
 800d998:	0800d9d5 	.word	0x0800d9d5
 800d99c:	0800d9dd 	.word	0x0800d9dd
 800d9a0:	0800d9dd 	.word	0x0800d9dd
 800d9a4:	0800d9bd 	.word	0x0800d9bd
 800d9a8:	0800d9bd 	.word	0x0800d9bd
 800d9ac:	0800d9bd 	.word	0x0800d9bd
 800d9b0:	0800d9cd 	.word	0x0800d9cd
    {
        case LORAMAC_STATUS_OK:
            lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d9b4:	2300      	movs	r3, #0
 800d9b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9ba:	e013      	b.n	800d9e4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800d9bc:	23fe      	movs	r3, #254	; 0xfe
 800d9be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9c2:	e00f      	b.n	800d9e4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d9c4:	23fd      	movs	r3, #253	; 0xfd
 800d9c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9ca:	e00b      	b.n	800d9e4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800d9cc:	23fb      	movs	r3, #251	; 0xfb
 800d9ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9d2:	e007      	b.n	800d9e4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800d9d4:	23fa      	movs	r3, #250	; 0xfa
 800d9d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9da:	e003      	b.n	800d9e4 <LmHandlerSend+0x190>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d9dc:	23ff      	movs	r3, #255	; 0xff
 800d9de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d9e2:	bf00      	nop
    }

    return lmhStatus;
 800d9e4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3730      	adds	r7, #48	; 0x30
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	200000a8 	.word	0x200000a8
 800d9f4:	20002eb0 	.word	0x20002eb0
 800d9f8:	20002ec4 	.word	0x20002ec4
 800d9fc:	20002efc 	.word	0x20002efc

0800da00 <LmHandlerDeviceTimeReq>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b086      	sub	sp, #24
 800da04:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800da06:	230a      	movs	r3, #10
 800da08:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800da0a:	463b      	mov	r3, r7
 800da0c:	4618      	mov	r0, r3
 800da0e:	f005 f895 	bl	8012b3c <LoRaMacMlmeRequest>
 800da12:	4603      	mov	r3, r0
 800da14:	75fb      	strb	r3, [r7, #23]

    if( status == LORAMAC_STATUS_OK )
 800da16:	7dfb      	ldrb	r3, [r7, #23]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d101      	bne.n	800da20 <LmHandlerDeviceTimeReq+0x20>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800da1c:	2300      	movs	r3, #0
 800da1e:	e001      	b.n	800da24 <LmHandlerDeviceTimeReq+0x24>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800da20:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800da24:	4618      	mov	r0, r3
 800da26:	3718      	adds	r7, #24
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <LmHandlerRequestClass>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b08c      	sub	sp, #48	; 0x30
 800da30:	af00      	add	r7, sp, #0
 800da32:	4603      	mov	r3, r0
 800da34:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800da36:	2300      	movs	r3, #0
 800da38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800da3c:	f001 fdb0 	bl	800f5a0 <LoRaMacIsBusy>
 800da40:	4603      	mov	r3, r0
 800da42:	2b00      	cmp	r3, #0
 800da44:	d002      	beq.n	800da4c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800da46:	f06f 0301 	mvn.w	r3, #1
 800da4a:	e07b      	b.n	800db44 <LmHandlerRequestClass+0x118>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800da4c:	f7ff fee6 	bl	800d81c <LmHandlerJoinStatus>
 800da50:	4603      	mov	r3, r0
 800da52:	2b01      	cmp	r3, #1
 800da54:	d002      	beq.n	800da5c <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800da56:	f06f 0302 	mvn.w	r3, #2
 800da5a:	e073      	b.n	800db44 <LmHandlerRequestClass+0x118>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800da5c:	2300      	movs	r3, #0
 800da5e:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800da60:	f107 0308 	add.w	r3, r7, #8
 800da64:	4618      	mov	r0, r3
 800da66:	f004 fbcd 	bl	8012204 <LoRaMacMibGetRequestConfirm>
 800da6a:	4603      	mov	r3, r0
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d002      	beq.n	800da76 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800da70:	f04f 33ff 	mov.w	r3, #4294967295
 800da74:	e066      	b.n	800db44 <LmHandlerRequestClass+0x118>
    }
    currentClass = mibReq.Param.Class;
 800da76:	7b3b      	ldrb	r3, [r7, #12]
 800da78:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800da7c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800da80:	79fb      	ldrb	r3, [r7, #7]
 800da82:	429a      	cmp	r2, r3
 800da84:	d055      	beq.n	800db32 <LmHandlerRequestClass+0x106>
    {
        switch( newClass )
 800da86:	79fb      	ldrb	r3, [r7, #7]
 800da88:	2b02      	cmp	r3, #2
 800da8a:	d02c      	beq.n	800dae6 <LmHandlerRequestClass+0xba>
 800da8c:	2b02      	cmp	r3, #2
 800da8e:	dc52      	bgt.n	800db36 <LmHandlerRequestClass+0x10a>
 800da90:	2b00      	cmp	r3, #0
 800da92:	d002      	beq.n	800da9a <LmHandlerRequestClass+0x6e>
 800da94:	2b01      	cmp	r3, #1
 800da96:	d022      	beq.n	800dade <LmHandlerRequestClass+0xb2>
                    }
                }
            }
            break;
        default:
            break;
 800da98:	e04d      	b.n	800db36 <LmHandlerRequestClass+0x10a>
                if( currentClass != CLASS_A )
 800da9a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d04b      	beq.n	800db3a <LmHandlerRequestClass+0x10e>
                    mibReq.Param.Class = newClass;
 800daa2:	79fb      	ldrb	r3, [r7, #7]
 800daa4:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800daa6:	f107 0308 	add.w	r3, r7, #8
 800daaa:	4618      	mov	r0, r3
 800daac:	f004 fd08 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d10f      	bne.n	800dad6 <LmHandlerRequestClass+0xaa>
                        DisplayClassUpdate(newClass);
 800dab6:	79fb      	ldrb	r3, [r7, #7]
 800dab8:	4618      	mov	r0, r3
 800daba:	f000 fb1f 	bl	800e0fc <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800dabe:	4b23      	ldr	r3, [pc, #140]	; (800db4c <LmHandlerRequestClass+0x120>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d038      	beq.n	800db3a <LmHandlerRequestClass+0x10e>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800dac8:	4b20      	ldr	r3, [pc, #128]	; (800db4c <LmHandlerRequestClass+0x120>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dace:	79fa      	ldrb	r2, [r7, #7]
 800dad0:	4610      	mov	r0, r2
 800dad2:	4798      	blx	r3
            break;
 800dad4:	e031      	b.n	800db3a <LmHandlerRequestClass+0x10e>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800dad6:	23ff      	movs	r3, #255	; 0xff
 800dad8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800dadc:	e02d      	b.n	800db3a <LmHandlerRequestClass+0x10e>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800dade:	23ff      	movs	r3, #255	; 0xff
 800dae0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800dae4:	e02c      	b.n	800db40 <LmHandlerRequestClass+0x114>
                if( currentClass != CLASS_A )
 800dae6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800daea:	2b00      	cmp	r3, #0
 800daec:	d003      	beq.n	800daf6 <LmHandlerRequestClass+0xca>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800daee:	23ff      	movs	r3, #255	; 0xff
 800daf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800daf4:	e023      	b.n	800db3e <LmHandlerRequestClass+0x112>
                    mibReq.Param.Class = newClass;
 800daf6:	79fb      	ldrb	r3, [r7, #7]
 800daf8:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800dafa:	f107 0308 	add.w	r3, r7, #8
 800dafe:	4618      	mov	r0, r3
 800db00:	f004 fcde 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
 800db04:	4603      	mov	r3, r0
 800db06:	2b00      	cmp	r3, #0
 800db08:	d10f      	bne.n	800db2a <LmHandlerRequestClass+0xfe>
                        DisplayClassUpdate(newClass);
 800db0a:	79fb      	ldrb	r3, [r7, #7]
 800db0c:	4618      	mov	r0, r3
 800db0e:	f000 faf5 	bl	800e0fc <DisplayClassUpdate>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800db12:	4b0e      	ldr	r3, [pc, #56]	; (800db4c <LmHandlerRequestClass+0x120>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d010      	beq.n	800db3e <LmHandlerRequestClass+0x112>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800db1c:	4b0b      	ldr	r3, [pc, #44]	; (800db4c <LmHandlerRequestClass+0x120>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db22:	79fa      	ldrb	r2, [r7, #7]
 800db24:	4610      	mov	r0, r2
 800db26:	4798      	blx	r3
            break;
 800db28:	e009      	b.n	800db3e <LmHandlerRequestClass+0x112>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800db2a:	23ff      	movs	r3, #255	; 0xff
 800db2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800db30:	e005      	b.n	800db3e <LmHandlerRequestClass+0x112>
        }
    }
 800db32:	bf00      	nop
 800db34:	e004      	b.n	800db40 <LmHandlerRequestClass+0x114>
            break;
 800db36:	bf00      	nop
 800db38:	e002      	b.n	800db40 <LmHandlerRequestClass+0x114>
            break;
 800db3a:	bf00      	nop
 800db3c:	e000      	b.n	800db40 <LmHandlerRequestClass+0x114>
            break;
 800db3e:	bf00      	nop
    return errorStatus;
 800db40:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800db44:	4618      	mov	r0, r3
 800db46:	3730      	adds	r7, #48	; 0x30
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	20002ed4 	.word	0x20002ed4

0800db50 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b08c      	sub	sp, #48	; 0x30
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d102      	bne.n	800db64 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800db5e:	f04f 33ff 	mov.w	r3, #4294967295
 800db62:	e010      	b.n	800db86 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800db64:	2300      	movs	r3, #0
 800db66:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800db68:	f107 030c 	add.w	r3, r7, #12
 800db6c:	4618      	mov	r0, r3
 800db6e:	f004 fb49 	bl	8012204 <LoRaMacMibGetRequestConfirm>
 800db72:	4603      	mov	r3, r0
 800db74:	2b00      	cmp	r3, #0
 800db76:	d002      	beq.n	800db7e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800db78:	f04f 33ff 	mov.w	r3, #4294967295
 800db7c:	e003      	b.n	800db86 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800db7e:	7c3a      	ldrb	r2, [r7, #16]
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800db84:	2300      	movs	r3, #0
}
 800db86:	4618      	mov	r0, r3
 800db88:	3730      	adds	r7, #48	; 0x30
 800db8a:	46bd      	mov	sp, r7
 800db8c:	bd80      	pop	{r7, pc}
	...

0800db90 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b08c      	sub	sp, #48	; 0x30
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d102      	bne.n	800dba4 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800db9e:	f04f 33ff 	mov.w	r3, #4294967295
 800dba2:	e016      	b.n	800dbd2 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800dba4:	231f      	movs	r3, #31
 800dba6:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800dba8:	f107 030c 	add.w	r3, r7, #12
 800dbac:	4618      	mov	r0, r3
 800dbae:	f004 fb29 	bl	8012204 <LoRaMacMibGetRequestConfirm>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d002      	beq.n	800dbbe <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dbb8:	f04f 33ff 	mov.w	r3, #4294967295
 800dbbc:	e009      	b.n	800dbd2 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800dbbe:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f993 2000 	ldrsb.w	r2, [r3]
 800dbcc:	4b03      	ldr	r3, [pc, #12]	; (800dbdc <LmHandlerGetTxDatarate+0x4c>)
 800dbce:	70da      	strb	r2, [r3, #3]
    return LORAMAC_HANDLER_SUCCESS;
 800dbd0:	2300      	movs	r3, #0
}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	3730      	adds	r7, #48	; 0x30
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	20002ec4 	.word	0x20002ec4

0800dbe0 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

static LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b08c      	sub	sp, #48	; 0x30
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800dbe8:	2322      	movs	r3, #34	; 0x22
 800dbea:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dbf0:	f107 030c 	add.w	r3, r7, #12
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f004 fc63 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d002      	beq.n	800dc06 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800dc00:	f04f 33ff 	mov.w	r3, #4294967295
 800dc04:	e000      	b.n	800dc08 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800dc06:	2300      	movs	r3, #0
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3730      	adds	r7, #48	; 0x30
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800dc18:	4b15      	ldr	r3, [pc, #84]	; (800dc70 <McpsConfirm+0x60>)
 800dc1a:	2201      	movs	r2, #1
 800dc1c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	785a      	ldrb	r2, [r3, #1]
 800dc22:	4b13      	ldr	r3, [pc, #76]	; (800dc70 <McpsConfirm+0x60>)
 800dc24:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	789b      	ldrb	r3, [r3, #2]
 800dc2a:	b25a      	sxtb	r2, r3
 800dc2c:	4b10      	ldr	r3, [pc, #64]	; (800dc70 <McpsConfirm+0x60>)
 800dc2e:	711a      	strb	r2, [r3, #4]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	68db      	ldr	r3, [r3, #12]
 800dc34:	4a0e      	ldr	r2, [pc, #56]	; (800dc70 <McpsConfirm+0x60>)
 800dc36:	6093      	str	r3, [r2, #8]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800dc3e:	4b0c      	ldr	r3, [pc, #48]	; (800dc70 <McpsConfirm+0x60>)
 800dc40:	751a      	strb	r2, [r3, #20]
    TxParams.Channel = mcpsConfirm->Channel;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	691b      	ldr	r3, [r3, #16]
 800dc46:	b2da      	uxtb	r2, r3
 800dc48:	4b09      	ldr	r3, [pc, #36]	; (800dc70 <McpsConfirm+0x60>)
 800dc4a:	755a      	strb	r2, [r3, #21]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	791b      	ldrb	r3, [r3, #4]
 800dc50:	461a      	mov	r2, r3
 800dc52:	4b07      	ldr	r3, [pc, #28]	; (800dc70 <McpsConfirm+0x60>)
 800dc54:	70da      	strb	r2, [r3, #3]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800dc56:	4b07      	ldr	r3, [pc, #28]	; (800dc74 <McpsConfirm+0x64>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	6a1b      	ldr	r3, [r3, #32]
 800dc5c:	4804      	ldr	r0, [pc, #16]	; (800dc70 <McpsConfirm+0x60>)
 800dc5e:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800dc60:	6879      	ldr	r1, [r7, #4]
 800dc62:	2000      	movs	r0, #0
 800dc64:	f000 f99a 	bl	800df9c <LmHandlerPackagesNotify>
}
 800dc68:	bf00      	nop
 800dc6a:	3708      	adds	r7, #8
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}
 800dc70:	20002efc 	.word	0x20002efc
 800dc74:	20002ed4 	.word	0x20002ed4

0800dc78 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *RxStatus )
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b088      	sub	sp, #32
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
 800dc80:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800dc82:	2300      	movs	r3, #0
 800dc84:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800dc86:	4b32      	ldr	r3, [pc, #200]	; (800dd50 <McpsIndication+0xd8>)
 800dc88:	2201      	movs	r2, #1
 800dc8a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	785a      	ldrb	r2, [r3, #1]
 800dc90:	4b2f      	ldr	r3, [pc, #188]	; (800dd50 <McpsIndication+0xd8>)
 800dc92:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800dc94:	4b2e      	ldr	r3, [pc, #184]	; (800dd50 <McpsIndication+0xd8>)
 800dc96:	785b      	ldrb	r3, [r3, #1]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d154      	bne.n	800dd46 <McpsIndication+0xce>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	791b      	ldrb	r3, [r3, #4]
 800dca0:	b25a      	sxtb	r2, r3
 800dca2:	4b2b      	ldr	r3, [pc, #172]	; (800dd50 <McpsIndication+0xd8>)
 800dca4:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = RxStatus->Rssi;
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dcac:	b25a      	sxtb	r2, r3
 800dcae:	4b28      	ldr	r3, [pc, #160]	; (800dd50 <McpsIndication+0xd8>)
 800dcb0:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800dcb8:	4b25      	ldr	r3, [pc, #148]	; (800dd50 <McpsIndication+0xd8>)
 800dcba:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	78db      	ldrb	r3, [r3, #3]
 800dcc0:	b25a      	sxtb	r2, r3
 800dcc2:	4b23      	ldr	r3, [pc, #140]	; (800dd50 <McpsIndication+0xd8>)
 800dcc4:	731a      	strb	r2, [r3, #12]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	691b      	ldr	r3, [r3, #16]
 800dcca:	4a21      	ldr	r2, [pc, #132]	; (800dd50 <McpsIndication+0xd8>)
 800dccc:	6093      	str	r3, [r2, #8]

    appData.Port = mcpsIndication->Port;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	78db      	ldrb	r3, [r3, #3]
 800dcd2:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	7b1b      	ldrb	r3, [r3, #12]
 800dcd8:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	689b      	ldr	r3, [r3, #8]
 800dcde:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks->OnRxData(&appData, &RxParams);
 800dce0:	4b1c      	ldr	r3, [pc, #112]	; (800dd54 <McpsIndication+0xdc>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dce6:	f107 0218 	add.w	r2, r7, #24
 800dcea:	4919      	ldr	r1, [pc, #100]	; (800dd50 <McpsIndication+0xd8>)
 800dcec:	4610      	mov	r0, r2
 800dcee:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800dcf0:	4b18      	ldr	r3, [pc, #96]	; (800dd54 <McpsIndication+0xdc>)
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d007      	beq.n	800dd0a <McpsIndication+0x92>
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	7e1b      	ldrb	r3, [r3, #24]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d003      	beq.n	800dd0a <McpsIndication+0x92>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800dd02:	4b14      	ldr	r3, [pc, #80]	; (800dd54 <McpsIndication+0xdc>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd08:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800dd0a:	6879      	ldr	r1, [r7, #4]
 800dd0c:	2001      	movs	r0, #1
 800dd0e:	f000 f945 	bl	800df9c <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass(&deviceClass);
 800dd12:	f107 0317 	add.w	r3, r7, #23
 800dd16:	4618      	mov	r0, r3
 800dd18:	f7ff ff1a 	bl	800db50 <LmHandlerGetCurrentClass>
    if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	795b      	ldrb	r3, [r3, #5]
 800dd20:	2b01      	cmp	r3, #1
 800dd22:	d111      	bne.n	800dd48 <McpsIndication+0xd0>
 800dd24:	7dfb      	ldrb	r3, [r7, #23]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d10e      	bne.n	800dd48 <McpsIndication+0xd0>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.

        // Send an empty message
        LmHandlerAppData_t appData =
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	733b      	strb	r3, [r7, #12]
 800dd2e:	2300      	movs	r3, #0
 800dd30:	737b      	strb	r3, [r7, #13]
 800dd32:	2300      	movs	r3, #0
 800dd34:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800dd36:	f107 000c 	add.w	r0, r7, #12
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	2100      	movs	r1, #0
 800dd40:	f7ff fd88 	bl	800d854 <LmHandlerSend>
 800dd44:	e000      	b.n	800dd48 <McpsIndication+0xd0>
        return;
 800dd46:	bf00      	nop
    }
}
 800dd48:	3720      	adds	r7, #32
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}
 800dd4e:	bf00      	nop
 800dd50:	200000ac 	.word	0x200000ac
 800dd54:	20002ed4 	.word	0x20002ed4

0800dd58 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b08c      	sub	sp, #48	; 0x30
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800dd60:	4b28      	ldr	r3, [pc, #160]	; (800de04 <MlmeConfirm+0xac>)
 800dd62:	2200      	movs	r2, #0
 800dd64:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	785a      	ldrb	r2, [r3, #1]
 800dd6a:	4b26      	ldr	r3, [pc, #152]	; (800de04 <MlmeConfirm+0xac>)
 800dd6c:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800dd6e:	4b26      	ldr	r3, [pc, #152]	; (800de08 <MlmeConfirm+0xb0>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6a1b      	ldr	r3, [r3, #32]
 800dd74:	4823      	ldr	r0, [pc, #140]	; (800de04 <MlmeConfirm+0xac>)
 800dd76:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800dd78:	6879      	ldr	r1, [r7, #4]
 800dd7a:	2002      	movs	r0, #2
 800dd7c:	f000 f90e 	bl	800df9c <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	2b0a      	cmp	r3, #10
 800dd86:	d035      	beq.n	800ddf4 <MlmeConfirm+0x9c>
 800dd88:	2b0a      	cmp	r3, #10
 800dd8a:	dc35      	bgt.n	800ddf8 <MlmeConfirm+0xa0>
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	d002      	beq.n	800dd96 <MlmeConfirm+0x3e>
 800dd90:	2b04      	cmp	r3, #4
 800dd92:	d023      	beq.n	800dddc <MlmeConfirm+0x84>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800dd94:	e030      	b.n	800ddf8 <MlmeConfirm+0xa0>
            mibReq.Type = MIB_DEV_ADDR;
 800dd96:	2306      	movs	r3, #6
 800dd98:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800dd9a:	f107 030c 	add.w	r3, r7, #12
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f004 fa30 	bl	8012204 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800dda4:	693b      	ldr	r3, [r7, #16]
 800dda6:	4a19      	ldr	r2, [pc, #100]	; (800de0c <MlmeConfirm+0xb4>)
 800dda8:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800ddaa:	4819      	ldr	r0, [pc, #100]	; (800de10 <MlmeConfirm+0xb8>)
 800ddac:	f7ff fef0 	bl	800db90 <LmHandlerGetTxDatarate>
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	785b      	ldrb	r3, [r3, #1]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d108      	bne.n	800ddca <MlmeConfirm+0x72>
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800ddb8:	4b15      	ldr	r3, [pc, #84]	; (800de10 <MlmeConfirm+0xb8>)
 800ddba:	2200      	movs	r2, #0
 800ddbc:	705a      	strb	r2, [r3, #1]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800ddbe:	4b15      	ldr	r3, [pc, #84]	; (800de14 <MlmeConfirm+0xbc>)
 800ddc0:	785b      	ldrb	r3, [r3, #1]
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7ff fe32 	bl	800da2c <LmHandlerRequestClass>
 800ddc8:	e002      	b.n	800ddd0 <MlmeConfirm+0x78>
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800ddca:	4b11      	ldr	r3, [pc, #68]	; (800de10 <MlmeConfirm+0xb8>)
 800ddcc:	22ff      	movs	r2, #255	; 0xff
 800ddce:	705a      	strb	r2, [r3, #1]
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800ddd0:	4b0d      	ldr	r3, [pc, #52]	; (800de08 <MlmeConfirm+0xb0>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	69db      	ldr	r3, [r3, #28]
 800ddd6:	480e      	ldr	r0, [pc, #56]	; (800de10 <MlmeConfirm+0xb8>)
 800ddd8:	4798      	blx	r3
        break;
 800ddda:	e00e      	b.n	800ddfa <MlmeConfirm+0xa2>
            RxParams.LinkCheck = true;
 800dddc:	4b0e      	ldr	r3, [pc, #56]	; (800de18 <MlmeConfirm+0xc0>)
 800ddde:	2201      	movs	r2, #1
 800dde0:	735a      	strb	r2, [r3, #13]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	7a1a      	ldrb	r2, [r3, #8]
 800dde6:	4b0c      	ldr	r3, [pc, #48]	; (800de18 <MlmeConfirm+0xc0>)
 800dde8:	739a      	strb	r2, [r3, #14]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	7a5a      	ldrb	r2, [r3, #9]
 800ddee:	4b0a      	ldr	r3, [pc, #40]	; (800de18 <MlmeConfirm+0xc0>)
 800ddf0:	73da      	strb	r2, [r3, #15]
        break;
 800ddf2:	e002      	b.n	800ddfa <MlmeConfirm+0xa2>
        break;
 800ddf4:	bf00      	nop
 800ddf6:	e000      	b.n	800ddfa <MlmeConfirm+0xa2>
        break;
 800ddf8:	bf00      	nop
    }
}
 800ddfa:	bf00      	nop
 800ddfc:	3730      	adds	r7, #48	; 0x30
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
 800de02:	bf00      	nop
 800de04:	20002efc 	.word	0x20002efc
 800de08:	20002ed4 	.word	0x20002ed4
 800de0c:	20000084 	.word	0x20000084
 800de10:	200000a8 	.word	0x200000a8
 800de14:	20002ec4 	.word	0x20002ec4
 800de18:	200000ac 	.word	0x200000ac

0800de1c <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *RxStatus )
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b084      	sub	sp, #16
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
 800de24:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800de26:	4b22      	ldr	r3, [pc, #136]	; (800deb0 <MlmeIndication+0x94>)
 800de28:	2200      	movs	r2, #0
 800de2a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	785a      	ldrb	r2, [r3, #1]
 800de30:	4b1f      	ldr	r3, [pc, #124]	; (800deb0 <MlmeIndication+0x94>)
 800de32:	705a      	strb	r2, [r3, #1]
    RxParams.Rssi = RxStatus->Rssi;
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	f9b3 3000 	ldrsh.w	r3, [r3]
 800de3a:	b25a      	sxtb	r2, r3
 800de3c:	4b1c      	ldr	r3, [pc, #112]	; (800deb0 <MlmeIndication+0x94>)
 800de3e:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = RxStatus->Snr;
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800de46:	4b1a      	ldr	r3, [pc, #104]	; (800deb0 <MlmeIndication+0x94>)
 800de48:	711a      	strb	r2, [r3, #4]
    RxParams.RxSlot = RxStatus->RxSlot;
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	78db      	ldrb	r3, [r3, #3]
 800de4e:	b25a      	sxtb	r2, r3
 800de50:	4b17      	ldr	r3, [pc, #92]	; (800deb0 <MlmeIndication+0x94>)
 800de52:	731a      	strb	r2, [r3, #12]
    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_BEACON_LOCKED )
 800de54:	4b16      	ldr	r3, [pc, #88]	; (800deb0 <MlmeIndication+0x94>)
 800de56:	785b      	ldrb	r3, [r3, #1]
 800de58:	2b0e      	cmp	r3, #14
 800de5a:	d005      	beq.n	800de68 <MlmeIndication+0x4c>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800de5c:	4b15      	ldr	r3, [pc, #84]	; (800deb4 <MlmeIndication+0x98>)
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de62:	4913      	ldr	r1, [pc, #76]	; (800deb0 <MlmeIndication+0x94>)
 800de64:	2000      	movs	r0, #0
 800de66:	4798      	blx	r3
    }

    switch( mlmeIndication->MlmeIndication )
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	2b07      	cmp	r3, #7
 800de6e:	d117      	bne.n	800dea0 <MlmeIndication+0x84>
    {
    case MLME_SCHEDULE_UPLINK:
        {// The MAC signals that we shall provide an uplink as soon as possible
            // Send an empty message
            LmHandlerAppData_t appData =
 800de70:	2300      	movs	r3, #0
 800de72:	723b      	strb	r3, [r7, #8]
 800de74:	2300      	movs	r3, #0
 800de76:	727b      	strb	r3, [r7, #9]
 800de78:	2300      	movs	r3, #0
 800de7a:	60fb      	str	r3, [r7, #12]
                .Buffer = NULL,
                .BufferSize = 0,
                .Port = 0
            };

            if( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == false )
 800de7c:	4b0e      	ldr	r3, [pc, #56]	; (800deb8 <MlmeIndication+0x9c>)
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	68db      	ldr	r3, [r3, #12]
 800de82:	4798      	blx	r3
 800de84:	4603      	mov	r3, r0
 800de86:	f083 0301 	eor.w	r3, r3, #1
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d009      	beq.n	800dea4 <MlmeIndication+0x88>
            {
                LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true );
 800de90:	f107 0008 	add.w	r0, r7, #8
 800de94:	2301      	movs	r3, #1
 800de96:	2200      	movs	r2, #0
 800de98:	2100      	movs	r1, #0
 800de9a:	f7ff fcdb 	bl	800d854 <LmHandlerSend>
            }
        }
        break;
 800de9e:	e001      	b.n	800dea4 <MlmeIndication+0x88>
            }
        }
        break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
        break;
 800dea0:	bf00      	nop
 800dea2:	e000      	b.n	800dea6 <MlmeIndication+0x8a>
        break;
 800dea4:	bf00      	nop
    }
}
 800dea6:	bf00      	nop
 800dea8:	3710      	adds	r7, #16
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	200000ac 	.word	0x200000ac
 800deb4:	20002ed4 	.word	0x20002ed4
 800deb8:	20002eb0 	.word	0x20002eb0

0800debc <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	4603      	mov	r3, r0
 800dec4:	6039      	str	r1, [r7, #0]
 800dec6:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800dec8:	2300      	movs	r3, #0
 800deca:	60fb      	str	r3, [r7, #12]
    switch( id )
 800decc:	79fb      	ldrb	r3, [r7, #7]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d103      	bne.n	800deda <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800ded2:	f000 f943 	bl	800e15c <LmhpCompliancePackageFactory>
 800ded6:	60f8      	str	r0, [r7, #12]
            break;
 800ded8:	e000      	b.n	800dedc <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800deda:	bf00      	nop
        }
    }
    if( package != NULL )
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d02b      	beq.n	800df3a <LmHandlerPackageRegister+0x7e>
    {
        LmHandlerPackages[id] = package;
 800dee2:	79fb      	ldrb	r3, [r7, #7]
 800dee4:	4918      	ldr	r1, [pc, #96]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800dee6:	68fa      	ldr	r2, [r7, #12]
 800dee8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800deec:	79fb      	ldrb	r3, [r7, #7]
 800deee:	4a16      	ldr	r2, [pc, #88]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800def0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800def4:	4a15      	ldr	r2, [pc, #84]	; (800df4c <LmHandlerPackageRegister+0x90>)
 800def6:	625a      	str	r2, [r3, #36]	; 0x24
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800def8:	79fb      	ldrb	r3, [r7, #7]
 800defa:	4a13      	ldr	r2, [pc, #76]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800defc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df00:	4a13      	ldr	r2, [pc, #76]	; (800df50 <LmHandlerPackageRegister+0x94>)
 800df02:	629a      	str	r2, [r3, #40]	; 0x28
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800df04:	79fb      	ldrb	r3, [r7, #7]
 800df06:	4a10      	ldr	r2, [pc, #64]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800df08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df0c:	4a11      	ldr	r2, [pc, #68]	; (800df54 <LmHandlerPackageRegister+0x98>)
 800df0e:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800df10:	4b11      	ldr	r3, [pc, #68]	; (800df58 <LmHandlerPackageRegister+0x9c>)
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	79fb      	ldrb	r3, [r7, #7]
 800df16:	490c      	ldr	r1, [pc, #48]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800df18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800df1c:	6912      	ldr	r2, [r2, #16]
 800df1e:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800df20:	79fb      	ldrb	r3, [r7, #7]
 800df22:	4a09      	ldr	r2, [pc, #36]	; (800df48 <LmHandlerPackageRegister+0x8c>)
 800df24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	4a0c      	ldr	r2, [pc, #48]	; (800df5c <LmHandlerPackageRegister+0xa0>)
 800df2c:	6851      	ldr	r1, [r2, #4]
 800df2e:	4a0b      	ldr	r2, [pc, #44]	; (800df5c <LmHandlerPackageRegister+0xa0>)
 800df30:	7852      	ldrb	r2, [r2, #1]
 800df32:	6838      	ldr	r0, [r7, #0]
 800df34:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800df36:	2300      	movs	r3, #0
 800df38:	e001      	b.n	800df3e <LmHandlerPackageRegister+0x82>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800df3a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3710      	adds	r7, #16
 800df42:	46bd      	mov	sp, r7
 800df44:	bd80      	pop	{r7, pc}
 800df46:	bf00      	nop
 800df48:	20002eb0 	.word	0x20002eb0
 800df4c:	0800d769 	.word	0x0800d769
 800df50:	0800d855 	.word	0x0800d855
 800df54:	0800da01 	.word	0x0800da01
 800df58:	20002ed4 	.word	0x20002ed4
 800df5c:	200000bc 	.word	0x200000bc

0800df60 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b082      	sub	sp, #8
 800df64:	af00      	add	r7, sp, #0
 800df66:	4603      	mov	r3, r0
 800df68:	71fb      	strb	r3, [r7, #7]
    if (( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ))
 800df6a:	79fb      	ldrb	r3, [r7, #7]
 800df6c:	2b04      	cmp	r3, #4
 800df6e:	d80e      	bhi.n	800df8e <LmHandlerPackageIsInitialized+0x2e>
 800df70:	79fb      	ldrb	r3, [r7, #7]
 800df72:	4a09      	ldr	r2, [pc, #36]	; (800df98 <LmHandlerPackageIsInitialized+0x38>)
 800df74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df78:	689b      	ldr	r3, [r3, #8]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d007      	beq.n	800df8e <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800df7e:	79fb      	ldrb	r3, [r7, #7]
 800df80:	4a05      	ldr	r2, [pc, #20]	; (800df98 <LmHandlerPackageIsInitialized+0x38>)
 800df82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df86:	689b      	ldr	r3, [r3, #8]
 800df88:	4798      	blx	r3
 800df8a:	4603      	mov	r3, r0
 800df8c:	e000      	b.n	800df90 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800df8e:	2300      	movs	r3, #0
    }
}
 800df90:	4618      	mov	r0, r3
 800df92:	3708      	adds	r7, #8
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	20002eb0 	.word	0x20002eb0

0800df9c <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	6039      	str	r1, [r7, #0]
 800dfa6:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	73fb      	strb	r3, [r7, #15]
 800dfac:	e067      	b.n	800e07e <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800dfae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dfb2:	4a37      	ldr	r2, [pc, #220]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800dfb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d051      	beq.n	800e060 <LmHandlerPackagesNotify+0xc4>
        {
            switch( notifyType )
 800dfbc:	79fb      	ldrb	r3, [r7, #7]
 800dfbe:	2b02      	cmp	r3, #2
 800dfc0:	d03d      	beq.n	800e03e <LmHandlerPackagesNotify+0xa2>
 800dfc2:	2b02      	cmp	r3, #2
 800dfc4:	dc4e      	bgt.n	800e064 <LmHandlerPackagesNotify+0xc8>
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d002      	beq.n	800dfd0 <LmHandlerPackagesNotify+0x34>
 800dfca:	2b01      	cmp	r3, #1
 800dfcc:	d011      	beq.n	800dff2 <LmHandlerPackagesNotify+0x56>
                    }
                    break;
                }
                default:
                {
                    break;
 800dfce:	e049      	b.n	800e064 <LmHandlerPackagesNotify+0xc8>
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800dfd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dfd4:	4a2e      	ldr	r2, [pc, #184]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800dfd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfda:	699b      	ldr	r3, [r3, #24]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d043      	beq.n	800e068 <LmHandlerPackagesNotify+0xcc>
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800dfe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dfe4:	4a2a      	ldr	r2, [pc, #168]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800dfe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfea:	699b      	ldr	r3, [r3, #24]
 800dfec:	6838      	ldr	r0, [r7, #0]
 800dfee:	4798      	blx	r3
                    break;
 800dff0:	e03a      	b.n	800e068 <LmHandlerPackagesNotify+0xcc>
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800dff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dff6:	4a26      	ldr	r2, [pc, #152]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800dff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dffc:	69db      	ldr	r3, [r3, #28]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d034      	beq.n	800e06c <LmHandlerPackagesNotify+0xd0>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800e002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e006:	4a22      	ldr	r2, [pc, #136]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800e008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e00c:	781a      	ldrb	r2, [r3, #0]
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	78db      	ldrb	r3, [r3, #3]
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800e012:	429a      	cmp	r2, r3
 800e014:	d00a      	beq.n	800e02c <LmHandlerPackagesNotify+0x90>
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
 800e016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d126      	bne.n	800e06c <LmHandlerPackagesNotify+0xd0>
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
 800e01e:	4b1c      	ldr	r3, [pc, #112]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	68db      	ldr	r3, [r3, #12]
 800e024:	4798      	blx	r3
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d01f      	beq.n	800e06c <LmHandlerPackagesNotify+0xd0>
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800e02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e030:	4a17      	ldr	r2, [pc, #92]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800e032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e036:	69db      	ldr	r3, [r3, #28]
 800e038:	6838      	ldr	r0, [r7, #0]
 800e03a:	4798      	blx	r3
                    break;
 800e03c:	e016      	b.n	800e06c <LmHandlerPackagesNotify+0xd0>
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e03e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e042:	4a13      	ldr	r2, [pc, #76]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800e044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e048:	6a1b      	ldr	r3, [r3, #32]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d010      	beq.n	800e070 <LmHandlerPackagesNotify+0xd4>
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800e04e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e052:	4a0f      	ldr	r2, [pc, #60]	; (800e090 <LmHandlerPackagesNotify+0xf4>)
 800e054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e058:	6a1b      	ldr	r3, [r3, #32]
 800e05a:	6838      	ldr	r0, [r7, #0]
 800e05c:	4798      	blx	r3
                    break;
 800e05e:	e007      	b.n	800e070 <LmHandlerPackagesNotify+0xd4>
                }
            }
        }
 800e060:	bf00      	nop
 800e062:	e006      	b.n	800e072 <LmHandlerPackagesNotify+0xd6>
                    break;
 800e064:	bf00      	nop
 800e066:	e004      	b.n	800e072 <LmHandlerPackagesNotify+0xd6>
                    break;
 800e068:	bf00      	nop
 800e06a:	e002      	b.n	800e072 <LmHandlerPackagesNotify+0xd6>
                    break;
 800e06c:	bf00      	nop
 800e06e:	e000      	b.n	800e072 <LmHandlerPackagesNotify+0xd6>
                    break;
 800e070:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e076:	b2db      	uxtb	r3, r3
 800e078:	3301      	adds	r3, #1
 800e07a:	b2db      	uxtb	r3, r3
 800e07c:	73fb      	strb	r3, [r7, #15]
 800e07e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e082:	2b04      	cmp	r3, #4
 800e084:	dd93      	ble.n	800dfae <LmHandlerPackagesNotify+0x12>
    }
}
 800e086:	bf00      	nop
 800e088:	bf00      	nop
 800e08a:	3710      	adds	r7, #16
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}
 800e090:	20002eb0 	.word	0x20002eb0

0800e094 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e09a:	2300      	movs	r3, #0
 800e09c:	71fb      	strb	r3, [r7, #7]
 800e09e:	e022      	b.n	800e0e6 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e0a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e0a4:	4a14      	ldr	r2, [pc, #80]	; (800e0f8 <LmHandlerPackagesProcess+0x64>)
 800e0a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d015      	beq.n	800e0da <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e0ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e0b2:	4a11      	ldr	r2, [pc, #68]	; (800e0f8 <LmHandlerPackagesProcess+0x64>)
 800e0b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0b8:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d00d      	beq.n	800e0da <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e0be:	79fb      	ldrb	r3, [r7, #7]
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7ff ff4d 	bl	800df60 <LmHandlerPackageIsInitialized>
 800e0c6:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d006      	beq.n	800e0da <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e0cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e0d0:	4a09      	ldr	r2, [pc, #36]	; (800e0f8 <LmHandlerPackagesProcess+0x64>)
 800e0d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0d6:	691b      	ldr	r3, [r3, #16]
 800e0d8:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e0da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e0de:	b2db      	uxtb	r3, r3
 800e0e0:	3301      	adds	r3, #1
 800e0e2:	b2db      	uxtb	r3, r3
 800e0e4:	71fb      	strb	r3, [r7, #7]
 800e0e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e0ea:	2b04      	cmp	r3, #4
 800e0ec:	ddd8      	ble.n	800e0a0 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e0ee:	bf00      	nop
 800e0f0:	bf00      	nop
 800e0f2:	3708      	adds	r7, #8
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bd80      	pop	{r7, pc}
 800e0f8:	20002eb0 	.word	0x20002eb0

0800e0fc <DisplayClassUpdate>:
        return LORAMAC_HANDLER_ERROR;
    }
}

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b084      	sub	sp, #16
 800e100:	af02      	add	r7, sp, #8
 800e102:	4603      	mov	r3, r0
 800e104:	71fb      	strb	r3, [r7, #7]
    MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	4a06      	ldr	r2, [pc, #24]	; (800e124 <DisplayClassUpdate+0x28>)
 800e10a:	5cd3      	ldrb	r3, [r2, r3]
 800e10c:	9300      	str	r3, [sp, #0]
 800e10e:	4b06      	ldr	r3, [pc, #24]	; (800e128 <DisplayClassUpdate+0x2c>)
 800e110:	2200      	movs	r2, #0
 800e112:	2100      	movs	r1, #0
 800e114:	2002      	movs	r0, #2
 800e116:	f00e f807 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800e11a:	bf00      	nop
 800e11c:	3708      	adds	r7, #8
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}
 800e122:	bf00      	nop
 800e124:	0801de78 	.word	0x0801de78
 800e128:	0801de5c 	.word	0x0801de5c

0800e12c <NvmDataMgmtEvent>:

static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e12c:	b480      	push	{r7}
 800e12e:	b083      	sub	sp, #12
 800e130:	af00      	add	r7, sp, #0
 800e132:	4603      	mov	r3, r0
 800e134:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags = notifyFlags;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e136:	bf00      	nop
 800e138:	370c      	adds	r7, #12
 800e13a:	46bd      	mov	sp, r7
 800e13c:	bc80      	pop	{r7}
 800e13e:	4770      	bx	lr

0800e140 <NvmDataMgmtStore>:

uint16_t NvmDataMgmtStore( void )
{
 800e140:	b480      	push	{r7}
 800e142:	af00      	add	r7, sp, #0

    // Resume LoRaMac
    LoRaMacStart( );
    return dataSize;
#else
    return 0;
 800e144:	2300      	movs	r3, #0
#endif
}
 800e146:	4618      	mov	r0, r3
 800e148:	46bd      	mov	sp, r7
 800e14a:	bc80      	pop	{r7}
 800e14c:	4770      	bx	lr

0800e14e <NvmDataMgmtRestore>:

uint16_t NvmDataMgmtRestore( void )
{
 800e14e:	b480      	push	{r7}
 800e150:	af00      	add	r7, sp, #0
                  sizeof( LoRaMacNvmData_t ) )
    {
        return sizeof( LoRaMacNvmData_t );
    }
#endif
    return 0;
 800e152:	2300      	movs	r3, #0
}
 800e154:	4618      	mov	r0, r3
 800e156:	46bd      	mov	sp, r7
 800e158:	bc80      	pop	{r7}
 800e15a:	4770      	bx	lr

0800e15c <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   // To be initialized by LmHandler
    .OnPackageProcessEvent = NULL,                             // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e15c:	b480      	push	{r7}
 800e15e:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 800e160:	4b02      	ldr	r3, [pc, #8]	; (800e16c <LmhpCompliancePackageFactory+0x10>)
}
 800e162:	4618      	mov	r0, r3
 800e164:	46bd      	mov	sp, r7
 800e166:	bc80      	pop	{r7}
 800e168:	4770      	bx	lr
 800e16a:	bf00      	nop
 800e16c:	200000c4 	.word	0x200000c4

0800e170 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e170:	b480      	push	{r7}
 800e172:	b085      	sub	sp, #20
 800e174:	af00      	add	r7, sp, #0
 800e176:	60f8      	str	r0, [r7, #12]
 800e178:	60b9      	str	r1, [r7, #8]
 800e17a:	4613      	mov	r3, r2
 800e17c:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d00f      	beq.n	800e1a4 <LmhpComplianceInit+0x34>
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d00c      	beq.n	800e1a4 <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t* )params;
 800e18a:	4a0c      	ldr	r2, [pc, #48]	; (800e1bc <LmhpComplianceInit+0x4c>)
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800e190:	4a0b      	ldr	r2, [pc, #44]	; (800e1c0 <LmhpComplianceInit+0x50>)
 800e192:	68bb      	ldr	r3, [r7, #8]
 800e194:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e196:	4a0a      	ldr	r2, [pc, #40]	; (800e1c0 <LmhpComplianceInit+0x50>)
 800e198:	79fb      	ldrb	r3, [r7, #7]
 800e19a:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 800e19c:	4b08      	ldr	r3, [pc, #32]	; (800e1c0 <LmhpComplianceInit+0x50>)
 800e19e:	2201      	movs	r2, #1
 800e1a0:	701a      	strb	r2, [r3, #0]
 800e1a2:	e006      	b.n	800e1b2 <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 800e1a4:	4b05      	ldr	r3, [pc, #20]	; (800e1bc <LmhpComplianceInit+0x4c>)
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e1aa:	4b05      	ldr	r3, [pc, #20]	; (800e1c0 <LmhpComplianceInit+0x50>)
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	701a      	strb	r2, [r3, #0]
    }
}
 800e1b0:	bf00      	nop
 800e1b2:	bf00      	nop
 800e1b4:	3714      	adds	r7, #20
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bc80      	pop	{r7}
 800e1ba:	4770      	bx	lr
 800e1bc:	20003034 	.word	0x20003034
 800e1c0:	20003020 	.word	0x20003020

0800e1c4 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e1c8:	4b02      	ldr	r3, [pc, #8]	; (800e1d4 <LmhpComplianceIsInitialized+0x10>)
 800e1ca:	781b      	ldrb	r3, [r3, #0]
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bc80      	pop	{r7}
 800e1d2:	4770      	bx	lr
 800e1d4:	20003020 	.word	0x20003020

0800e1d8 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 800e1d8:	b480      	push	{r7}
 800e1da:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e1dc:	4b07      	ldr	r3, [pc, #28]	; (800e1fc <LmhpComplianceIsRunning+0x24>)
 800e1de:	781b      	ldrb	r3, [r3, #0]
 800e1e0:	f083 0301 	eor.w	r3, r3, #1
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d001      	beq.n	800e1ee <LmhpComplianceIsRunning+0x16>
    {
        return false;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	e001      	b.n	800e1f2 <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 800e1ee:	4b03      	ldr	r3, [pc, #12]	; (800e1fc <LmhpComplianceIsRunning+0x24>)
 800e1f0:	785b      	ldrb	r3, [r3, #1]
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	bc80      	pop	{r7}
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	20003020 	.word	0x20003020

0800e200 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
    if (ComplianceTestState.Initialized == false)
 800e208:	4b0f      	ldr	r3, [pc, #60]	; (800e248 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	f083 0301 	eor.w	r3, r3, #1
 800e210:	b2db      	uxtb	r3, r3
 800e212:	2b00      	cmp	r3, #0
 800e214:	d112      	bne.n	800e23c <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800e216:	4b0c      	ldr	r3, [pc, #48]	; (800e248 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e218:	785b      	ldrb	r3, [r3, #1]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d00f      	beq.n	800e23e <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	781b      	ldrb	r3, [r3, #0]
    if ((ComplianceTestState.IsRunning == true) &&
 800e222:	2b01      	cmp	r3, #1
 800e224:	d10b      	bne.n	800e23e <LmhpComplianceOnMcpsConfirm+0x3e>
        (mcpsConfirm->AckReceived != 0))
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	791b      	ldrb	r3, [r3, #4]
        (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d007      	beq.n	800e23e <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800e22e:	4b06      	ldr	r3, [pc, #24]	; (800e248 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e230:	899b      	ldrh	r3, [r3, #12]
 800e232:	3301      	adds	r3, #1
 800e234:	b29a      	uxth	r2, r3
 800e236:	4b04      	ldr	r3, [pc, #16]	; (800e248 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e238:	819a      	strh	r2, [r3, #12]
 800e23a:	e000      	b.n	800e23e <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 800e23c:	bf00      	nop
    }
}
 800e23e:	370c      	adds	r7, #12
 800e240:	46bd      	mov	sp, r7
 800e242:	bc80      	pop	{r7}
 800e244:	4770      	bx	lr
 800e246:	bf00      	nop
 800e248:	20003020 	.word	0x20003020

0800e24c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e24c:	b480      	push	{r7}
 800e24e:	b083      	sub	sp, #12
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e254:	4b12      	ldr	r3, [pc, #72]	; (800e2a0 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e256:	781b      	ldrb	r3, [r3, #0]
 800e258:	f083 0301 	eor.w	r3, r3, #1
 800e25c:	b2db      	uxtb	r3, r3
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d116      	bne.n	800e290 <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800e262:	4b0f      	ldr	r3, [pc, #60]	; (800e2a0 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e264:	785b      	ldrb	r3, [r3, #1]
 800e266:	f083 0301 	eor.w	r3, r3, #1
 800e26a:	b2db      	uxtb	r3, r3
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d111      	bne.n	800e294 <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	2b04      	cmp	r3, #4
 800e276:	d10e      	bne.n	800e296 <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 800e278:	4b09      	ldr	r3, [pc, #36]	; (800e2a0 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e27a:	2201      	movs	r2, #1
 800e27c:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	7a1a      	ldrb	r2, [r3, #8]
 800e282:	4b07      	ldr	r3, [pc, #28]	; (800e2a0 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e284:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	7a5a      	ldrb	r2, [r3, #9]
 800e28a:	4b05      	ldr	r3, [pc, #20]	; (800e2a0 <LmhpComplianceOnMlmeConfirm+0x54>)
 800e28c:	741a      	strb	r2, [r3, #16]
 800e28e:	e002      	b.n	800e296 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e290:	bf00      	nop
 800e292:	e000      	b.n	800e296 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e294:	bf00      	nop
    }
}
 800e296:	370c      	adds	r7, #12
 800e298:	46bd      	mov	sp, r7
 800e29a:	bc80      	pop	{r7}
 800e29c:	4770      	bx	lr
 800e29e:	bf00      	nop
 800e2a0:	20003020 	.word	0x20003020

0800e2a4 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 800e2a4:	b590      	push	{r4, r7, lr}
 800e2a6:	b083      	sub	sp, #12
 800e2a8:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e2aa:	4b33      	ldr	r3, [pc, #204]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2ac:	781b      	ldrb	r3, [r3, #0]
 800e2ae:	f083 0301 	eor.w	r3, r3, #1
 800e2b2:	b2db      	uxtb	r3, r3
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d002      	beq.n	800e2be <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 800e2b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e2bc:	e058      	b.n	800e370 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.IsRunning == false )
 800e2be:	4b2e      	ldr	r3, [pc, #184]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2c0:	785b      	ldrb	r3, [r3, #1]
 800e2c2:	f083 0301 	eor.w	r3, r3, #1
 800e2c6:	b2db      	uxtb	r3, r3
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d001      	beq.n	800e2d0 <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	e04f      	b.n	800e370 <LmhpComplianceTxProcess+0xcc>
    }

    if( ComplianceTestState.LinkCheck == true )
 800e2d0:	4b29      	ldr	r3, [pc, #164]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2d2:	7b9b      	ldrb	r3, [r3, #14]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d019      	beq.n	800e30c <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 800e2d8:	4b27      	ldr	r3, [pc, #156]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2da:	2200      	movs	r2, #0
 800e2dc:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800e2de:	4b26      	ldr	r3, [pc, #152]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2e0:	2203      	movs	r2, #3
 800e2e2:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800e2e4:	4b24      	ldr	r3, [pc, #144]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2e6:	689b      	ldr	r3, [r3, #8]
 800e2e8:	2205      	movs	r2, #5
 800e2ea:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800e2ec:	4b22      	ldr	r3, [pc, #136]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	4a21      	ldr	r2, [pc, #132]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2f4:	7bd2      	ldrb	r2, [r2, #15]
 800e2f6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800e2f8:	4b1f      	ldr	r3, [pc, #124]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e2fa:	689b      	ldr	r3, [r3, #8]
 800e2fc:	3302      	adds	r3, #2
 800e2fe:	4a1e      	ldr	r2, [pc, #120]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e300:	7c12      	ldrb	r2, [r2, #16]
 800e302:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 800e304:	4b1c      	ldr	r3, [pc, #112]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e306:	2201      	movs	r2, #1
 800e308:	709a      	strb	r2, [r3, #2]
 800e30a:	e01c      	b.n	800e346 <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 800e30c:	4b1a      	ldr	r3, [pc, #104]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e30e:	789b      	ldrb	r3, [r3, #2]
 800e310:	2b01      	cmp	r3, #1
 800e312:	d005      	beq.n	800e320 <LmhpComplianceTxProcess+0x7c>
 800e314:	2b04      	cmp	r3, #4
 800e316:	d116      	bne.n	800e346 <LmhpComplianceTxProcess+0xa2>
        {
        case 4:
            ComplianceTestState.State = 1;
 800e318:	4b17      	ldr	r3, [pc, #92]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e31a:	2201      	movs	r2, #1
 800e31c:	709a      	strb	r2, [r3, #2]
            break;
 800e31e:	e012      	b.n	800e346 <LmhpComplianceTxProcess+0xa2>
        case 1:
            ComplianceTestState.DataBufferSize = 2;
 800e320:	4b15      	ldr	r3, [pc, #84]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e322:	2202      	movs	r2, #2
 800e324:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800e326:	4b14      	ldr	r3, [pc, #80]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e328:	899b      	ldrh	r3, [r3, #12]
 800e32a:	0a1b      	lsrs	r3, r3, #8
 800e32c:	b29a      	uxth	r2, r3
 800e32e:	4b12      	ldr	r3, [pc, #72]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e330:	689b      	ldr	r3, [r3, #8]
 800e332:	b2d2      	uxtb	r2, r2
 800e334:	701a      	strb	r2, [r3, #0]
            ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800e336:	4b10      	ldr	r3, [pc, #64]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e338:	899a      	ldrh	r2, [r3, #12]
 800e33a:	4b0f      	ldr	r3, [pc, #60]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e33c:	689b      	ldr	r3, [r3, #8]
 800e33e:	3301      	adds	r3, #1
 800e340:	b2d2      	uxtb	r2, r2
 800e342:	701a      	strb	r2, [r3, #0]
            break;
 800e344:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 800e346:	23e0      	movs	r3, #224	; 0xe0
 800e348:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 800e34a:	4b0b      	ldr	r3, [pc, #44]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e34c:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 800e34e:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800e350:	4b09      	ldr	r3, [pc, #36]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e352:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800e354:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    // Schedule next transmission
    TimerStart( &ComplianceTxNextPacketTimer );
 800e356:	4809      	ldr	r0, [pc, #36]	; (800e37c <LmhpComplianceTxProcess+0xd8>)
 800e358:	f00e fd22 	bl	801cda0 <UTIL_TIMER_Start>

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, NULL, true );
 800e35c:	4b08      	ldr	r3, [pc, #32]	; (800e380 <LmhpComplianceTxProcess+0xdc>)
 800e35e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800e360:	4b05      	ldr	r3, [pc, #20]	; (800e378 <LmhpComplianceTxProcess+0xd4>)
 800e362:	78db      	ldrb	r3, [r3, #3]
 800e364:	4619      	mov	r1, r3
 800e366:	4638      	mov	r0, r7
 800e368:	2301      	movs	r3, #1
 800e36a:	2200      	movs	r2, #0
 800e36c:	47a0      	blx	r4
 800e36e:	4603      	mov	r3, r0
}
 800e370:	4618      	mov	r0, r3
 800e372:	370c      	adds	r7, #12
 800e374:	46bd      	mov	sp, r7
 800e376:	bd90      	pop	{r4, r7, pc}
 800e378:	20003020 	.word	0x20003020
 800e37c:	20003008 	.word	0x20003008
 800e380:	200000c4 	.word	0x200000c4

0800e384 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b0a2      	sub	sp, #136	; 0x88
 800e388:	af02      	add	r7, sp, #8
 800e38a:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e38c:	4ba2      	ldr	r3, [pc, #648]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	f083 0301 	eor.w	r3, r3, #1
 800e394:	b2db      	uxtb	r3, r3
 800e396:	2b00      	cmp	r3, #0
 800e398:	f040 81c0 	bne.w	800e71c <LmhpComplianceOnMcpsIndication+0x398>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	7b5b      	ldrb	r3, [r3, #13]
 800e3a0:	f083 0301 	eor.w	r3, r3, #1
 800e3a4:	b2db      	uxtb	r3, r3
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	f040 81ba 	bne.w	800e720 <LmhpComplianceOnMcpsIndication+0x39c>
    {
        return;
    }

    if ((ComplianceTestState.IsRunning == true) &&
 800e3ac:	4b9a      	ldr	r3, [pc, #616]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e3ae:	785b      	ldrb	r3, [r3, #1]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d00c      	beq.n	800e3ce <LmhpComplianceOnMcpsIndication+0x4a>
        (mcpsIndication->AckReceived == 0))
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	7b9b      	ldrb	r3, [r3, #14]
 800e3b8:	f083 0301 	eor.w	r3, r3, #1
 800e3bc:	b2db      	uxtb	r3, r3
    if ((ComplianceTestState.IsRunning == true) &&
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d005      	beq.n	800e3ce <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800e3c2:	4b95      	ldr	r3, [pc, #596]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e3c4:	899b      	ldrh	r3, [r3, #12]
 800e3c6:	3301      	adds	r3, #1
 800e3c8:	b29a      	uxth	r2, r3
 800e3ca:	4b93      	ldr	r3, [pc, #588]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e3cc:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	78db      	ldrb	r3, [r3, #3]
 800e3d2:	2be0      	cmp	r3, #224	; 0xe0
 800e3d4:	f040 81a6 	bne.w	800e724 <LmhpComplianceOnMcpsIndication+0x3a0>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800e3d8:	4b8f      	ldr	r3, [pc, #572]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e3da:	785b      	ldrb	r3, [r3, #1]
 800e3dc:	f083 0301 	eor.w	r3, r3, #1
 800e3e0:	b2db      	uxtb	r3, r3
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d060      	beq.n	800e4a8 <LmhpComplianceOnMcpsIndication+0x124>
    {
        // Check compliance test enable command (i)
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	7b1b      	ldrb	r3, [r3, #12]
 800e3ea:	2b04      	cmp	r3, #4
 800e3ec:	f040 819f 	bne.w	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	689b      	ldr	r3, [r3, #8]
 800e3f4:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	f040 8199 	bne.w	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	689b      	ldr	r3, [r3, #8]
 800e400:	3301      	adds	r3, #1
 800e402:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800e404:	2b01      	cmp	r3, #1
 800e406:	f040 8192 	bne.w	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	3302      	adds	r3, #2
 800e410:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800e412:	2b01      	cmp	r3, #1
 800e414:	f040 818b 	bne.w	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	689b      	ldr	r3, [r3, #8]
 800e41c:	3303      	adds	r3, #3
 800e41e:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800e420:	2b01      	cmp	r3, #1
 800e422:	f040 8184 	bne.w	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        {
            MibRequestConfirm_t mibReq;

            // Initialize compliance test mode context
            ComplianceTestState.IsTxConfirmed = false;
 800e426:	4b7c      	ldr	r3, [pc, #496]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e428:	2200      	movs	r2, #0
 800e42a:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 800e42c:	4b7a      	ldr	r3, [pc, #488]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e42e:	22e0      	movs	r2, #224	; 0xe0
 800e430:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800e432:	4b79      	ldr	r3, [pc, #484]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e434:	2202      	movs	r2, #2
 800e436:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800e438:	4b77      	ldr	r3, [pc, #476]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e43a:	2200      	movs	r2, #0
 800e43c:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800e43e:	4b76      	ldr	r3, [pc, #472]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e440:	2200      	movs	r2, #0
 800e442:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800e444:	4b74      	ldr	r3, [pc, #464]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e446:	2200      	movs	r2, #0
 800e448:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800e44a:	4b73      	ldr	r3, [pc, #460]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e44c:	2200      	movs	r2, #0
 800e44e:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800e450:	4b71      	ldr	r3, [pc, #452]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e452:	2201      	movs	r2, #1
 800e454:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800e456:	4b70      	ldr	r3, [pc, #448]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e458:	2201      	movs	r2, #1
 800e45a:	709a      	strb	r2, [r3, #2]

            // Enable ADR while in compliance test mode
            mibReq.Type = MIB_ADR;
 800e45c:	2304      	movs	r3, #4
 800e45e:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AdrEnable = true;
 800e460:	2301      	movs	r3, #1
 800e462:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e464:	f107 0308 	add.w	r3, r7, #8
 800e468:	4618      	mov	r0, r3
 800e46a:	f004 f829 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

            // Disable duty cycle enforcement while in compliance test mode
            LoRaMacTestSetDutyCycleOn( false );
 800e46e:	2000      	movs	r0, #0
 800e470:	f004 fd9a 	bl	8012fa8 <LoRaMacTestSetDutyCycleOn>

            // Stop peripherals
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800e474:	4b69      	ldr	r3, [pc, #420]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	685b      	ldr	r3, [r3, #4]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d003      	beq.n	800e486 <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 800e47e:	4b67      	ldr	r3, [pc, #412]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	685b      	ldr	r3, [r3, #4]
 800e484:	4798      	blx	r3
            }
            // Initialize compliance protocol transmission timer
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800e486:	2300      	movs	r3, #0
 800e488:	9300      	str	r3, [sp, #0]
 800e48a:	4b65      	ldr	r3, [pc, #404]	; (800e620 <LmhpComplianceOnMcpsIndication+0x29c>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	f04f 31ff 	mov.w	r1, #4294967295
 800e492:	4864      	ldr	r0, [pc, #400]	; (800e624 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e494:	f00e fc4e 	bl	801cd34 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800e498:	f241 3188 	movw	r1, #5000	; 0x1388
 800e49c:	4861      	ldr	r0, [pc, #388]	; (800e624 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e49e:	f00e fd5d 	bl	801cf5c <UTIL_TIMER_SetPeriod>

            // Confirm compliance test protocol activation
            LmhpComplianceTxProcess( );
 800e4a2:	f7ff feff 	bl	800e2a4 <LmhpComplianceTxProcess>
 800e4a6:	e142      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
    }
    else
    {

        // Parse compliance test protocol
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	689b      	ldr	r3, [r3, #8]
 800e4ac:	781a      	ldrb	r2, [r3, #0]
 800e4ae:	4b5a      	ldr	r3, [pc, #360]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e4b0:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 800e4b2:	4b59      	ldr	r3, [pc, #356]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e4b4:	789b      	ldrb	r3, [r3, #2]
 800e4b6:	2b0a      	cmp	r3, #10
 800e4b8:	f200 8136 	bhi.w	800e728 <LmhpComplianceOnMcpsIndication+0x3a4>
 800e4bc:	a201      	add	r2, pc, #4	; (adr r2, 800e4c4 <LmhpComplianceOnMcpsIndication+0x140>)
 800e4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4c2:	bf00      	nop
 800e4c4:	0800e4f1 	.word	0x0800e4f1
 800e4c8:	0800e53b 	.word	0x0800e53b
 800e4cc:	0800e543 	.word	0x0800e543
 800e4d0:	0800e551 	.word	0x0800e551
 800e4d4:	0800e55f 	.word	0x0800e55f
 800e4d8:	0800e5b7 	.word	0x0800e5b7
 800e4dc:	0800e5c9 	.word	0x0800e5c9
 800e4e0:	0800e62d 	.word	0x0800e62d
 800e4e4:	0800e6d5 	.word	0x0800e6d5
 800e4e8:	0800e6e7 	.word	0x0800e6e7
 800e4ec:	0800e701 	.word	0x0800e701
        {
        case 0: // Check compliance test disable command (ii)
            {
                MibRequestConfirm_t mibReq;

                TimerStop( &ComplianceTxNextPacketTimer );
 800e4f0:	484c      	ldr	r0, [pc, #304]	; (800e624 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e4f2:	f00e fcc3 	bl	801ce7c <UTIL_TIMER_Stop>

                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800e4f6:	4b48      	ldr	r3, [pc, #288]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800e4fc:	4b46      	ldr	r3, [pc, #280]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e4fe:	2200      	movs	r2, #0
 800e500:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800e502:	2304      	movs	r3, #4
 800e504:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800e506:	4b45      	ldr	r3, [pc, #276]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e50e:	f107 0308 	add.w	r3, r7, #8
 800e512:	4618      	mov	r0, r3
 800e514:	f003 ffd4 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800e518:	4b40      	ldr	r3, [pc, #256]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	785b      	ldrb	r3, [r3, #1]
 800e51e:	4618      	mov	r0, r3
 800e520:	f004 fd42 	bl	8012fa8 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800e524:	4b3d      	ldr	r3, [pc, #244]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	689b      	ldr	r3, [r3, #8]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	f000 80fe 	beq.w	800e72c <LmhpComplianceOnMcpsIndication+0x3a8>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800e530:	4b3a      	ldr	r3, [pc, #232]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	689b      	ldr	r3, [r3, #8]
 800e536:	4798      	blx	r3
                }
            }
            break;
 800e538:	e0f8      	b.n	800e72c <LmhpComplianceOnMcpsIndication+0x3a8>
        case 1: // (iii, iv)
            ComplianceTestState.DataBufferSize = 2;
 800e53a:	4b37      	ldr	r3, [pc, #220]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e53c:	2202      	movs	r2, #2
 800e53e:	719a      	strb	r2, [r3, #6]
            break;
 800e540:	e0f5      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 2: // Enable confirmed messages (v)
            ComplianceTestState.IsTxConfirmed = true;
 800e542:	4b35      	ldr	r3, [pc, #212]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e544:	2201      	movs	r2, #1
 800e546:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800e548:	4b33      	ldr	r3, [pc, #204]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e54a:	2201      	movs	r2, #1
 800e54c:	709a      	strb	r2, [r3, #2]
            break;
 800e54e:	e0ee      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 3:  // Disable confirmed messages (vi)
            ComplianceTestState.IsTxConfirmed = false;
 800e550:	4b31      	ldr	r3, [pc, #196]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e552:	2200      	movs	r2, #0
 800e554:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.State = 1;
 800e556:	4b30      	ldr	r3, [pc, #192]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e558:	2201      	movs	r2, #1
 800e55a:	709a      	strb	r2, [r3, #2]
            break;
 800e55c:	e0e7      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 4: // (vii)
            ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	7b1a      	ldrb	r2, [r3, #12]
 800e562:	4b2d      	ldr	r3, [pc, #180]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e564:	719a      	strb	r2, [r3, #6]

            ComplianceTestState.DataBuffer[0] = 4;
 800e566:	4b2c      	ldr	r3, [pc, #176]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e568:	689b      	ldr	r3, [r3, #8]
 800e56a:	2204      	movs	r2, #4
 800e56c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800e56e:	2301      	movs	r3, #1
 800e570:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800e574:	e012      	b.n	800e59c <LmhpComplianceOnMcpsIndication+0x218>
            {
                ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	689a      	ldr	r2, [r3, #8]
 800e57a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e57e:	4413      	add	r3, r2
 800e580:	781a      	ldrb	r2, [r3, #0]
 800e582:	4b25      	ldr	r3, [pc, #148]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e584:	6899      	ldr	r1, [r3, #8]
 800e586:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e58a:	440b      	add	r3, r1
 800e58c:	3201      	adds	r2, #1
 800e58e:	b2d2      	uxtb	r2, r2
 800e590:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800e592:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e596:	3301      	adds	r3, #1
 800e598:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800e59c:	4b1e      	ldr	r3, [pc, #120]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e59e:	795a      	ldrb	r2, [r3, #5]
 800e5a0:	4b1d      	ldr	r3, [pc, #116]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e5a2:	799b      	ldrb	r3, [r3, #6]
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	bf28      	it	cs
 800e5a8:	4613      	movcs	r3, r2
 800e5aa:	b2db      	uxtb	r3, r3
 800e5ac:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d3e0      	bcc.n	800e576 <LmhpComplianceOnMcpsIndication+0x1f2>
            }
            break;
 800e5b4:	e0bb      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 5: // (viii)
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_LINK_CHECK;
 800e5b6:	2304      	movs	r3, #4
 800e5b8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

                LoRaMacMlmeRequest( &mlmeReq );
 800e5bc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f004 fabb 	bl	8012b3c <LoRaMacMlmeRequest>
            }
            break;
 800e5c6:	e0b2      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 6: // (ix)
            {
                MibRequestConfirm_t mibReq;

                TimerStop(&ComplianceTxNextPacketTimer);
 800e5c8:	4816      	ldr	r0, [pc, #88]	; (800e624 <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e5ca:	f00e fc57 	bl	801ce7c <UTIL_TIMER_Stop>

                // Disable TestMode and revert back to normal operation
                // Disable compliance test mode and reset the downlink counter.
                ComplianceTestState.DownLinkCounter = 0;
 800e5ce:	4b12      	ldr	r3, [pc, #72]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	819a      	strh	r2, [r3, #12]
                ComplianceTestState.IsRunning = false;
 800e5d4:	4b10      	ldr	r3, [pc, #64]	; (800e618 <LmhpComplianceOnMcpsIndication+0x294>)
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	705a      	strb	r2, [r3, #1]

                // Restore previous ADR seeting
                mibReq.Type = MIB_ADR;
 800e5da:	2304      	movs	r3, #4
 800e5dc:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800e5de:	4b0f      	ldr	r3, [pc, #60]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e5e6:	f107 0308 	add.w	r3, r7, #8
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f003 ff68 	bl	80124c0 <LoRaMacMibSetRequestConfirm>

                // Enable duty cycle enforcement
                LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800e5f0:	4b0a      	ldr	r3, [pc, #40]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	785b      	ldrb	r3, [r3, #1]
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f004 fcd6 	bl	8012fa8 <LoRaMacTestSetDutyCycleOn>

                // Restart peripherals
                if( LmhpComplianceParams->StartPeripherals != NULL )
 800e5fc:	4b07      	ldr	r3, [pc, #28]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	689b      	ldr	r3, [r3, #8]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d003      	beq.n	800e60e <LmhpComplianceOnMcpsIndication+0x28a>
                {
                    LmhpComplianceParams->StartPeripherals( );
 800e606:	4b05      	ldr	r3, [pc, #20]	; (800e61c <LmhpComplianceOnMcpsIndication+0x298>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	689b      	ldr	r3, [r3, #8]
 800e60c:	4798      	blx	r3
                }

                LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA );
 800e60e:	4b06      	ldr	r3, [pc, #24]	; (800e628 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800e610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e612:	2002      	movs	r0, #2
 800e614:	4798      	blx	r3
            }
            break;
 800e616:	e08a      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
 800e618:	20003020 	.word	0x20003020
 800e61c:	20003034 	.word	0x20003034
 800e620:	0800e745 	.word	0x0800e745
 800e624:	20003008 	.word	0x20003008
 800e628:	200000c4 	.word	0x200000c4
        case 7: // (x)
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 3 )
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	7b1b      	ldrb	r3, [r3, #12]
 800e630:	2b03      	cmp	r3, #3
 800e632:	d113      	bne.n	800e65c <LmhpComplianceOnMcpsIndication+0x2d8>
                {
                    mlmeReq.Type = MLME_TXCW;
 800e634:	2305      	movs	r3, #5
 800e636:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	3301      	adds	r3, #1
 800e640:	781b      	ldrb	r3, [r3, #0]
 800e642:	021b      	lsls	r3, r3, #8
 800e644:	b21a      	sxth	r2, r3
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	689b      	ldr	r3, [r3, #8]
 800e64a:	3302      	adds	r3, #2
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	b21b      	sxth	r3, r3
 800e650:	4313      	orrs	r3, r2
 800e652:	b21b      	sxth	r3, r3
 800e654:	b29b      	uxth	r3, r3
 800e656:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800e65a:	e032      	b.n	800e6c2 <LmhpComplianceOnMcpsIndication+0x33e>
                }
                else if( mcpsIndication->BufferSize == 7 )
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	7b1b      	ldrb	r3, [r3, #12]
 800e660:	2b07      	cmp	r3, #7
 800e662:	d12e      	bne.n	800e6c2 <LmhpComplianceOnMcpsIndication+0x33e>
                {
                    mlmeReq.Type = MLME_TXCW_1;
 800e664:	2306      	movs	r3, #6
 800e666:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	689b      	ldr	r3, [r3, #8]
 800e66e:	3301      	adds	r3, #1
 800e670:	781b      	ldrb	r3, [r3, #0]
 800e672:	021b      	lsls	r3, r3, #8
 800e674:	b21a      	sxth	r2, r3
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	3302      	adds	r3, #2
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	b21b      	sxth	r3, r3
 800e680:	4313      	orrs	r3, r2
 800e682:	b21b      	sxth	r3, r3
 800e684:	b29b      	uxth	r3, r3
 800e686:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
                    mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	3303      	adds	r3, #3
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	041a      	lsls	r2, r3, #16
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	689b      	ldr	r3, [r3, #8]
 800e698:	3304      	adds	r3, #4
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	021b      	lsls	r3, r3, #8
 800e69e:	4313      	orrs	r3, r2
 800e6a0:	687a      	ldr	r2, [r7, #4]
 800e6a2:	6892      	ldr	r2, [r2, #8]
 800e6a4:	3205      	adds	r2, #5
 800e6a6:	7812      	ldrb	r2, [r2, #0]
 800e6a8:	4313      	orrs	r3, r2
 800e6aa:	461a      	mov	r2, r3
 800e6ac:	2364      	movs	r3, #100	; 0x64
 800e6ae:	fb02 f303 	mul.w	r3, r2, r3
 800e6b2:	65fb      	str	r3, [r7, #92]	; 0x5c
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	3306      	adds	r3, #6
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	b25b      	sxtb	r3, r3
 800e6be:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                }
                LoRaMacMlmeRequest( &mlmeReq );
 800e6c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	f004 fa38 	bl	8012b3c <LoRaMacMlmeRequest>
                ComplianceTestState.State = 1;
 800e6cc:	4b19      	ldr	r3, [pc, #100]	; (800e734 <LmhpComplianceOnMcpsIndication+0x3b0>)
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	709a      	strb	r2, [r3, #2]
            }
            break;
 800e6d2:	e02c      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 8: // Send DeviceTimeReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_DEVICE_TIME;
 800e6d4:	230a      	movs	r3, #10
 800e6d6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                LoRaMacMlmeRequest( &mlmeReq );
 800e6da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e6de:	4618      	mov	r0, r3
 800e6e0:	f004 fa2c 	bl	8012b3c <LoRaMacMlmeRequest>
            }
            break;
 800e6e4:	e023      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 9: // Switch end device Class
            {
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_DEVICE_CLASS;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	723b      	strb	r3, [r7, #8]
                // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
                mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	689b      	ldr	r3, [r3, #8]
 800e6ee:	3301      	adds	r3, #1
 800e6f0:	781b      	ldrb	r3, [r3, #0]
 800e6f2:	733b      	strb	r3, [r7, #12]
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e6f4:	f107 0308 	add.w	r3, r7, #8
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	f003 fee1 	bl	80124c0 <LoRaMacMibSetRequestConfirm>
            }
            break;
 800e6fe:	e016      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        case 10: // Send PingSlotInfoReq
            {
                MlmeReq_t mlmeReq;

                mlmeReq.Type = MLME_PING_SLOT_INFO;
 800e700:	230d      	movs	r3, #13
 800e702:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	689b      	ldr	r3, [r3, #8]
 800e70a:	785b      	ldrb	r3, [r3, #1]
 800e70c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

                LoRaMacMlmeRequest( &mlmeReq );
 800e710:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e714:	4618      	mov	r0, r3
 800e716:	f004 fa11 	bl	8012b3c <LoRaMacMlmeRequest>
            }
            break;
 800e71a:	e008      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800e71c:	bf00      	nop
 800e71e:	e006      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800e720:	bf00      	nop
 800e722:	e004      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        return;
 800e724:	bf00      	nop
 800e726:	e002      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
        default:
            break;
 800e728:	bf00      	nop
 800e72a:	e000      	b.n	800e72e <LmhpComplianceOnMcpsIndication+0x3aa>
            break;
 800e72c:	bf00      	nop
        }
    }
}
 800e72e:	3780      	adds	r7, #128	; 0x80
 800e730:	46bd      	mov	sp, r7
 800e732:	bd80      	pop	{r7, pc}
 800e734:	20003020 	.word	0x20003020

0800e738 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800e738:	b480      	push	{r7}
 800e73a:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 800e73c:	bf00      	nop
 800e73e:	46bd      	mov	sp, r7
 800e740:	bc80      	pop	{r7}
 800e742:	4770      	bx	lr

0800e744 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void* context )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 800e74c:	f7ff fdaa 	bl	800e2a4 <LmhpComplianceTxProcess>
}
 800e750:	bf00      	nop
 800e752:	3708      	adds	r7, #8
 800e754:	46bd      	mov	sp, r7
 800e756:	bd80      	pop	{r7, pc}

0800e758 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800e758:	b590      	push	{r4, r7, lr}
 800e75a:	b083      	sub	sp, #12
 800e75c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e75e:	f00e fca7 	bl	801d0b0 <UTIL_TIMER_GetCurrentTime>
 800e762:	4603      	mov	r3, r0
 800e764:	4a16      	ldr	r2, [pc, #88]	; (800e7c0 <OnRadioTxDone+0x68>)
 800e766:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e768:	4c16      	ldr	r4, [pc, #88]	; (800e7c4 <OnRadioTxDone+0x6c>)
 800e76a:	463b      	mov	r3, r7
 800e76c:	4618      	mov	r0, r3
 800e76e:	f00e fa13 	bl	801cb98 <SysTimeGet>
 800e772:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800e776:	463a      	mov	r2, r7
 800e778:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e77c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e780:	4a11      	ldr	r2, [pc, #68]	; (800e7c8 <OnRadioTxDone+0x70>)
 800e782:	7813      	ldrb	r3, [r2, #0]
 800e784:	f043 0310 	orr.w	r3, r3, #16
 800e788:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e78a:	4b0e      	ldr	r3, [pc, #56]	; (800e7c4 <OnRadioTxDone+0x6c>)
 800e78c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e790:	2b00      	cmp	r3, #0
 800e792:	d00a      	beq.n	800e7aa <OnRadioTxDone+0x52>
 800e794:	4b0b      	ldr	r3, [pc, #44]	; (800e7c4 <OnRadioTxDone+0x6c>)
 800e796:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e79a:	691b      	ldr	r3, [r3, #16]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d004      	beq.n	800e7aa <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e7a0:	4b08      	ldr	r3, [pc, #32]	; (800e7c4 <OnRadioTxDone+0x6c>)
 800e7a2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e7a6:	691b      	ldr	r3, [r3, #16]
 800e7a8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e7aa:	4b08      	ldr	r3, [pc, #32]	; (800e7cc <OnRadioTxDone+0x74>)
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	2100      	movs	r1, #0
 800e7b0:	2002      	movs	r0, #2
 800e7b2:	f00d fcb9 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800e7b6:	bf00      	nop
 800e7b8:	370c      	adds	r7, #12
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd90      	pop	{r4, r7, pc}
 800e7be:	bf00      	nop
 800e7c0:	20003b54 	.word	0x20003b54
 800e7c4:	20003038 	.word	0x20003038
 800e7c8:	20003b50 	.word	0x20003b50
 800e7cc:	0801de7c 	.word	0x0801de7c

0800e7d0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b084      	sub	sp, #16
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	60f8      	str	r0, [r7, #12]
 800e7d8:	4608      	mov	r0, r1
 800e7da:	4611      	mov	r1, r2
 800e7dc:	461a      	mov	r2, r3
 800e7de:	4603      	mov	r3, r0
 800e7e0:	817b      	strh	r3, [r7, #10]
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	813b      	strh	r3, [r7, #8]
 800e7e6:	4613      	mov	r3, r2
 800e7e8:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e7ea:	f00e fc61 	bl	801d0b0 <UTIL_TIMER_GetCurrentTime>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	4a16      	ldr	r2, [pc, #88]	; (800e84c <OnRadioRxDone+0x7c>)
 800e7f2:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e7f4:	4a15      	ldr	r2, [pc, #84]	; (800e84c <OnRadioRxDone+0x7c>)
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e7fa:	4a14      	ldr	r2, [pc, #80]	; (800e84c <OnRadioRxDone+0x7c>)
 800e7fc:	897b      	ldrh	r3, [r7, #10]
 800e7fe:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e800:	4a12      	ldr	r2, [pc, #72]	; (800e84c <OnRadioRxDone+0x7c>)
 800e802:	893b      	ldrh	r3, [r7, #8]
 800e804:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e806:	4a11      	ldr	r2, [pc, #68]	; (800e84c <OnRadioRxDone+0x7c>)
 800e808:	79fb      	ldrb	r3, [r7, #7]
 800e80a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e80c:	4a10      	ldr	r2, [pc, #64]	; (800e850 <OnRadioRxDone+0x80>)
 800e80e:	7813      	ldrb	r3, [r2, #0]
 800e810:	f043 0308 	orr.w	r3, r3, #8
 800e814:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e816:	4b0f      	ldr	r3, [pc, #60]	; (800e854 <OnRadioRxDone+0x84>)
 800e818:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d00a      	beq.n	800e836 <OnRadioRxDone+0x66>
 800e820:	4b0c      	ldr	r3, [pc, #48]	; (800e854 <OnRadioRxDone+0x84>)
 800e822:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e826:	691b      	ldr	r3, [r3, #16]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d004      	beq.n	800e836 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e82c:	4b09      	ldr	r3, [pc, #36]	; (800e854 <OnRadioRxDone+0x84>)
 800e82e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e832:	691b      	ldr	r3, [r3, #16]
 800e834:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e836:	4b08      	ldr	r3, [pc, #32]	; (800e858 <OnRadioRxDone+0x88>)
 800e838:	2201      	movs	r2, #1
 800e83a:	2100      	movs	r1, #0
 800e83c:	2002      	movs	r0, #2
 800e83e:	f00d fc73 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800e842:	bf00      	nop
 800e844:	3710      	adds	r7, #16
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}
 800e84a:	bf00      	nop
 800e84c:	20003b58 	.word	0x20003b58
 800e850:	20003b50 	.word	0x20003b50
 800e854:	20003038 	.word	0x20003038
 800e858:	0801de8c 	.word	0x0801de8c

0800e85c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800e860:	4a0e      	ldr	r2, [pc, #56]	; (800e89c <OnRadioTxTimeout+0x40>)
 800e862:	7813      	ldrb	r3, [r2, #0]
 800e864:	f043 0304 	orr.w	r3, r3, #4
 800e868:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e86a:	4b0d      	ldr	r3, [pc, #52]	; (800e8a0 <OnRadioTxTimeout+0x44>)
 800e86c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e870:	2b00      	cmp	r3, #0
 800e872:	d00a      	beq.n	800e88a <OnRadioTxTimeout+0x2e>
 800e874:	4b0a      	ldr	r3, [pc, #40]	; (800e8a0 <OnRadioTxTimeout+0x44>)
 800e876:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e87a:	691b      	ldr	r3, [r3, #16]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d004      	beq.n	800e88a <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e880:	4b07      	ldr	r3, [pc, #28]	; (800e8a0 <OnRadioTxTimeout+0x44>)
 800e882:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e886:	691b      	ldr	r3, [r3, #16]
 800e888:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800e88a:	4b06      	ldr	r3, [pc, #24]	; (800e8a4 <OnRadioTxTimeout+0x48>)
 800e88c:	2201      	movs	r2, #1
 800e88e:	2100      	movs	r1, #0
 800e890:	2002      	movs	r0, #2
 800e892:	f00d fc49 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800e896:	bf00      	nop
 800e898:	bd80      	pop	{r7, pc}
 800e89a:	bf00      	nop
 800e89c:	20003b50 	.word	0x20003b50
 800e8a0:	20003038 	.word	0x20003038
 800e8a4:	0801de9c 	.word	0x0801de9c

0800e8a8 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800e8ac:	4a0b      	ldr	r2, [pc, #44]	; (800e8dc <OnRadioRxError+0x34>)
 800e8ae:	7813      	ldrb	r3, [r2, #0]
 800e8b0:	f043 0302 	orr.w	r3, r3, #2
 800e8b4:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e8b6:	4b0a      	ldr	r3, [pc, #40]	; (800e8e0 <OnRadioRxError+0x38>)
 800e8b8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d00a      	beq.n	800e8d6 <OnRadioRxError+0x2e>
 800e8c0:	4b07      	ldr	r3, [pc, #28]	; (800e8e0 <OnRadioRxError+0x38>)
 800e8c2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e8c6:	691b      	ldr	r3, [r3, #16]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d004      	beq.n	800e8d6 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e8cc:	4b04      	ldr	r3, [pc, #16]	; (800e8e0 <OnRadioRxError+0x38>)
 800e8ce:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e8d2:	691b      	ldr	r3, [r3, #16]
 800e8d4:	4798      	blx	r3
    }
}
 800e8d6:	bf00      	nop
 800e8d8:	bd80      	pop	{r7, pc}
 800e8da:	bf00      	nop
 800e8dc:	20003b50 	.word	0x20003b50
 800e8e0:	20003038 	.word	0x20003038

0800e8e4 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e8e8:	4a0e      	ldr	r2, [pc, #56]	; (800e924 <OnRadioRxTimeout+0x40>)
 800e8ea:	7813      	ldrb	r3, [r2, #0]
 800e8ec:	f043 0301 	orr.w	r3, r3, #1
 800e8f0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e8f2:	4b0d      	ldr	r3, [pc, #52]	; (800e928 <OnRadioRxTimeout+0x44>)
 800e8f4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d00a      	beq.n	800e912 <OnRadioRxTimeout+0x2e>
 800e8fc:	4b0a      	ldr	r3, [pc, #40]	; (800e928 <OnRadioRxTimeout+0x44>)
 800e8fe:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e902:	691b      	ldr	r3, [r3, #16]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d004      	beq.n	800e912 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e908:	4b07      	ldr	r3, [pc, #28]	; (800e928 <OnRadioRxTimeout+0x44>)
 800e90a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e90e:	691b      	ldr	r3, [r3, #16]
 800e910:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e912:	4b06      	ldr	r3, [pc, #24]	; (800e92c <OnRadioRxTimeout+0x48>)
 800e914:	2201      	movs	r2, #1
 800e916:	2100      	movs	r1, #0
 800e918:	2002      	movs	r0, #2
 800e91a:	f00d fc05 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 800e91e:	bf00      	nop
 800e920:	bd80      	pop	{r7, pc}
 800e922:	bf00      	nop
 800e924:	20003b50 	.word	0x20003b50
 800e928:	20003038 	.word	0x20003038
 800e92c:	0801deac 	.word	0x0801deac

0800e930 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e930:	b480      	push	{r7}
 800e932:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e934:	4b08      	ldr	r3, [pc, #32]	; (800e958 <UpdateRxSlotIdleState+0x28>)
 800e936:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e93a:	2b02      	cmp	r3, #2
 800e93c:	d004      	beq.n	800e948 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e93e:	4b07      	ldr	r3, [pc, #28]	; (800e95c <UpdateRxSlotIdleState+0x2c>)
 800e940:	2206      	movs	r2, #6
 800e942:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e946:	e003      	b.n	800e950 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e948:	4b04      	ldr	r3, [pc, #16]	; (800e95c <UpdateRxSlotIdleState+0x2c>)
 800e94a:	2202      	movs	r2, #2
 800e94c:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800e950:	bf00      	nop
 800e952:	46bd      	mov	sp, r7
 800e954:	bc80      	pop	{r7}
 800e956:	4770      	bx	lr
 800e958:	20003540 	.word	0x20003540
 800e95c:	20003038 	.word	0x20003038

0800e960 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b08e      	sub	sp, #56	; 0x38
 800e964:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e966:	4b44      	ldr	r3, [pc, #272]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800e968:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e96c:	2b02      	cmp	r3, #2
 800e96e:	d002      	beq.n	800e976 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e970:	4b42      	ldr	r3, [pc, #264]	; (800ea7c <ProcessRadioTxDone+0x11c>)
 800e972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e974:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800e976:	4b42      	ldr	r3, [pc, #264]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800e978:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800e97c:	4619      	mov	r1, r3
 800e97e:	4841      	ldr	r0, [pc, #260]	; (800ea84 <ProcessRadioTxDone+0x124>)
 800e980:	f00e faec 	bl	801cf5c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e984:	483f      	ldr	r0, [pc, #252]	; (800ea84 <ProcessRadioTxDone+0x124>)
 800e986:	f00e fa0b 	bl	801cda0 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800e98a:	4b3d      	ldr	r3, [pc, #244]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800e98c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800e990:	4619      	mov	r1, r3
 800e992:	483d      	ldr	r0, [pc, #244]	; (800ea88 <ProcessRadioTxDone+0x128>)
 800e994:	f00e fae2 	bl	801cf5c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e998:	483b      	ldr	r0, [pc, #236]	; (800ea88 <ProcessRadioTxDone+0x128>)
 800e99a:	f00e fa01 	bl	801cda0 <UTIL_TIMER_Start>

    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800e99e:	4b36      	ldr	r3, [pc, #216]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800e9a0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800e9a4:	2b02      	cmp	r3, #2
 800e9a6:	d004      	beq.n	800e9b2 <ProcessRadioTxDone+0x52>
 800e9a8:	4b35      	ldr	r3, [pc, #212]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800e9aa:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d019      	beq.n	800e9e6 <ProcessRadioTxDone+0x86>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800e9b2:	2316      	movs	r3, #22
 800e9b4:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e9b8:	4b2f      	ldr	r3, [pc, #188]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800e9ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e9be:	f107 0220 	add.w	r2, r7, #32
 800e9c2:	4611      	mov	r1, r2
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f006 fb8c 	bl	80150e2 <RegionGetPhyParam>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e9ce:	4b2c      	ldr	r3, [pc, #176]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800e9d0:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800e9d4:	69fb      	ldr	r3, [r7, #28]
 800e9d6:	4413      	add	r3, r2
 800e9d8:	4619      	mov	r1, r3
 800e9da:	482c      	ldr	r0, [pc, #176]	; (800ea8c <ProcessRadioTxDone+0x12c>)
 800e9dc:	f00e fabe 	bl	801cf5c <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800e9e0:	482a      	ldr	r0, [pc, #168]	; (800ea8c <ProcessRadioTxDone+0x12c>)
 800e9e2:	f00e f9dd 	bl	801cda0 <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e9e6:	4b2a      	ldr	r3, [pc, #168]	; (800ea90 <ProcessRadioTxDone+0x130>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	4a23      	ldr	r2, [pc, #140]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800e9ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e9ee:	4b24      	ldr	r3, [pc, #144]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800e9f0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e9f4:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e9f6:	4b26      	ldr	r3, [pc, #152]	; (800ea90 <ProcessRadioTxDone+0x130>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e9fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ea00:	4618      	mov	r0, r3
 800ea02:	f00e f901 	bl	801cc08 <SysTimeGetMcuTime>
 800ea06:	4638      	mov	r0, r7
 800ea08:	4b1b      	ldr	r3, [pc, #108]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800ea0a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800ea0e:	9200      	str	r2, [sp, #0]
 800ea10:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800ea14:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ea18:	ca06      	ldmia	r2, {r1, r2}
 800ea1a:	f00e f856 	bl	801caca <SysTimeSub>
 800ea1e:	f107 0314 	add.w	r3, r7, #20
 800ea22:	463a      	mov	r2, r7
 800ea24:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ea28:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800ea2c:	4b14      	ldr	r3, [pc, #80]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800ea2e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800ea32:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800ea34:	2301      	movs	r3, #1
 800ea36:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800ea38:	4b0f      	ldr	r3, [pc, #60]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800ea3a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d101      	bne.n	800ea46 <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800ea42:	2300      	movs	r3, #0
 800ea44:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800ea46:	4b0c      	ldr	r3, [pc, #48]	; (800ea78 <ProcessRadioTxDone+0x118>)
 800ea48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ea4c:	f107 0208 	add.w	r2, r7, #8
 800ea50:	4611      	mov	r1, r2
 800ea52:	4618      	mov	r0, r3
 800ea54:	f006 fb66 	bl	8015124 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800ea58:	4b09      	ldr	r3, [pc, #36]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800ea5a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ea5e:	f083 0301 	eor.w	r3, r3, #1
 800ea62:	b2db      	uxtb	r3, r3
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d003      	beq.n	800ea70 <ProcessRadioTxDone+0x110>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ea68:	4b05      	ldr	r3, [pc, #20]	; (800ea80 <ProcessRadioTxDone+0x120>)
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    }
}
 800ea70:	bf00      	nop
 800ea72:	3730      	adds	r7, #48	; 0x30
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}
 800ea78:	20003540 	.word	0x20003540
 800ea7c:	0801e560 	.word	0x0801e560
 800ea80:	20003038 	.word	0x20003038
 800ea84:	200033b8 	.word	0x200033b8
 800ea88:	200033d0 	.word	0x200033d0
 800ea8c:	20003430 	.word	0x20003430
 800ea90:	20003b54 	.word	0x20003b54

0800ea94 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800ea98:	4b10      	ldr	r3, [pc, #64]	; (800eadc <PrepareRxDoneAbort+0x48>)
 800ea9a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ea9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eaa2:	4a0e      	ldr	r2, [pc, #56]	; (800eadc <PrepareRxDoneAbort+0x48>)
 800eaa4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800eaa8:	4b0c      	ldr	r3, [pc, #48]	; (800eadc <PrepareRxDoneAbort+0x48>)
 800eaaa:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d002      	beq.n	800eab8 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800eab2:	2000      	movs	r0, #0
 800eab4:	f001 f8f8 	bl	800fca8 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800eab8:	4a08      	ldr	r2, [pc, #32]	; (800eadc <PrepareRxDoneAbort+0x48>)
 800eaba:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800eabe:	f043 0302 	orr.w	r3, r3, #2
 800eac2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800eac6:	4a05      	ldr	r2, [pc, #20]	; (800eadc <PrepareRxDoneAbort+0x48>)
 800eac8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800eacc:	f043 0320 	orr.w	r3, r3, #32
 800ead0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800ead4:	f7ff ff2c 	bl	800e930 <UpdateRxSlotIdleState>
}
 800ead8:	bf00      	nop
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	20003038 	.word	0x20003038

0800eae0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800eae0:	b5b0      	push	{r4, r5, r7, lr}
 800eae2:	b0a6      	sub	sp, #152	; 0x98
 800eae4:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800eae6:	2313      	movs	r3, #19
 800eae8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800eaec:	4bb9      	ldr	r3, [pc, #740]	; (800edd4 <ProcessRadioRxDone+0x2f4>)
 800eaee:	685b      	ldr	r3, [r3, #4]
 800eaf0:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800eaf2:	4bb8      	ldr	r3, [pc, #736]	; (800edd4 <ProcessRadioRxDone+0x2f4>)
 800eaf4:	891b      	ldrh	r3, [r3, #8]
 800eaf6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800eafa:	4bb6      	ldr	r3, [pc, #728]	; (800edd4 <ProcessRadioRxDone+0x2f4>)
 800eafc:	895b      	ldrh	r3, [r3, #10]
 800eafe:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800eb02:	4bb4      	ldr	r3, [pc, #720]	; (800edd4 <ProcessRadioRxDone+0x2f4>)
 800eb04:	7b1b      	ldrb	r3, [r3, #12]
 800eb06:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800eb10:	2300      	movs	r3, #0
 800eb12:	607b      	str	r3, [r7, #4]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800eb14:	4bb0      	ldr	r3, [pc, #704]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800eb16:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800eb1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800eb24:	2301      	movs	r3, #1
 800eb26:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800eb2a:	4bac      	ldr	r3, [pc, #688]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    MacCtx.RxStatus.Rssi = rssi;
 800eb32:	4aaa      	ldr	r2, [pc, #680]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb34:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800eb38:	f8a2 347c 	strh.w	r3, [r2, #1148]	; 0x47c
    MacCtx.RxStatus.Snr = snr;
 800eb3c:	4aa7      	ldr	r2, [pc, #668]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb3e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800eb42:	f882 347e 	strb.w	r3, [r2, #1150]	; 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800eb46:	4ba5      	ldr	r3, [pc, #660]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb48:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800eb4c:	4ba3      	ldr	r3, [pc, #652]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb4e:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
    MacCtx.McpsIndication.Port = 0;
 800eb52:	4ba2      	ldr	r3, [pc, #648]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb54:	2200      	movs	r2, #0
 800eb56:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800eb5a:	4ba0      	ldr	r3, [pc, #640]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800eb62:	4b9e      	ldr	r3, [pc, #632]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb64:	2200      	movs	r2, #0
 800eb66:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800eb6a:	4b9c      	ldr	r3, [pc, #624]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800eb72:	4b9a      	ldr	r3, [pc, #616]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb74:	2200      	movs	r2, #0
 800eb76:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800eb7a:	4b98      	ldr	r3, [pc, #608]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800eb82:	4b96      	ldr	r3, [pc, #600]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb84:	2200      	movs	r2, #0
 800eb86:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800eb8a:	4b94      	ldr	r3, [pc, #592]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800eb92:	4b92      	ldr	r3, [pc, #584]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb94:	2200      	movs	r2, #0
 800eb96:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800eb9a:	4b90      	ldr	r3, [pc, #576]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800eba2:	4b8e      	ldr	r3, [pc, #568]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800eba4:	2200      	movs	r2, #0
 800eba6:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434

    Radio.Sleep( );
 800ebaa:	4b8d      	ldr	r3, [pc, #564]	; (800ede0 <ProcessRadioRxDone+0x300>)
 800ebac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebae:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800ebb0:	488c      	ldr	r0, [pc, #560]	; (800ede4 <ProcessRadioRxDone+0x304>)
 800ebb2:	f00e f963 	bl	801ce7c <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800ebb6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ebba:	4619      	mov	r1, r3
 800ebbc:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800ebbe:	f004 fb28 	bl	8013212 <LoRaMacClassBRxBeacon>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d00a      	beq.n	800ebde <ProcessRadioRxDone+0xfe>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800ebc8:	4a84      	ldr	r2, [pc, #528]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ebca:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800ebce:	f8a2 3472 	strh.w	r3, [r2, #1138]	; 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800ebd2:	4a82      	ldr	r2, [pc, #520]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ebd4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800ebd8:	f882 3474 	strb.w	r3, [r2, #1140]	; 0x474
        return;
 800ebdc:	e3bf      	b.n	800f35e <ProcessRadioRxDone+0x87e>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ebde:	4b7e      	ldr	r3, [pc, #504]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ebe0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d11e      	bne.n	800ec26 <ProcessRadioRxDone+0x146>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ebe8:	f004 fb26 	bl	8013238 <LoRaMacClassBIsPingExpected>
 800ebec:	4603      	mov	r3, r0
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d00a      	beq.n	800ec08 <ProcessRadioRxDone+0x128>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ebf2:	2000      	movs	r0, #0
 800ebf4:	f004 fad7 	bl	80131a6 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800ebf8:	2000      	movs	r0, #0
 800ebfa:	f004 faf8 	bl	80131ee <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800ebfe:	4b77      	ldr	r3, [pc, #476]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ec00:	2204      	movs	r2, #4
 800ec02:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 800ec06:	e00e      	b.n	800ec26 <ProcessRadioRxDone+0x146>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ec08:	f004 fb1d 	bl	8013246 <LoRaMacClassBIsMulticastExpected>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d009      	beq.n	800ec26 <ProcessRadioRxDone+0x146>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ec12:	2000      	movs	r0, #0
 800ec14:	f004 fad1 	bl	80131ba <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ec18:	2000      	movs	r0, #0
 800ec1a:	f004 faf1 	bl	8013200 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800ec1e:	4b6f      	ldr	r3, [pc, #444]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ec20:	2205      	movs	r2, #5
 800ec22:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800ec26:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800ec2a:	1c5a      	adds	r2, r3, #1
 800ec2c:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800ec30:	461a      	mov	r2, r3
 800ec32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ec34:	4413      	add	r3, r2
 800ec36:	781b      	ldrb	r3, [r3, #0]
 800ec38:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800ec3c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800ec40:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800ec44:	b2db      	uxtb	r3, r3
 800ec46:	3b01      	subs	r3, #1
 800ec48:	2b06      	cmp	r3, #6
 800ec4a:	f200 8362 	bhi.w	800f312 <ProcessRadioRxDone+0x832>
 800ec4e:	a201      	add	r2, pc, #4	; (adr r2, 800ec54 <ProcessRadioRxDone+0x174>)
 800ec50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec54:	0800ec71 	.word	0x0800ec71
 800ec58:	0800f313 	.word	0x0800f313
 800ec5c:	0800edf1 	.word	0x0800edf1
 800ec60:	0800f313 	.word	0x0800f313
 800ec64:	0800ede9 	.word	0x0800ede9
 800ec68:	0800f313 	.word	0x0800f313
 800ec6c:	0800f2b9 	.word	0x0800f2b9
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800ec70:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ec74:	2b10      	cmp	r3, #16
 800ec76:	d806      	bhi.n	800ec86 <ProcessRadioRxDone+0x1a6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec78:	4b58      	ldr	r3, [pc, #352]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800ec80:	f7ff ff08 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800ec84:	e36b      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }
            macMsgJoinAccept.Buffer = payload;
 800ec86:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ec88:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800ec8a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ec8e:	b2db      	uxtb	r3, r3
 800ec90:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800ec92:	4b51      	ldr	r3, [pc, #324]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ec94:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d006      	beq.n	800ecaa <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec9c:	4b4f      	ldr	r3, [pc, #316]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800ec9e:	2201      	movs	r2, #1
 800eca0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800eca4:	f7ff fef6 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800eca8:	e359      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800ecaa:	f7fe fbd9 	bl	800d460 <SecureElementGetJoinEui>
 800ecae:	4601      	mov	r1, r0
 800ecb0:	f107 0308 	add.w	r3, r7, #8
 800ecb4:	461a      	mov	r2, r3
 800ecb6:	20ff      	movs	r0, #255	; 0xff
 800ecb8:	f005 fc92 	bl	80145e0 <LoRaMacCryptoHandleJoinAccept>
 800ecbc:	4603      	mov	r3, r0
 800ecbe:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800ecc2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d172      	bne.n	800edb0 <ProcessRadioRxDone+0x2d0>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800ecca:	7c7b      	ldrb	r3, [r7, #17]
 800eccc:	461a      	mov	r2, r3
 800ecce:	4b42      	ldr	r3, [pc, #264]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ecd0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800ecd4:	4b40      	ldr	r3, [pc, #256]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ecd6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800ecda:	7cbb      	ldrb	r3, [r7, #18]
 800ecdc:	021b      	lsls	r3, r3, #8
 800ecde:	4313      	orrs	r3, r2
 800ece0:	4a3d      	ldr	r2, [pc, #244]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ece2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800ece6:	4b3c      	ldr	r3, [pc, #240]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ece8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800ecec:	7cfb      	ldrb	r3, [r7, #19]
 800ecee:	041b      	lsls	r3, r3, #16
 800ecf0:	4313      	orrs	r3, r2
 800ecf2:	4a39      	ldr	r2, [pc, #228]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ecf4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	4a37      	ldr	r2, [pc, #220]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ecfc:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800ed00:	7e3b      	ldrb	r3, [r7, #24]
 800ed02:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ed06:	b2db      	uxtb	r3, r3
 800ed08:	461a      	mov	r2, r3
 800ed0a:	4b33      	ldr	r3, [pc, #204]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed0c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ed10:	7e3b      	ldrb	r3, [r7, #24]
 800ed12:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ed16:	b2db      	uxtb	r3, r3
 800ed18:	461a      	mov	r2, r3
 800ed1a:	4b2f      	ldr	r3, [pc, #188]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed1c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ed20:	7e3b      	ldrb	r3, [r7, #24]
 800ed22:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ed26:	b2db      	uxtb	r3, r3
 800ed28:	461a      	mov	r2, r3
 800ed2a:	4b2b      	ldr	r3, [pc, #172]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800ed30:	7e7b      	ldrb	r3, [r7, #25]
 800ed32:	461a      	mov	r2, r3
 800ed34:	4b28      	ldr	r3, [pc, #160]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed36:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800ed38:	4b27      	ldr	r3, [pc, #156]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d102      	bne.n	800ed46 <ProcessRadioRxDone+0x266>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800ed40:	4b25      	ldr	r3, [pc, #148]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed42:	2201      	movs	r2, #1
 800ed44:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800ed46:	4b24      	ldr	r3, [pc, #144]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ed4e:	fb02 f303 	mul.w	r3, r2, r3
 800ed52:	4a21      	ldr	r2, [pc, #132]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed54:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800ed56:	4b20      	ldr	r3, [pc, #128]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed5a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800ed5e:	4a1e      	ldr	r2, [pc, #120]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed60:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800ed62:	4b1d      	ldr	r3, [pc, #116]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed64:	2200      	movs	r2, #0
 800ed66:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800ed6a:	f107 0308 	add.w	r3, r7, #8
 800ed6e:	3312      	adds	r3, #18
 800ed70:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800ed72:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ed76:	b2db      	uxtb	r3, r3
 800ed78:	3b11      	subs	r3, #17
 800ed7a:	b2db      	uxtb	r3, r3
 800ed7c:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800ed80:	4b15      	ldr	r3, [pc, #84]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ed86:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800ed8a:	4611      	mov	r1, r2
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f006 fa19 	bl	80151c4 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800ed92:	4b11      	ldr	r3, [pc, #68]	; (800edd8 <ProcessRadioRxDone+0x2f8>)
 800ed94:	2202      	movs	r2, #2
 800ed96:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ed9a:	2001      	movs	r0, #1
 800ed9c:	f004 ff18 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d00e      	beq.n	800edc4 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800eda6:	2101      	movs	r1, #1
 800eda8:	2000      	movs	r0, #0
 800edaa:	f004 fe85 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
 800edae:	e009      	b.n	800edc4 <ProcessRadioRxDone+0x2e4>
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800edb0:	2001      	movs	r0, #1
 800edb2:	f004 ff0d 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800edb6:	4603      	mov	r3, r0
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d003      	beq.n	800edc4 <ProcessRadioRxDone+0x2e4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800edbc:	2101      	movs	r1, #1
 800edbe:	2007      	movs	r0, #7
 800edc0:	f004 fe7a 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800edc4:	4a05      	ldr	r2, [pc, #20]	; (800eddc <ProcessRadioRxDone+0x2fc>)
 800edc6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800edca:	f043 0308 	orr.w	r3, r3, #8
 800edce:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800edd2:	e2a5      	b.n	800f320 <ProcessRadioRxDone+0x840>
 800edd4:	20003b58 	.word	0x20003b58
 800edd8:	20003540 	.word	0x20003540
 800eddc:	20003038 	.word	0x20003038
 800ede0:	0801e560 	.word	0x0801e560
 800ede4:	200033d0 	.word	0x200033d0
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ede8:	4bae      	ldr	r3, [pc, #696]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800edea:	2201      	movs	r2, #1
 800edec:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800edf0:	4bad      	ldr	r3, [pc, #692]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800edf2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800edf6:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800edfa:	4baa      	ldr	r3, [pc, #680]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800edfc:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800ee00:	b25b      	sxtb	r3, r3
 800ee02:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ee06:	230d      	movs	r3, #13
 800ee08:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ee0c:	4ba6      	ldr	r3, [pc, #664]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ee0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d002      	beq.n	800ee1c <ProcessRadioRxDone+0x33c>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ee16:	230e      	movs	r3, #14
 800ee18:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ee1c:	4ba2      	ldr	r3, [pc, #648]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ee1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee22:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800ee26:	4611      	mov	r1, r2
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f006 f95a 	bl	80150e2 <RegionGetPhyParam>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ee32:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ee36:	3b0d      	subs	r3, #13
 800ee38:	b29b      	uxth	r3, r3
 800ee3a:	b21b      	sxth	r3, r3
 800ee3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ee40:	b21a      	sxth	r2, r3
 800ee42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ee44:	b21b      	sxth	r3, r3
 800ee46:	429a      	cmp	r2, r3
 800ee48:	dc03      	bgt.n	800ee52 <ProcessRadioRxDone+0x372>
 800ee4a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ee4e:	2b0b      	cmp	r3, #11
 800ee50:	d806      	bhi.n	800ee60 <ProcessRadioRxDone+0x380>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ee52:	4b94      	ldr	r3, [pc, #592]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800ee54:	2201      	movs	r2, #1
 800ee56:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800ee5a:	f7ff fe1b 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800ee5e:	e27e      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }
            macMsgData.Buffer = payload;
 800ee60:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ee62:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800ee64:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ee68:	b2db      	uxtb	r3, r3
 800ee6a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800ee6e:	4b8f      	ldr	r3, [pc, #572]	; (800f0ac <ProcessRadioRxDone+0x5cc>)
 800ee70:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800ee72:	23ff      	movs	r3, #255	; 0xff
 800ee74:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800ee78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f005 feae 	bl	8014bde <LoRaMacParserData>
 800ee82:	4603      	mov	r3, r0
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d006      	beq.n	800ee96 <ProcessRadioRxDone+0x3b6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ee88:	4b86      	ldr	r3, [pc, #536]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800ee90:	f7ff fe00 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800ee94:	e263      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800ee96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee98:	4a82      	ldr	r2, [pc, #520]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800ee9a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800ee9e:	1cba      	adds	r2, r7, #2
 800eea0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800eea4:	4611      	mov	r1, r2
 800eea6:	4618      	mov	r0, r3
 800eea8:	f002 fcde 	bl	8011868 <DetermineFrameType>
 800eeac:	4603      	mov	r3, r0
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d006      	beq.n	800eec0 <ProcessRadioRxDone+0x3e0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eeb2:	4b7c      	ldr	r3, [pc, #496]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800eeb4:	2201      	movs	r2, #1
 800eeb6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800eeba:	f7ff fdeb 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800eebe:	e24e      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }

            //Check if it is a multicast message
            multicast = 0;
 800eec0:	2300      	movs	r3, #0
 800eec2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800eec6:	2300      	movs	r3, #0
 800eec8:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800eeca:	2300      	movs	r3, #0
 800eecc:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800eed0:	e049      	b.n	800ef66 <ProcessRadioRxDone+0x486>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eed2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800eed6:	4a74      	ldr	r2, [pc, #464]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800eed8:	212c      	movs	r1, #44	; 0x2c
 800eeda:	fb01 f303 	mul.w	r3, r1, r3
 800eede:	4413      	add	r3, r2
 800eee0:	33d4      	adds	r3, #212	; 0xd4
 800eee2:	681a      	ldr	r2, [r3, #0]
 800eee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eee6:	429a      	cmp	r2, r3
 800eee8:	d138      	bne.n	800ef5c <ProcessRadioRxDone+0x47c>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800eeea:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800eeee:	4a6e      	ldr	r2, [pc, #440]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800eef0:	212c      	movs	r1, #44	; 0x2c
 800eef2:	fb01 f303 	mul.w	r3, r1, r3
 800eef6:	4413      	add	r3, r2
 800eef8:	33d2      	adds	r3, #210	; 0xd2
 800eefa:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d02d      	beq.n	800ef5c <ProcessRadioRxDone+0x47c>
                {
                    multicast = 1;
 800ef00:	2301      	movs	r3, #1
 800ef02:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800ef06:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ef0a:	4a67      	ldr	r2, [pc, #412]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ef0c:	212c      	movs	r1, #44	; 0x2c
 800ef0e:	fb01 f303 	mul.w	r3, r1, r3
 800ef12:	4413      	add	r3, r2
 800ef14:	33d3      	adds	r3, #211	; 0xd3
 800ef16:	781b      	ldrb	r3, [r3, #0]
 800ef18:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800ef1c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ef20:	4a61      	ldr	r2, [pc, #388]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ef22:	212c      	movs	r1, #44	; 0x2c
 800ef24:	fb01 f303 	mul.w	r3, r1, r3
 800ef28:	4413      	add	r3, r2
 800ef2a:	33f0      	adds	r3, #240	; 0xf0
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	607b      	str	r3, [r7, #4]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ef32:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ef36:	4a5c      	ldr	r2, [pc, #368]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ef38:	212c      	movs	r1, #44	; 0x2c
 800ef3a:	fb01 f303 	mul.w	r3, r1, r3
 800ef3e:	4413      	add	r3, r2
 800ef40:	33d4      	adds	r3, #212	; 0xd4
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ef48:	4b57      	ldr	r3, [pc, #348]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800ef4a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800ef4e:	2b02      	cmp	r3, #2
 800ef50:	d10e      	bne.n	800ef70 <ProcessRadioRxDone+0x490>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ef52:	4b54      	ldr	r3, [pc, #336]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800ef54:	2203      	movs	r2, #3
 800ef56:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
                    }
                    break;
 800ef5a:	e009      	b.n	800ef70 <ProcessRadioRxDone+0x490>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ef5c:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ef60:	3301      	adds	r3, #1
 800ef62:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800ef66:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d0b1      	beq.n	800eed2 <ProcessRadioRxDone+0x3f2>
 800ef6e:	e000      	b.n	800ef72 <ProcessRadioRxDone+0x492>
                    break;
 800ef70:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ef72:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d117      	bne.n	800efaa <ProcessRadioRxDone+0x4ca>
 800ef7a:	78bb      	ldrb	r3, [r7, #2]
 800ef7c:	2b03      	cmp	r3, #3
 800ef7e:	d10d      	bne.n	800ef9c <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ef80:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ef84:	f003 0320 	and.w	r3, r3, #32
 800ef88:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d106      	bne.n	800ef9c <ProcessRadioRxDone+0x4bc>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800ef8e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ef92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef96:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d006      	beq.n	800efaa <ProcessRadioRxDone+0x4ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ef9c:	4b41      	ldr	r3, [pc, #260]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800ef9e:	2201      	movs	r2, #1
 800efa0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800efa4:	f7ff fd76 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800efa8:	e1d9      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800efaa:	2315      	movs	r3, #21
 800efac:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800efb0:	4b3d      	ldr	r3, [pc, #244]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800efb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800efb6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800efba:	4611      	mov	r1, r2
 800efbc:	4618      	mov	r0, r3
 800efbe:	f006 f890 	bl	80150e2 <RegionGetPhyParam>
 800efc2:	4603      	mov	r3, r0
 800efc4:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800efc6:	78b9      	ldrb	r1, [r7, #2]
 800efc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800efca:	b29b      	uxth	r3, r3
 800efcc:	4d36      	ldr	r5, [pc, #216]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800efce:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800efd2:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800efd6:	1d3a      	adds	r2, r7, #4
 800efd8:	9202      	str	r2, [sp, #8]
 800efda:	1cfa      	adds	r2, r7, #3
 800efdc:	9201      	str	r2, [sp, #4]
 800efde:	9300      	str	r3, [sp, #0]
 800efe0:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 800efe4:	4622      	mov	r2, r4
 800efe6:	f000 fe95 	bl	800fd14 <GetFCntDown>
 800efea:	4603      	mov	r3, r0
 800efec:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800eff0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d031      	beq.n	800f05c <ProcessRadioRxDone+0x57c>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800eff8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800effc:	2b07      	cmp	r3, #7
 800effe:	d119      	bne.n	800f034 <ProcessRadioRxDone+0x554>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800f000:	4b28      	ldr	r3, [pc, #160]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f002:	2208      	movs	r2, #8
 800f004:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800f008:	4b27      	ldr	r3, [pc, #156]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800f00a:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d11d      	bne.n	800f04e <ProcessRadioRxDone+0x56e>
 800f012:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800f016:	f023 031f 	bic.w	r3, r3, #31
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	2ba0      	cmp	r3, #160	; 0xa0
 800f01e:	d116      	bne.n	800f04e <ProcessRadioRxDone+0x56e>
 800f020:	4b21      	ldr	r3, [pc, #132]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800f022:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f026:	429a      	cmp	r2, r3
 800f028:	d111      	bne.n	800f04e <ProcessRadioRxDone+0x56e>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 800f02a:	4b1f      	ldr	r3, [pc, #124]	; (800f0a8 <ProcessRadioRxDone+0x5c8>)
 800f02c:	2201      	movs	r2, #1
 800f02e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800f032:	e00c      	b.n	800f04e <ProcessRadioRxDone+0x56e>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800f034:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800f038:	2b08      	cmp	r3, #8
 800f03a:	d104      	bne.n	800f046 <ProcessRadioRxDone+0x566>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800f03c:	4b19      	ldr	r3, [pc, #100]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f03e:	220a      	movs	r2, #10
 800f040:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800f044:	e003      	b.n	800f04e <ProcessRadioRxDone+0x56e>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f046:	4b17      	ldr	r3, [pc, #92]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f048:	2201      	movs	r2, #1
 800f04a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	4a14      	ldr	r2, [pc, #80]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f052:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                PrepareRxDoneAbort( );
 800f056:	f7ff fd1d 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800f05a:	e180      	b.n	800f35e <ProcessRadioRxDone+0x87e>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800f05c:	78fa      	ldrb	r2, [r7, #3]
 800f05e:	6879      	ldr	r1, [r7, #4]
 800f060:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800f064:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f068:	9300      	str	r3, [sp, #0]
 800f06a:	460b      	mov	r3, r1
 800f06c:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800f070:	f005 fc02 	bl	8014878 <LoRaMacCryptoUnsecureMessage>
 800f074:	4603      	mov	r3, r0
 800f076:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f07a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d016      	beq.n	800f0b0 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800f082:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800f086:	2b02      	cmp	r3, #2
 800f088:	d104      	bne.n	800f094 <ProcessRadioRxDone+0x5b4>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800f08a:	4b06      	ldr	r3, [pc, #24]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f08c:	220b      	movs	r2, #11
 800f08e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800f092:	e003      	b.n	800f09c <ProcessRadioRxDone+0x5bc>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800f094:	4b03      	ldr	r3, [pc, #12]	; (800f0a4 <ProcessRadioRxDone+0x5c4>)
 800f096:	220c      	movs	r2, #12
 800f098:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800f09c:	f7ff fcfa 	bl	800ea94 <PrepareRxDoneAbort>
                return;
 800f0a0:	e15d      	b.n	800f35e <ProcessRadioRxDone+0x87e>
 800f0a2:	bf00      	nop
 800f0a4:	20003038 	.word	0x20003038
 800f0a8:	20003540 	.word	0x20003540
 800f0ac:	20003270 	.word	0x20003270
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f0b0:	4bac      	ldr	r3, [pc, #688]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800f0b8:	4aaa      	ldr	r2, [pc, #680]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0ba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f0be:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800f0c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f0c6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f0ca:	b2db      	uxtb	r3, r3
 800f0cc:	461a      	mov	r2, r3
 800f0ce:	4ba5      	ldr	r3, [pc, #660]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0d0:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800f0d4:	4ba3      	ldr	r3, [pc, #652]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800f0dc:	4ba1      	ldr	r3, [pc, #644]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0de:	2200      	movs	r2, #0
 800f0e0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	4a9f      	ldr	r2, [pc, #636]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f0e8:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f0ec:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f0f0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f0f4:	b2db      	uxtb	r3, r3
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	bf14      	ite	ne
 800f0fa:	2301      	movne	r3, #1
 800f0fc:	2300      	moveq	r3, #0
 800f0fe:	b2da      	uxtb	r2, r3
 800f100:	4b98      	ldr	r3, [pc, #608]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f102:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f106:	4b97      	ldr	r3, [pc, #604]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f108:	2200      	movs	r2, #0
 800f10a:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f10e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f112:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f116:	b2db      	uxtb	r3, r3
 800f118:	2b00      	cmp	r3, #0
 800f11a:	bf14      	ite	ne
 800f11c:	2301      	movne	r3, #1
 800f11e:	2300      	moveq	r3, #0
 800f120:	b2da      	uxtb	r2, r3
 800f122:	4b90      	ldr	r3, [pc, #576]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f124:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f128:	4b8e      	ldr	r3, [pc, #568]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f12a:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d004      	beq.n	800f13c <ProcessRadioRxDone+0x65c>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f132:	4b8c      	ldr	r3, [pc, #560]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f134:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d102      	bne.n	800f142 <ProcessRadioRxDone+0x662>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800f13c:	4b8a      	ldr	r3, [pc, #552]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f13e:	2200      	movs	r2, #0
 800f140:	629a      	str	r2, [r3, #40]	; 0x28
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800f142:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800f146:	2b01      	cmp	r3, #1
 800f148:	d104      	bne.n	800f154 <ProcessRadioRxDone+0x674>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800f14a:	4b86      	ldr	r3, [pc, #536]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f14c:	2202      	movs	r2, #2
 800f14e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800f152:	e01f      	b.n	800f194 <ProcessRadioRxDone+0x6b4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800f154:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800f158:	f023 031f 	bic.w	r3, r3, #31
 800f15c:	b2db      	uxtb	r3, r3
 800f15e:	2ba0      	cmp	r3, #160	; 0xa0
 800f160:	d110      	bne.n	800f184 <ProcessRadioRxDone+0x6a4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800f162:	4b81      	ldr	r3, [pc, #516]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f164:	2201      	movs	r2, #1
 800f166:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f16a:	4b7f      	ldr	r3, [pc, #508]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f16c:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800f170:	2b00      	cmp	r3, #0
 800f172:	d102      	bne.n	800f17a <ProcessRadioRxDone+0x69a>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800f174:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f176:	4a7c      	ldr	r2, [pc, #496]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f178:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f17a:	4b7a      	ldr	r3, [pc, #488]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f17c:	2201      	movs	r2, #1
 800f17e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800f182:	e007      	b.n	800f194 <ProcessRadioRxDone+0x6b4>
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f184:	4b78      	ldr	r3, [pc, #480]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f186:	2200      	movs	r2, #0
 800f188:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f18c:	4b75      	ldr	r3, [pc, #468]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f18e:	2200      	movs	r2, #0
 800f190:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f194:	4b73      	ldr	r3, [pc, #460]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f196:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800f19a:	4a72      	ldr	r2, [pc, #456]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f19c:	f892 2438 	ldrb.w	r2, [r2, #1080]	; 0x438
 800f1a0:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f001 ff0d 	bl	8010fc4 <RemoveMacCommands>

            switch( fType )
 800f1aa:	78bb      	ldrb	r3, [r7, #2]
 800f1ac:	2b03      	cmp	r3, #3
 800f1ae:	d874      	bhi.n	800f29a <ProcessRadioRxDone+0x7ba>
 800f1b0:	a201      	add	r2, pc, #4	; (adr r2, 800f1b8 <ProcessRadioRxDone+0x6d8>)
 800f1b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b6:	bf00      	nop
 800f1b8:	0800f1c9 	.word	0x0800f1c9
 800f1bc:	0800f219 	.word	0x0800f219
 800f1c0:	0800f24f 	.word	0x0800f24f
 800f1c4:	0800f275 	.word	0x0800f275
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f1c8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f1cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f1d0:	b2db      	uxtb	r3, r3
 800f1d2:	461c      	mov	r4, r3
 800f1d4:	4b63      	ldr	r3, [pc, #396]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f1d6:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800f1da:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800f1de:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800f1e2:	f102 0010 	add.w	r0, r2, #16
 800f1e6:	9300      	str	r3, [sp, #0]
 800f1e8:	460b      	mov	r3, r1
 800f1ea:	4622      	mov	r2, r4
 800f1ec:	2100      	movs	r1, #0
 800f1ee:	f000 ff03 	bl	800fff8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f1f2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800f1f6:	4b5b      	ldr	r3, [pc, #364]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f1f8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f1fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f1fe:	4a59      	ldr	r2, [pc, #356]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f200:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f204:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800f208:	4b56      	ldr	r3, [pc, #344]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f20a:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800f20e:	4b55      	ldr	r3, [pc, #340]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f210:	2201      	movs	r2, #1
 800f212:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800f216:	e047      	b.n	800f2a8 <ProcessRadioRxDone+0x7c8>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f218:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f21c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f220:	b2db      	uxtb	r3, r3
 800f222:	461c      	mov	r4, r3
 800f224:	4b4f      	ldr	r3, [pc, #316]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f226:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800f22a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800f22e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800f232:	f102 0010 	add.w	r0, r2, #16
 800f236:	9300      	str	r3, [sp, #0]
 800f238:	460b      	mov	r3, r1
 800f23a:	4622      	mov	r2, r4
 800f23c:	2100      	movs	r1, #0
 800f23e:	f000 fedb 	bl	800fff8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f242:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800f246:	4b47      	ldr	r3, [pc, #284]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f248:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800f24c:	e02c      	b.n	800f2a8 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f24e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f250:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800f254:	4b43      	ldr	r3, [pc, #268]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f256:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 800f25a:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800f25e:	9300      	str	r3, [sp, #0]
 800f260:	460b      	mov	r3, r1
 800f262:	2100      	movs	r1, #0
 800f264:	f000 fec8 	bl	800fff8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f268:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800f26c:	4b3d      	ldr	r3, [pc, #244]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f26e:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800f272:	e019      	b.n	800f2a8 <ProcessRadioRxDone+0x7c8>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f274:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800f278:	4b3a      	ldr	r3, [pc, #232]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f27a:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f27e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f280:	4a38      	ldr	r2, [pc, #224]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f282:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f286:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800f28a:	4b36      	ldr	r3, [pc, #216]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f28c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800f290:	4b34      	ldr	r3, [pc, #208]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f292:	2201      	movs	r2, #1
 800f294:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800f298:	e006      	b.n	800f2a8 <ProcessRadioRxDone+0x7c8>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f29a:	4b32      	ldr	r3, [pc, #200]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f29c:	2201      	movs	r2, #1
 800f29e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800f2a2:	f7ff fbf7 	bl	800ea94 <PrepareRxDoneAbort>
                    break;
 800f2a6:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f2a8:	4a2e      	ldr	r2, [pc, #184]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f2aa:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f2ae:	f043 0302 	orr.w	r3, r3, #2
 800f2b2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800f2b6:	e033      	b.n	800f320 <ProcessRadioRxDone+0x840>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800f2b8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f2be:	18d1      	adds	r1, r2, r3
 800f2c0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2c4:	b29b      	uxth	r3, r3
 800f2c6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800f2ca:	1ad3      	subs	r3, r2, r3
 800f2cc:	b29b      	uxth	r3, r3
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	4826      	ldr	r0, [pc, #152]	; (800f36c <ProcessRadioRxDone+0x88c>)
 800f2d2:	f009 fdd6 	bl	8018e82 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800f2d6:	4b23      	ldr	r3, [pc, #140]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f2d8:	2203      	movs	r2, #3
 800f2da:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f2de:	4b21      	ldr	r3, [pc, #132]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800f2e6:	4b1f      	ldr	r3, [pc, #124]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f2e8:	4a20      	ldr	r2, [pc, #128]	; (800f36c <ProcessRadioRxDone+0x88c>)
 800f2ea:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f2ee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800f2f2:	b2da      	uxtb	r2, r3
 800f2f4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800f2f8:	1ad3      	subs	r3, r2, r3
 800f2fa:	b2da      	uxtb	r2, r3
 800f2fc:	4b19      	ldr	r3, [pc, #100]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f2fe:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f302:	4a18      	ldr	r2, [pc, #96]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f304:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f308:	f043 0302 	orr.w	r3, r3, #2
 800f30c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800f310:	e006      	b.n	800f320 <ProcessRadioRxDone+0x840>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f312:	4b14      	ldr	r3, [pc, #80]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f314:	2201      	movs	r2, #1
 800f316:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800f31a:	f7ff fbbb 	bl	800ea94 <PrepareRxDoneAbort>
            break;
 800f31e:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800f320:	4b10      	ldr	r3, [pc, #64]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f322:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800f326:	2b00      	cmp	r3, #0
 800f328:	d008      	beq.n	800f33c <ProcessRadioRxDone+0x85c>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800f32a:	4b0e      	ldr	r3, [pc, #56]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f32c:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800f330:	2b00      	cmp	r3, #0
 800f332:	d00b      	beq.n	800f34c <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800f334:	2000      	movs	r0, #0
 800f336:	f000 fcb7 	bl	800fca8 <OnAckTimeoutTimerEvent>
 800f33a:	e007      	b.n	800f34c <ProcessRadioRxDone+0x86c>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800f33c:	4b0a      	ldr	r3, [pc, #40]	; (800f368 <ProcessRadioRxDone+0x888>)
 800f33e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f342:	2b02      	cmp	r3, #2
 800f344:	d102      	bne.n	800f34c <ProcessRadioRxDone+0x86c>
        {
            OnAckTimeoutTimerEvent( NULL );
 800f346:	2000      	movs	r0, #0
 800f348:	f000 fcae 	bl	800fca8 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f34c:	4a05      	ldr	r2, [pc, #20]	; (800f364 <ProcessRadioRxDone+0x884>)
 800f34e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f352:	f043 0320 	orr.w	r3, r3, #32
 800f356:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800f35a:	f7ff fae9 	bl	800e930 <UpdateRxSlotIdleState>
}
 800f35e:	3788      	adds	r7, #136	; 0x88
 800f360:	46bd      	mov	sp, r7
 800f362:	bdb0      	pop	{r4, r5, r7, pc}
 800f364:	20003038 	.word	0x20003038
 800f368:	20003540 	.word	0x20003540
 800f36c:	20003270 	.word	0x20003270

0800f370 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f370:	b580      	push	{r7, lr}
 800f372:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f374:	4b11      	ldr	r3, [pc, #68]	; (800f3bc <ProcessRadioTxTimeout+0x4c>)
 800f376:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f37a:	2b02      	cmp	r3, #2
 800f37c:	d002      	beq.n	800f384 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f37e:	4b10      	ldr	r3, [pc, #64]	; (800f3c0 <ProcessRadioTxTimeout+0x50>)
 800f380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f382:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f384:	f7ff fad4 	bl	800e930 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f388:	4b0e      	ldr	r3, [pc, #56]	; (800f3c4 <ProcessRadioTxTimeout+0x54>)
 800f38a:	2202      	movs	r2, #2
 800f38c:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f390:	2002      	movs	r0, #2
 800f392:	f004 fbe9 	bl	8013b68 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f396:	4b0b      	ldr	r3, [pc, #44]	; (800f3c4 <ProcessRadioTxTimeout+0x54>)
 800f398:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d003      	beq.n	800f3a8 <ProcessRadioTxTimeout+0x38>
    {
        MacCtx.AckTimeoutRetry = true;
 800f3a0:	4b08      	ldr	r3, [pc, #32]	; (800f3c4 <ProcessRadioTxTimeout+0x54>)
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f3a8:	4a06      	ldr	r2, [pc, #24]	; (800f3c4 <ProcessRadioTxTimeout+0x54>)
 800f3aa:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f3ae:	f043 0320 	orr.w	r3, r3, #32
 800f3b2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800f3b6:	bf00      	nop
 800f3b8:	bd80      	pop	{r7, pc}
 800f3ba:	bf00      	nop
 800f3bc:	20003540 	.word	0x20003540
 800f3c0:	0801e560 	.word	0x0801e560
 800f3c4:	20003038 	.word	0x20003038

0800f3c8 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b084      	sub	sp, #16
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	460a      	mov	r2, r1
 800f3d2:	71fb      	strb	r3, [r7, #7]
 800f3d4:	4613      	mov	r3, r2
 800f3d6:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f3d8:	2300      	movs	r3, #0
 800f3da:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f3dc:	4b40      	ldr	r3, [pc, #256]	; (800f4e0 <HandleRadioRxErrorTimeout+0x118>)
 800f3de:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f3e2:	2b02      	cmp	r3, #2
 800f3e4:	d002      	beq.n	800f3ec <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f3e6:	4b3f      	ldr	r3, [pc, #252]	; (800f4e4 <HandleRadioRxErrorTimeout+0x11c>)
 800f3e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3ea:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f3ec:	f003 ff1d 	bl	801322a <LoRaMacClassBIsBeaconExpected>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d007      	beq.n	800f406 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f3f6:	2002      	movs	r0, #2
 800f3f8:	f003 fecb 	bl	8013192 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f3fc:	2000      	movs	r0, #0
 800f3fe:	f003 feed 	bl	80131dc <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f402:	2301      	movs	r3, #1
 800f404:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f406:	4b36      	ldr	r3, [pc, #216]	; (800f4e0 <HandleRadioRxErrorTimeout+0x118>)
 800f408:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f40c:	2b01      	cmp	r3, #1
 800f40e:	d119      	bne.n	800f444 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f410:	f003 ff12 	bl	8013238 <LoRaMacClassBIsPingExpected>
 800f414:	4603      	mov	r3, r0
 800f416:	2b00      	cmp	r3, #0
 800f418:	d007      	beq.n	800f42a <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f41a:	2000      	movs	r0, #0
 800f41c:	f003 fec3 	bl	80131a6 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f420:	2000      	movs	r0, #0
 800f422:	f003 fee4 	bl	80131ee <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f426:	2301      	movs	r3, #1
 800f428:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f42a:	f003 ff0c 	bl	8013246 <LoRaMacClassBIsMulticastExpected>
 800f42e:	4603      	mov	r3, r0
 800f430:	2b00      	cmp	r3, #0
 800f432:	d007      	beq.n	800f444 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f434:	2000      	movs	r0, #0
 800f436:	f003 fec0 	bl	80131ba <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f43a:	2000      	movs	r0, #0
 800f43c:	f003 fee0 	bl	8013200 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f440:	2301      	movs	r3, #1
 800f442:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f444:	7bfb      	ldrb	r3, [r7, #15]
 800f446:	f083 0301 	eor.w	r3, r3, #1
 800f44a:	b2db      	uxtb	r3, r3
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d040      	beq.n	800f4d2 <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f450:	4b25      	ldr	r3, [pc, #148]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f452:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800f456:	2b00      	cmp	r3, #0
 800f458:	d122      	bne.n	800f4a0 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f45a:	4b23      	ldr	r3, [pc, #140]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f45c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800f460:	2b00      	cmp	r3, #0
 800f462:	d003      	beq.n	800f46c <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f464:	4a20      	ldr	r2, [pc, #128]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f466:	79fb      	ldrb	r3, [r7, #7]
 800f468:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f46c:	79fb      	ldrb	r3, [r7, #7]
 800f46e:	4618      	mov	r0, r3
 800f470:	f004 fb7a 	bl	8013b68 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f474:	4b1a      	ldr	r3, [pc, #104]	; (800f4e0 <HandleRadioRxErrorTimeout+0x118>)
 800f476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f478:	4618      	mov	r0, r3
 800f47a:	f00d fe2b 	bl	801d0d4 <UTIL_TIMER_GetElapsedTime>
 800f47e:	4602      	mov	r2, r0
 800f480:	4b19      	ldr	r3, [pc, #100]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f482:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800f486:	429a      	cmp	r2, r3
 800f488:	d323      	bcc.n	800f4d2 <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f48a:	4818      	ldr	r0, [pc, #96]	; (800f4ec <HandleRadioRxErrorTimeout+0x124>)
 800f48c:	f00d fcf6 	bl	801ce7c <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f490:	4a15      	ldr	r2, [pc, #84]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f492:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f496:	f043 0320 	orr.w	r3, r3, #32
 800f49a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800f49e:	e018      	b.n	800f4d2 <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f4a0:	4b11      	ldr	r3, [pc, #68]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f4a2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d003      	beq.n	800f4b2 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f4aa:	4a0f      	ldr	r2, [pc, #60]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f4ac:	79bb      	ldrb	r3, [r7, #6]
 800f4ae:	f882 3439 	strb.w	r3, [r2, #1081]	; 0x439
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f4b2:	79bb      	ldrb	r3, [r7, #6]
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f004 fb57 	bl	8013b68 <LoRaMacConfirmQueueSetStatusCmn>

            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f4ba:	4b09      	ldr	r3, [pc, #36]	; (800f4e0 <HandleRadioRxErrorTimeout+0x118>)
 800f4bc:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800f4c0:	2b02      	cmp	r3, #2
 800f4c2:	d006      	beq.n	800f4d2 <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f4c4:	4a08      	ldr	r2, [pc, #32]	; (800f4e8 <HandleRadioRxErrorTimeout+0x120>)
 800f4c6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f4ca:	f043 0320 	orr.w	r3, r3, #32
 800f4ce:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800f4d2:	f7ff fa2d 	bl	800e930 <UpdateRxSlotIdleState>
}
 800f4d6:	bf00      	nop
 800f4d8:	3710      	adds	r7, #16
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	20003540 	.word	0x20003540
 800f4e4:	0801e560 	.word	0x0801e560
 800f4e8:	20003038 	.word	0x20003038
 800f4ec:	200033d0 	.word	0x200033d0

0800f4f0 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f4f4:	2106      	movs	r1, #6
 800f4f6:	2005      	movs	r0, #5
 800f4f8:	f7ff ff66 	bl	800f3c8 <HandleRadioRxErrorTimeout>
}
 800f4fc:	bf00      	nop
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f500:	b580      	push	{r7, lr}
 800f502:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f504:	2104      	movs	r1, #4
 800f506:	2003      	movs	r0, #3
 800f508:	f7ff ff5e 	bl	800f3c8 <HandleRadioRxErrorTimeout>
}
 800f50c:	bf00      	nop
 800f50e:	bd80      	pop	{r7, pc}

0800f510 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b084      	sub	sp, #16
 800f514:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f516:	f3ef 8310 	mrs	r3, PRIMASK
 800f51a:	607b      	str	r3, [r7, #4]
  return(result);
 800f51c:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f51e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f520:	b672      	cpsid	i
}
 800f522:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f524:	4b1d      	ldr	r3, [pc, #116]	; (800f59c <LoRaMacHandleIrqEvents+0x8c>)
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f52a:	4b1c      	ldr	r3, [pc, #112]	; (800f59c <LoRaMacHandleIrqEvents+0x8c>)
 800f52c:	2200      	movs	r2, #0
 800f52e:	601a      	str	r2, [r3, #0]
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	f383 8810 	msr	PRIMASK, r3
}
 800f53a:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d027      	beq.n	800f592 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f542:	783b      	ldrb	r3, [r7, #0]
 800f544:	f003 0310 	and.w	r3, r3, #16
 800f548:	b2db      	uxtb	r3, r3
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d001      	beq.n	800f552 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f54e:	f7ff fa07 	bl	800e960 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f552:	783b      	ldrb	r3, [r7, #0]
 800f554:	f003 0308 	and.w	r3, r3, #8
 800f558:	b2db      	uxtb	r3, r3
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d001      	beq.n	800f562 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f55e:	f7ff fabf 	bl	800eae0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f562:	783b      	ldrb	r3, [r7, #0]
 800f564:	f003 0304 	and.w	r3, r3, #4
 800f568:	b2db      	uxtb	r3, r3
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d001      	beq.n	800f572 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f56e:	f7ff feff 	bl	800f370 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f572:	783b      	ldrb	r3, [r7, #0]
 800f574:	f003 0302 	and.w	r3, r3, #2
 800f578:	b2db      	uxtb	r3, r3
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d001      	beq.n	800f582 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f57e:	f7ff ffb7 	bl	800f4f0 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f582:	783b      	ldrb	r3, [r7, #0]
 800f584:	f003 0301 	and.w	r3, r3, #1
 800f588:	b2db      	uxtb	r3, r3
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d001      	beq.n	800f592 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f58e:	f7ff ffb7 	bl	800f500 <ProcessRadioRxTimeout>
        }
    }
}
 800f592:	bf00      	nop
 800f594:	3710      	adds	r7, #16
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	20003b50 	.word	0x20003b50

0800f5a0 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f5a0:	b480      	push	{r7}
 800f5a2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f5a4:	4b08      	ldr	r3, [pc, #32]	; (800f5c8 <LoRaMacIsBusy+0x28>)
 800f5a6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d106      	bne.n	800f5bc <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f5ae:	4b06      	ldr	r3, [pc, #24]	; (800f5c8 <LoRaMacIsBusy+0x28>)
 800f5b0:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f5b4:	2b01      	cmp	r3, #1
 800f5b6:	d101      	bne.n	800f5bc <LoRaMacIsBusy+0x1c>
    {
        return false;
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	e000      	b.n	800f5be <LoRaMacIsBusy+0x1e>
    }
    return true;
 800f5bc:	2301      	movs	r3, #1
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	bc80      	pop	{r7}
 800f5c4:	4770      	bx	lr
 800f5c6:	bf00      	nop
 800f5c8:	20003038 	.word	0x20003038

0800f5cc <LoRaMacEnableRequests>:


static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f5cc:	b480      	push	{r7}
 800f5ce:	b083      	sub	sp, #12
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f5d6:	4a04      	ldr	r2, [pc, #16]	; (800f5e8 <LoRaMacEnableRequests+0x1c>)
 800f5d8:	79fb      	ldrb	r3, [r7, #7]
 800f5da:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800f5de:	bf00      	nop
 800f5e0:	370c      	adds	r7, #12
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	bc80      	pop	{r7}
 800f5e6:	4770      	bx	lr
 800f5e8:	20003038 	.word	0x20003038

0800f5ec <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f5f2:	4b2c      	ldr	r3, [pc, #176]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f5f4:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f5f8:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f5fa:	4b2a      	ldr	r3, [pc, #168]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f5fc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f600:	2b00      	cmp	r3, #0
 800f602:	d14a      	bne.n	800f69a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f604:	4b27      	ldr	r3, [pc, #156]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f606:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f60a:	f003 0301 	and.w	r3, r3, #1
 800f60e:	b2db      	uxtb	r3, r3
 800f610:	2b00      	cmp	r3, #0
 800f612:	d006      	beq.n	800f622 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f614:	4a23      	ldr	r2, [pc, #140]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f616:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f61a:	f36f 0300 	bfc	r3, #0, #1
 800f61e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f622:	4b20      	ldr	r3, [pc, #128]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f624:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f628:	f003 0304 	and.w	r3, r3, #4
 800f62c:	b2db      	uxtb	r3, r3
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d006      	beq.n	800f640 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f632:	4a1c      	ldr	r2, [pc, #112]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f634:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f638:	f36f 0382 	bfc	r3, #2, #1
 800f63c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f640:	2001      	movs	r0, #1
 800f642:	f7ff ffc3 	bl	800f5cc <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f646:	793b      	ldrb	r3, [r7, #4]
 800f648:	f003 0301 	and.w	r3, r3, #1
 800f64c:	b2db      	uxtb	r3, r3
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d005      	beq.n	800f65e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f652:	4b14      	ldr	r3, [pc, #80]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f654:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	4813      	ldr	r0, [pc, #76]	; (800f6a8 <LoRaMacHandleRequestEvents+0xbc>)
 800f65c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f65e:	793b      	ldrb	r3, [r7, #4]
 800f660:	f003 0304 	and.w	r3, r3, #4
 800f664:	b2db      	uxtb	r3, r3
 800f666:	2b00      	cmp	r3, #0
 800f668:	d00e      	beq.n	800f688 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f66a:	4810      	ldr	r0, [pc, #64]	; (800f6ac <LoRaMacHandleRequestEvents+0xc0>)
 800f66c:	f004 faca 	bl	8013c04 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f670:	f004 fb14 	bl	8013c9c <LoRaMacConfirmQueueGetCnt>
 800f674:	4603      	mov	r3, r0
 800f676:	2b00      	cmp	r3, #0
 800f678:	d006      	beq.n	800f688 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f67a:	4a0a      	ldr	r2, [pc, #40]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f67c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f680:	f043 0304 	orr.w	r3, r3, #4
 800f684:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f688:	f003 fdfb 	bl	8013282 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f68c:	4a05      	ldr	r2, [pc, #20]	; (800f6a4 <LoRaMacHandleRequestEvents+0xb8>)
 800f68e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f692:	f36f 1345 	bfc	r3, #5, #1
 800f696:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800f69a:	bf00      	nop
 800f69c:	3708      	adds	r7, #8
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd80      	pop	{r7, pc}
 800f6a2:	bf00      	nop
 800f6a4:	20003038 	.word	0x20003038
 800f6a8:	20003470 	.word	0x20003470
 800f6ac:	20003484 	.word	0x20003484

0800f6b0 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b082      	sub	sp, #8
 800f6b4:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800f6b6:	4b0a      	ldr	r3, [pc, #40]	; (800f6e0 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800f6b8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d10a      	bne.n	800f6d6 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800f6c4:	1dfb      	adds	r3, r7, #7
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f004 f882 	bl	80137d0 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800f6cc:	79fb      	ldrb	r3, [r7, #7]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d001      	beq.n	800f6d6 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800f6d2:	f000 fc81 	bl	800ffd8 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800f6d6:	bf00      	nop
 800f6d8:	3708      	adds	r7, #8
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	bd80      	pop	{r7, pc}
 800f6de:	bf00      	nop
 800f6e0:	20003038 	.word	0x20003038

0800f6e4 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800f6e4:	b580      	push	{r7, lr}
 800f6e6:	b088      	sub	sp, #32
 800f6e8:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800f6ea:	4b25      	ldr	r3, [pc, #148]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f6ec:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f6f0:	f003 0308 	and.w	r3, r3, #8
 800f6f4:	b2db      	uxtb	r3, r3
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d00d      	beq.n	800f716 <LoRaMacHandleIndicationEvents+0x32>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800f6fa:	4a21      	ldr	r2, [pc, #132]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f6fc:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f700:	f36f 03c3 	bfc	r3, #3, #1
 800f704:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800f708:	4b1d      	ldr	r3, [pc, #116]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f70a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f70e:	68db      	ldr	r3, [r3, #12]
 800f710:	491c      	ldr	r1, [pc, #112]	; (800f784 <LoRaMacHandleIndicationEvents+0xa0>)
 800f712:	481d      	ldr	r0, [pc, #116]	; (800f788 <LoRaMacHandleIndicationEvents+0xa4>)
 800f714:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800f716:	4b1a      	ldr	r3, [pc, #104]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f718:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f71c:	f003 0310 	and.w	r3, r3, #16
 800f720:	b2db      	uxtb	r3, r3
 800f722:	2b00      	cmp	r3, #0
 800f724:	d012      	beq.n	800f74c <LoRaMacHandleIndicationEvents+0x68>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800f726:	2307      	movs	r3, #7
 800f728:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f72a:	2300      	movs	r3, #0
 800f72c:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication, &MacCtx.RxStatus );
 800f72e:	4b14      	ldr	r3, [pc, #80]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f730:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f734:	68db      	ldr	r3, [r3, #12]
 800f736:	1d3a      	adds	r2, r7, #4
 800f738:	4912      	ldr	r1, [pc, #72]	; (800f784 <LoRaMacHandleIndicationEvents+0xa0>)
 800f73a:	4610      	mov	r0, r2
 800f73c:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800f73e:	4a10      	ldr	r2, [pc, #64]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f740:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f744:	f36f 1304 	bfc	r3, #4, #1
 800f748:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f74c:	4b0c      	ldr	r3, [pc, #48]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f74e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f752:	f003 0302 	and.w	r3, r3, #2
 800f756:	b2db      	uxtb	r3, r3
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d00d      	beq.n	800f778 <LoRaMacHandleIndicationEvents+0x94>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800f75c:	4a08      	ldr	r2, [pc, #32]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f75e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f762:	f36f 0341 	bfc	r3, #1, #1
 800f766:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800f76a:	4b05      	ldr	r3, [pc, #20]	; (800f780 <LoRaMacHandleIndicationEvents+0x9c>)
 800f76c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f770:	685b      	ldr	r3, [r3, #4]
 800f772:	4904      	ldr	r1, [pc, #16]	; (800f784 <LoRaMacHandleIndicationEvents+0xa0>)
 800f774:	4805      	ldr	r0, [pc, #20]	; (800f78c <LoRaMacHandleIndicationEvents+0xa8>)
 800f776:	4798      	blx	r3
    }
}
 800f778:	bf00      	nop
 800f77a:	3720      	adds	r7, #32
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	20003038 	.word	0x20003038
 800f784:	200034b4 	.word	0x200034b4
 800f788:	20003498 	.word	0x20003498
 800f78c:	20003454 	.word	0x20003454

0800f790 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b082      	sub	sp, #8
 800f794:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f796:	4b32      	ldr	r3, [pc, #200]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f798:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f79c:	f003 0301 	and.w	r3, r3, #1
 800f7a0:	b2db      	uxtb	r3, r3
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d058      	beq.n	800f858 <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f7ae:	4b2c      	ldr	r3, [pc, #176]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f7b0:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d004      	beq.n	800f7c2 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800f7b8:	4b29      	ldr	r3, [pc, #164]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f7ba:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f7be:	2b03      	cmp	r3, #3
 800f7c0:	d104      	bne.n	800f7cc <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800f7c2:	f002 f89f 	bl	8011904 <CheckRetransUnconfirmedUplink>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	71fb      	strb	r3, [r7, #7]
 800f7ca:	e020      	b.n	800f80e <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800f7cc:	4b24      	ldr	r3, [pc, #144]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f7ce:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	d11b      	bne.n	800f80e <LoRaMacHandleMcpsRequest+0x7e>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800f7d6:	4b22      	ldr	r3, [pc, #136]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f7d8:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d014      	beq.n	800f80a <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800f7e0:	f002 f8bc 	bl	801195c <CheckRetransConfirmedUplink>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f7e8:	4b1e      	ldr	r3, [pc, #120]	; (800f864 <LoRaMacHandleMcpsRequest+0xd4>)
 800f7ea:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d10d      	bne.n	800f80e <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 800f7f2:	79fb      	ldrb	r3, [r7, #7]
 800f7f4:	f083 0301 	eor.w	r3, r3, #1
 800f7f8:	b2db      	uxtb	r3, r3
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d002      	beq.n	800f804 <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 800f7fe:	f002 f929 	bl	8011a54 <AckTimeoutRetriesProcess>
 800f802:	e004      	b.n	800f80e <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800f804:	f002 f964 	bl	8011ad0 <AckTimeoutRetriesFinalize>
 800f808:	e001      	b.n	800f80e <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800f80a:	2301      	movs	r3, #1
 800f80c:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800f80e:	79fb      	ldrb	r3, [r7, #7]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00d      	beq.n	800f830 <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800f814:	4814      	ldr	r0, [pc, #80]	; (800f868 <LoRaMacHandleMcpsRequest+0xd8>)
 800f816:	f00d fb31 	bl	801ce7c <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f81a:	4b11      	ldr	r3, [pc, #68]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f81c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f820:	f023 0320 	bic.w	r3, r3, #32
 800f824:	4a0e      	ldr	r2, [pc, #56]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f826:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800f82a:	f002 f8b9 	bl	80119a0 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800f82e:	e013      	b.n	800f858 <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 800f830:	79bb      	ldrb	r3, [r7, #6]
 800f832:	f083 0301 	eor.w	r3, r3, #1
 800f836:	b2db      	uxtb	r3, r3
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d00d      	beq.n	800f858 <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800f83c:	4a08      	ldr	r2, [pc, #32]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f83e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800f842:	f36f 1345 	bfc	r3, #5, #1
 800f846:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800f84a:	4b05      	ldr	r3, [pc, #20]	; (800f860 <LoRaMacHandleMcpsRequest+0xd0>)
 800f84c:	2200      	movs	r2, #0
 800f84e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800f852:	2000      	movs	r0, #0
 800f854:	f000 f97e 	bl	800fb54 <OnTxDelayedTimerEvent>
}
 800f858:	bf00      	nop
 800f85a:	3708      	adds	r7, #8
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}
 800f860:	20003038 	.word	0x20003038
 800f864:	20003540 	.word	0x20003540
 800f868:	200033a0 	.word	0x200033a0

0800f86c <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f870:	4b1b      	ldr	r3, [pc, #108]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f872:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f876:	f003 0304 	and.w	r3, r3, #4
 800f87a:	b2db      	uxtb	r3, r3
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d02c      	beq.n	800f8da <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f880:	2001      	movs	r0, #1
 800f882:	f004 f9a5 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800f886:	4603      	mov	r3, r0
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d012      	beq.n	800f8b2 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f88c:	2001      	movs	r0, #1
 800f88e:	f004 f941 	bl	8013b14 <LoRaMacConfirmQueueGetStatus>
 800f892:	4603      	mov	r3, r0
 800f894:	2b00      	cmp	r3, #0
 800f896:	d103      	bne.n	800f8a0 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f898:	4b11      	ldr	r3, [pc, #68]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f89a:	2200      	movs	r2, #0
 800f89c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f8a0:	4b0f      	ldr	r3, [pc, #60]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f8a2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f8a6:	f023 0302 	bic.w	r3, r3, #2
 800f8aa:	4a0d      	ldr	r2, [pc, #52]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f8ac:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800f8b0:	e013      	b.n	800f8da <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800f8b2:	2005      	movs	r0, #5
 800f8b4:	f004 f98c 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800f8b8:	4603      	mov	r3, r0
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d105      	bne.n	800f8ca <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800f8be:	2006      	movs	r0, #6
 800f8c0:	f004 f986 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800f8c4:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d007      	beq.n	800f8da <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f8ca:	4b05      	ldr	r3, [pc, #20]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f8cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f8d0:	f023 0302 	bic.w	r3, r3, #2
 800f8d4:	4a02      	ldr	r2, [pc, #8]	; (800f8e0 <LoRaMacHandleMlmeRequest+0x74>)
 800f8d6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800f8da:	bf00      	nop
 800f8dc:	bd80      	pop	{r7, pc}
 800f8de:	bf00      	nop
 800f8e0:	20003038 	.word	0x20003038

0800f8e4 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f8e8:	200c      	movs	r0, #12
 800f8ea:	f004 f971 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d019      	beq.n	800f928 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f8f4:	4b0e      	ldr	r3, [pc, #56]	; (800f930 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f8f6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f8fa:	f003 0301 	and.w	r3, r3, #1
 800f8fe:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f900:	2b00      	cmp	r3, #0
 800f902:	d111      	bne.n	800f928 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f904:	4b0a      	ldr	r3, [pc, #40]	; (800f930 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f906:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f90a:	f003 0304 	and.w	r3, r3, #4
 800f90e:	b2db      	uxtb	r3, r3
 800f910:	2b00      	cmp	r3, #0
 800f912:	d009      	beq.n	800f928 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f914:	4b06      	ldr	r3, [pc, #24]	; (800f930 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f916:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f91a:	f023 0302 	bic.w	r3, r3, #2
 800f91e:	4a04      	ldr	r2, [pc, #16]	; (800f930 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f920:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800f924:	2301      	movs	r3, #1
 800f926:	e000      	b.n	800f92a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f928:	2300      	movs	r3, #0
}
 800f92a:	4618      	mov	r0, r3
 800f92c:	bd80      	pop	{r7, pc}
 800f92e:	bf00      	nop
 800f930:	20003038 	.word	0x20003038

0800f934 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800f934:	b480      	push	{r7}
 800f936:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f938:	4b0d      	ldr	r3, [pc, #52]	; (800f970 <LoRaMacCheckForRxAbort+0x3c>)
 800f93a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f93e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f942:	2b00      	cmp	r3, #0
 800f944:	d00f      	beq.n	800f966 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f946:	4b0a      	ldr	r3, [pc, #40]	; (800f970 <LoRaMacCheckForRxAbort+0x3c>)
 800f948:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f94c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f950:	4a07      	ldr	r2, [pc, #28]	; (800f970 <LoRaMacCheckForRxAbort+0x3c>)
 800f952:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f956:	4b06      	ldr	r3, [pc, #24]	; (800f970 <LoRaMacCheckForRxAbort+0x3c>)
 800f958:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f95c:	f023 0302 	bic.w	r3, r3, #2
 800f960:	4a03      	ldr	r2, [pc, #12]	; (800f970 <LoRaMacCheckForRxAbort+0x3c>)
 800f962:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800f966:	bf00      	nop
 800f968:	46bd      	mov	sp, r7
 800f96a:	bc80      	pop	{r7}
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop
 800f970:	20003038 	.word	0x20003038

0800f974 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b084      	sub	sp, #16
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f97c:	2300      	movs	r3, #0
 800f97e:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f980:	2300      	movs	r3, #0
 800f982:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f984:	4b50      	ldr	r3, [pc, #320]	; (800fac8 <LoRaMacHandleNvm+0x154>)
 800f986:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	f040 8098 	bne.w	800fac0 <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2124      	movs	r1, #36	; 0x24
 800f994:	4618      	mov	r0, r3
 800f996:	f009 fac9 	bl	8018f2c <Crc32>
 800f99a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9a0:	68ba      	ldr	r2, [r7, #8]
 800f9a2:	429a      	cmp	r2, r3
 800f9a4:	d006      	beq.n	800f9b4 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	68ba      	ldr	r2, [r7, #8]
 800f9aa:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f9ac:	89fb      	ldrh	r3, [r7, #14]
 800f9ae:	f043 0301 	orr.w	r3, r3, #1
 800f9b2:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	3328      	adds	r3, #40	; 0x28
 800f9b8:	2114      	movs	r1, #20
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	f009 fab6 	bl	8018f2c <Crc32>
 800f9c0:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9c6:	68ba      	ldr	r2, [r7, #8]
 800f9c8:	429a      	cmp	r2, r3
 800f9ca:	d006      	beq.n	800f9da <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	68ba      	ldr	r2, [r7, #8]
 800f9d0:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f9d2:	89fb      	ldrh	r3, [r7, #14]
 800f9d4:	f043 0302 	orr.w	r3, r3, #2
 800f9d8:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	3340      	adds	r3, #64	; 0x40
 800f9de:	21d4      	movs	r1, #212	; 0xd4
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	f009 faa3 	bl	8018f2c <Crc32>
 800f9e6:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f9ee:	68ba      	ldr	r2, [r7, #8]
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	d007      	beq.n	800fa04 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	68ba      	ldr	r2, [r7, #8]
 800f9f8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f9fc:	89fb      	ldrh	r3, [r7, #14]
 800f9fe:	f043 0304 	orr.w	r3, r3, #4
 800fa02:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800fa0a:	21bc      	movs	r1, #188	; 0xbc
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f009 fa8d 	bl	8018f2c <Crc32>
 800fa12:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800fa1a:	68ba      	ldr	r2, [r7, #8]
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	d007      	beq.n	800fa30 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	68ba      	ldr	r2, [r7, #8]
 800fa24:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800fa28:	89fb      	ldrh	r3, [r7, #14]
 800fa2a:	f043 0308 	orr.w	r3, r3, #8
 800fa2e:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800fa36:	21a0      	movs	r1, #160	; 0xa0
 800fa38:	4618      	mov	r0, r3
 800fa3a:	f009 fa77 	bl	8018f2c <Crc32>
 800fa3e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 800fa46:	68ba      	ldr	r2, [r7, #8]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d007      	beq.n	800fa5c <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	68ba      	ldr	r2, [r7, #8]
 800fa50:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800fa54:	89fb      	ldrh	r3, [r7, #14]
 800fa56:	f043 0310 	orr.w	r3, r3, #16
 800fa5a:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800fa62:	f44f 715e 	mov.w	r1, #888	; 0x378
 800fa66:	4618      	mov	r0, r3
 800fa68:	f009 fa60 	bl	8018f2c <Crc32>
 800fa6c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f8d3 35f4 	ldr.w	r3, [r3, #1524]	; 0x5f4
 800fa74:	68ba      	ldr	r2, [r7, #8]
 800fa76:	429a      	cmp	r2, r3
 800fa78:	d007      	beq.n	800fa8a <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	68ba      	ldr	r2, [r7, #8]
 800fa7e:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800fa82:	89fb      	ldrh	r3, [r7, #14]
 800fa84:	f043 0320 	orr.w	r3, r3, #32
 800fa88:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 800fa90:	2114      	movs	r1, #20
 800fa92:	4618      	mov	r0, r3
 800fa94:	f009 fa4a 	bl	8018f2c <Crc32>
 800fa98:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 800faa0:	68ba      	ldr	r2, [r7, #8]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d007      	beq.n	800fab6 <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	68ba      	ldr	r2, [r7, #8]
 800faaa:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800faae:	89fb      	ldrh	r3, [r7, #14]
 800fab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fab4:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800fab6:	89fb      	ldrh	r3, [r7, #14]
 800fab8:	4618      	mov	r0, r3
 800faba:	f001 ffad 	bl	8011a18 <CallNvmDataChangeCallback>
 800fabe:	e000      	b.n	800fac2 <LoRaMacHandleNvm+0x14e>
        return;
 800fac0:	bf00      	nop
}
 800fac2:	3710      	adds	r7, #16
 800fac4:	46bd      	mov	sp, r7
 800fac6:	bd80      	pop	{r7, pc}
 800fac8:	20003038 	.word	0x20003038

0800facc <LoRaMacProcess>:


void LoRaMacProcess( void )
{
 800facc:	b580      	push	{r7, lr}
 800face:	b082      	sub	sp, #8
 800fad0:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800fad2:	2300      	movs	r3, #0
 800fad4:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800fad6:	f7ff fd1b 	bl	800f510 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800fada:	f003 fc36 	bl	801334a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800fade:	4b1b      	ldr	r3, [pc, #108]	; (800fb4c <LoRaMacProcess+0x80>)
 800fae0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800fae4:	f003 0320 	and.w	r3, r3, #32
 800fae8:	b2db      	uxtb	r3, r3
 800faea:	2b00      	cmp	r3, #0
 800faec:	d021      	beq.n	800fb32 <LoRaMacProcess+0x66>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800faee:	2000      	movs	r0, #0
 800faf0:	f7ff fd6c 	bl	800f5cc <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800faf4:	f7ff ff1e 	bl	800f934 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800faf8:	f002 f81e 	bl	8011b38 <IsRequestPending>
 800fafc:	4603      	mov	r3, r0
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d006      	beq.n	800fb10 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800fb02:	f7ff feef 	bl	800f8e4 <LoRaMacCheckForBeaconAcquisition>
 800fb06:	4603      	mov	r3, r0
 800fb08:	461a      	mov	r2, r3
 800fb0a:	79fb      	ldrb	r3, [r7, #7]
 800fb0c:	4313      	orrs	r3, r2
 800fb0e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800fb10:	79fb      	ldrb	r3, [r7, #7]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d103      	bne.n	800fb1e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800fb16:	f7ff fea9 	bl	800f86c <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800fb1a:	f7ff fe39 	bl	800f790 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800fb1e:	f7ff fd65 	bl	800f5ec <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800fb22:	f7ff fdc5 	bl	800f6b0 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacHandleNvm( &Nvm );
 800fb26:	480a      	ldr	r0, [pc, #40]	; (800fb50 <LoRaMacProcess+0x84>)
 800fb28:	f7ff ff24 	bl	800f974 <LoRaMacHandleNvm>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fb2c:	2001      	movs	r0, #1
 800fb2e:	f7ff fd4d 	bl	800f5cc <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800fb32:	f7ff fdd7 	bl	800f6e4 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800fb36:	4b05      	ldr	r3, [pc, #20]	; (800fb4c <LoRaMacProcess+0x80>)
 800fb38:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800fb3c:	2b02      	cmp	r3, #2
 800fb3e:	d101      	bne.n	800fb44 <LoRaMacProcess+0x78>
    {
        OpenContinuousRxCWindow( );
 800fb40:	f001 fb7c 	bl	801123c <OpenContinuousRxCWindow>
    }
}
 800fb44:	bf00      	nop
 800fb46:	3708      	adds	r7, #8
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	bd80      	pop	{r7, pc}
 800fb4c:	20003038 	.word	0x20003038
 800fb50:	20003540 	.word	0x20003540

0800fb54 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b082      	sub	sp, #8
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800fb5c:	4817      	ldr	r0, [pc, #92]	; (800fbbc <OnTxDelayedTimerEvent+0x68>)
 800fb5e:	f00d f98d 	bl	801ce7c <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800fb62:	4b17      	ldr	r3, [pc, #92]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb64:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fb68:	f023 0320 	bic.w	r3, r3, #32
 800fb6c:	4a14      	ldr	r2, [pc, #80]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb6e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800fb72:	2001      	movs	r0, #1
 800fb74:	f001 f8fc 	bl	8010d70 <ScheduleTx>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d018      	beq.n	800fbb0 <OnTxDelayedTimerEvent+0x5c>
 800fb7e:	2b0b      	cmp	r3, #11
 800fb80:	d016      	beq.n	800fbb0 <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800fb82:	4b10      	ldr	r3, [pc, #64]	; (800fbc4 <OnTxDelayedTimerEvent+0x70>)
 800fb84:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800fb88:	b2da      	uxtb	r2, r3
 800fb8a:	4b0d      	ldr	r3, [pc, #52]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb8c:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800fb90:	4b0b      	ldr	r3, [pc, #44]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb92:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800fb96:	4b0a      	ldr	r3, [pc, #40]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb98:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800fb9c:	4b08      	ldr	r3, [pc, #32]	; (800fbc0 <OnTxDelayedTimerEvent+0x6c>)
 800fb9e:	2209      	movs	r2, #9
 800fba0:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800fba4:	2009      	movs	r0, #9
 800fba6:	f003 ffdf 	bl	8013b68 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800fbaa:	f001 fef9 	bl	80119a0 <StopRetransmission>
            break;
 800fbae:	e000      	b.n	800fbb2 <OnTxDelayedTimerEvent+0x5e>
            break;
 800fbb0:	bf00      	nop
        }
    }
}
 800fbb2:	bf00      	nop
 800fbb4:	3708      	adds	r7, #8
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	200033a0 	.word	0x200033a0
 800fbc0:	20003038 	.word	0x20003038
 800fbc4:	20003540 	.word	0x20003540

0800fbc8 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800fbd0:	4b14      	ldr	r3, [pc, #80]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fbd2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800fbd6:	4b13      	ldr	r3, [pc, #76]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fbd8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800fbdc:	4b12      	ldr	r3, [pc, #72]	; (800fc28 <OnRxWindow1TimerEvent+0x60>)
 800fbde:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800fbe2:	b25a      	sxtb	r2, r3
 800fbe4:	4b0f      	ldr	r3, [pc, #60]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fbe6:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fbea:	4b0f      	ldr	r3, [pc, #60]	; (800fc28 <OnRxWindow1TimerEvent+0x60>)
 800fbec:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fbf0:	4b0c      	ldr	r3, [pc, #48]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fbf2:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fbf6:	4b0c      	ldr	r3, [pc, #48]	; (800fc28 <OnRxWindow1TimerEvent+0x60>)
 800fbf8:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fbfc:	4b09      	ldr	r3, [pc, #36]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fbfe:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800fc02:	4b08      	ldr	r3, [pc, #32]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fc04:	2200      	movs	r2, #0
 800fc06:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800fc0a:	4b06      	ldr	r3, [pc, #24]	; (800fc24 <OnRxWindow1TimerEvent+0x5c>)
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800fc12:	4906      	ldr	r1, [pc, #24]	; (800fc2c <OnRxWindow1TimerEvent+0x64>)
 800fc14:	4806      	ldr	r0, [pc, #24]	; (800fc30 <OnRxWindow1TimerEvent+0x68>)
 800fc16:	f001 fae3 	bl	80111e0 <RxWindowSetup>
}
 800fc1a:	bf00      	nop
 800fc1c:	3708      	adds	r7, #8
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}
 800fc22:	bf00      	nop
 800fc24:	20003038 	.word	0x20003038
 800fc28:	20003540 	.word	0x20003540
 800fc2c:	200033f0 	.word	0x200033f0
 800fc30:	200033b8 	.word	0x200033b8

0800fc34 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b082      	sub	sp, #8
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fc3c:	4b16      	ldr	r3, [pc, #88]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc3e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d023      	beq.n	800fc8e <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800fc46:	4b14      	ldr	r3, [pc, #80]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc48:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800fc4c:	4b12      	ldr	r3, [pc, #72]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc4e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800fc52:	4b12      	ldr	r3, [pc, #72]	; (800fc9c <OnRxWindow2TimerEvent+0x68>)
 800fc54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fc56:	4a10      	ldr	r2, [pc, #64]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc58:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fc5c:	4b0f      	ldr	r3, [pc, #60]	; (800fc9c <OnRxWindow2TimerEvent+0x68>)
 800fc5e:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fc62:	4b0d      	ldr	r3, [pc, #52]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc64:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fc68:	4b0c      	ldr	r3, [pc, #48]	; (800fc9c <OnRxWindow2TimerEvent+0x68>)
 800fc6a:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fc6e:	4b0a      	ldr	r3, [pc, #40]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc70:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fc74:	4b08      	ldr	r3, [pc, #32]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc76:	2200      	movs	r2, #0
 800fc78:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800fc7c:	4b06      	ldr	r3, [pc, #24]	; (800fc98 <OnRxWindow2TimerEvent+0x64>)
 800fc7e:	2201      	movs	r2, #1
 800fc80:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800fc84:	4906      	ldr	r1, [pc, #24]	; (800fca0 <OnRxWindow2TimerEvent+0x6c>)
 800fc86:	4807      	ldr	r0, [pc, #28]	; (800fca4 <OnRxWindow2TimerEvent+0x70>)
 800fc88:	f001 faaa 	bl	80111e0 <RxWindowSetup>
 800fc8c:	e000      	b.n	800fc90 <OnRxWindow2TimerEvent+0x5c>
        return;
 800fc8e:	bf00      	nop
}
 800fc90:	3708      	adds	r7, #8
 800fc92:	46bd      	mov	sp, r7
 800fc94:	bd80      	pop	{r7, pc}
 800fc96:	bf00      	nop
 800fc98:	20003038 	.word	0x20003038
 800fc9c:	20003540 	.word	0x20003540
 800fca0:	20003404 	.word	0x20003404
 800fca4:	200033d0 	.word	0x200033d0

0800fca8 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b082      	sub	sp, #8
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800fcb0:	4815      	ldr	r0, [pc, #84]	; (800fd08 <OnAckTimeoutTimerEvent+0x60>)
 800fcb2:	f00d f8e3 	bl	801ce7c <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800fcb6:	4b15      	ldr	r3, [pc, #84]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fcb8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d003      	beq.n	800fcc8 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800fcc0:	4b12      	ldr	r3, [pc, #72]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fcc2:	2201      	movs	r2, #1
 800fcc4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fcc8:	4b11      	ldr	r3, [pc, #68]	; (800fd10 <OnAckTimeoutTimerEvent+0x68>)
 800fcca:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800fcce:	2b02      	cmp	r3, #2
 800fcd0:	d106      	bne.n	800fce0 <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800fcd2:	4a0e      	ldr	r2, [pc, #56]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fcd4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800fcd8:	f043 0320 	orr.w	r3, r3, #32
 800fcdc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800fce0:	4b0a      	ldr	r3, [pc, #40]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fce2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d00a      	beq.n	800fd00 <OnAckTimeoutTimerEvent+0x58>
 800fcea:	4b08      	ldr	r3, [pc, #32]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fcec:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fcf0:	691b      	ldr	r3, [r3, #16]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d004      	beq.n	800fd00 <OnAckTimeoutTimerEvent+0x58>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800fcf6:	4b05      	ldr	r3, [pc, #20]	; (800fd0c <OnAckTimeoutTimerEvent+0x64>)
 800fcf8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fcfc:	691b      	ldr	r3, [r3, #16]
 800fcfe:	4798      	blx	r3
    }
}
 800fd00:	bf00      	nop
 800fd02:	3708      	adds	r7, #8
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	20003430 	.word	0x20003430
 800fd0c:	20003038 	.word	0x20003038
 800fd10:	20003540 	.word	0x20003540

0800fd14 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	60ba      	str	r2, [r7, #8]
 800fd1c:	607b      	str	r3, [r7, #4]
 800fd1e:	4603      	mov	r3, r0
 800fd20:	73fb      	strb	r3, [r7, #15]
 800fd22:	460b      	mov	r3, r1
 800fd24:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d005      	beq.n	800fd38 <GetFCntDown+0x24>
 800fd2c:	69fb      	ldr	r3, [r7, #28]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d002      	beq.n	800fd38 <GetFCntDown+0x24>
 800fd32:	6a3b      	ldr	r3, [r7, #32]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d101      	bne.n	800fd3c <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fd38:	230a      	movs	r3, #10
 800fd3a:	e029      	b.n	800fd90 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800fd3c:	7bfb      	ldrb	r3, [r7, #15]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d016      	beq.n	800fd70 <GetFCntDown+0x5c>
 800fd42:	2b01      	cmp	r3, #1
 800fd44:	d118      	bne.n	800fd78 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800fd46:	79bb      	ldrb	r3, [r7, #6]
 800fd48:	2b01      	cmp	r3, #1
 800fd4a:	d10d      	bne.n	800fd68 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800fd4c:	7bbb      	ldrb	r3, [r7, #14]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d002      	beq.n	800fd58 <GetFCntDown+0x44>
 800fd52:	7bbb      	ldrb	r3, [r7, #14]
 800fd54:	2b03      	cmp	r3, #3
 800fd56:	d103      	bne.n	800fd60 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	2202      	movs	r2, #2
 800fd5c:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800fd5e:	e00d      	b.n	800fd7c <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800fd60:	69fb      	ldr	r3, [r7, #28]
 800fd62:	2201      	movs	r2, #1
 800fd64:	701a      	strb	r2, [r3, #0]
            break;
 800fd66:	e009      	b.n	800fd7c <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800fd68:	69fb      	ldr	r3, [r7, #28]
 800fd6a:	2203      	movs	r2, #3
 800fd6c:	701a      	strb	r2, [r3, #0]
            break;
 800fd6e:	e005      	b.n	800fd7c <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800fd70:	69fb      	ldr	r3, [r7, #28]
 800fd72:	2204      	movs	r2, #4
 800fd74:	701a      	strb	r2, [r3, #0]
            break;
 800fd76:	e001      	b.n	800fd7c <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800fd78:	2305      	movs	r3, #5
 800fd7a:	e009      	b.n	800fd90 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	7818      	ldrb	r0, [r3, #0]
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	89db      	ldrh	r3, [r3, #14]
 800fd84:	461a      	mov	r2, r3
 800fd86:	8b39      	ldrh	r1, [r7, #24]
 800fd88:	6a3b      	ldr	r3, [r7, #32]
 800fd8a:	f004 fb17 	bl	80143bc <LoRaMacCryptoGetFCntDown>
 800fd8e:	4603      	mov	r3, r0
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3710      	adds	r7, #16
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd80      	pop	{r7, pc}

0800fd98 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800fd98:	b5b0      	push	{r4, r5, r7, lr}
 800fd9a:	b084      	sub	sp, #16
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	4603      	mov	r3, r0
 800fda0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fda2:	2303      	movs	r3, #3
 800fda4:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800fda6:	4b61      	ldr	r3, [pc, #388]	; (800ff2c <SwitchClass+0x194>)
 800fda8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800fdac:	2b02      	cmp	r3, #2
 800fdae:	f000 80a5 	beq.w	800fefc <SwitchClass+0x164>
 800fdb2:	2b02      	cmp	r3, #2
 800fdb4:	f300 80b4 	bgt.w	800ff20 <SwitchClass+0x188>
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d003      	beq.n	800fdc4 <SwitchClass+0x2c>
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	f000 808f 	beq.w	800fee0 <SwitchClass+0x148>
 800fdc2:	e0ad      	b.n	800ff20 <SwitchClass+0x188>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800fdc4:	79fb      	ldrb	r3, [r7, #7]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d107      	bne.n	800fdda <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800fdca:	4b58      	ldr	r3, [pc, #352]	; (800ff2c <SwitchClass+0x194>)
 800fdcc:	4a57      	ldr	r2, [pc, #348]	; (800ff2c <SwitchClass+0x194>)
 800fdce:	336c      	adds	r3, #108	; 0x6c
 800fdd0:	3264      	adds	r2, #100	; 0x64
 800fdd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fdd6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800fdda:	79fb      	ldrb	r3, [r7, #7]
 800fddc:	2b01      	cmp	r3, #1
 800fdde:	d10c      	bne.n	800fdfa <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800fde0:	79fb      	ldrb	r3, [r7, #7]
 800fde2:	4618      	mov	r0, r3
 800fde4:	f003 fa53 	bl	801328e <LoRaMacClassBSwitchClass>
 800fde8:	4603      	mov	r3, r0
 800fdea:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800fdec:	7bfb      	ldrb	r3, [r7, #15]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d103      	bne.n	800fdfa <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800fdf2:	4a4e      	ldr	r2, [pc, #312]	; (800ff2c <SwitchClass+0x194>)
 800fdf4:	79fb      	ldrb	r3, [r7, #7]
 800fdf6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
                }
            }

            if( deviceClass == CLASS_C )
 800fdfa:	79fb      	ldrb	r3, [r7, #7]
 800fdfc:	2b02      	cmp	r3, #2
 800fdfe:	f040 808a 	bne.w	800ff16 <SwitchClass+0x17e>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fe02:	4a4a      	ldr	r2, [pc, #296]	; (800ff2c <SwitchClass+0x194>)
 800fe04:	79fb      	ldrb	r3, [r7, #7]
 800fe06:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800fe0a:	4a49      	ldr	r2, [pc, #292]	; (800ff30 <SwitchClass+0x198>)
 800fe0c:	4b48      	ldr	r3, [pc, #288]	; (800ff30 <SwitchClass+0x198>)
 800fe0e:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800fe12:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800fe16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fe18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fe1a:	682b      	ldr	r3, [r5, #0]
 800fe1c:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800fe1e:	4b44      	ldr	r3, [pc, #272]	; (800ff30 <SwitchClass+0x198>)
 800fe20:	2202      	movs	r2, #2
 800fe22:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fe26:	2300      	movs	r3, #0
 800fe28:	73bb      	strb	r3, [r7, #14]
 800fe2a:	e049      	b.n	800fec0 <SwitchClass+0x128>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800fe2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe30:	4a3e      	ldr	r2, [pc, #248]	; (800ff2c <SwitchClass+0x194>)
 800fe32:	212c      	movs	r1, #44	; 0x2c
 800fe34:	fb01 f303 	mul.w	r3, r1, r3
 800fe38:	4413      	add	r3, r2
 800fe3a:	33d2      	adds	r3, #210	; 0xd2
 800fe3c:	781b      	ldrb	r3, [r3, #0]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d038      	beq.n	800feb4 <SwitchClass+0x11c>
                    // TODO: Check multicast channel device class.
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800fe42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe46:	4a39      	ldr	r2, [pc, #228]	; (800ff2c <SwitchClass+0x194>)
 800fe48:	212c      	movs	r1, #44	; 0x2c
 800fe4a:	fb01 f303 	mul.w	r3, r1, r3
 800fe4e:	4413      	add	r3, r2
 800fe50:	33e8      	adds	r3, #232	; 0xe8
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	4a35      	ldr	r2, [pc, #212]	; (800ff2c <SwitchClass+0x194>)
 800fe56:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800fe58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe5c:	4a33      	ldr	r2, [pc, #204]	; (800ff2c <SwitchClass+0x194>)
 800fe5e:	212c      	movs	r1, #44	; 0x2c
 800fe60:	fb01 f303 	mul.w	r3, r1, r3
 800fe64:	4413      	add	r3, r2
 800fe66:	33ec      	adds	r3, #236	; 0xec
 800fe68:	f993 3000 	ldrsb.w	r3, [r3]
 800fe6c:	b2da      	uxtb	r2, r3
 800fe6e:	4b2f      	ldr	r3, [pc, #188]	; (800ff2c <SwitchClass+0x194>)
 800fe70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800fe74:	4b2e      	ldr	r3, [pc, #184]	; (800ff30 <SwitchClass+0x198>)
 800fe76:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800fe7a:	4b2d      	ldr	r3, [pc, #180]	; (800ff30 <SwitchClass+0x198>)
 800fe7c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800fe80:	4b2a      	ldr	r3, [pc, #168]	; (800ff2c <SwitchClass+0x194>)
 800fe82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe84:	4a2a      	ldr	r2, [pc, #168]	; (800ff30 <SwitchClass+0x198>)
 800fe86:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fe8a:	4b28      	ldr	r3, [pc, #160]	; (800ff2c <SwitchClass+0x194>)
 800fe8c:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fe90:	4b27      	ldr	r3, [pc, #156]	; (800ff30 <SwitchClass+0x198>)
 800fe92:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fe96:	4b25      	ldr	r3, [pc, #148]	; (800ff2c <SwitchClass+0x194>)
 800fe98:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fe9c:	4b24      	ldr	r3, [pc, #144]	; (800ff30 <SwitchClass+0x198>)
 800fe9e:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fea2:	4b23      	ldr	r3, [pc, #140]	; (800ff30 <SwitchClass+0x198>)
 800fea4:	2203      	movs	r2, #3
 800fea6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800feaa:	4b21      	ldr	r3, [pc, #132]	; (800ff30 <SwitchClass+0x198>)
 800feac:	2201      	movs	r2, #1
 800feae:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800feb2:	e009      	b.n	800fec8 <SwitchClass+0x130>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800feb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800feb8:	b2db      	uxtb	r3, r3
 800feba:	3301      	adds	r3, #1
 800febc:	b2db      	uxtb	r3, r3
 800febe:	73bb      	strb	r3, [r7, #14]
 800fec0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	ddb1      	ble.n	800fe2c <SwitchClass+0x94>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800fec8:	4b19      	ldr	r3, [pc, #100]	; (800ff30 <SwitchClass+0x198>)
 800feca:	2200      	movs	r2, #0
 800fecc:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800fed0:	4b18      	ldr	r3, [pc, #96]	; (800ff34 <SwitchClass+0x19c>)
 800fed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fed4:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800fed6:	f001 f9b1 	bl	801123c <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800feda:	2300      	movs	r3, #0
 800fedc:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fede:	e01a      	b.n	800ff16 <SwitchClass+0x17e>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800fee0:	79fb      	ldrb	r3, [r7, #7]
 800fee2:	4618      	mov	r0, r3
 800fee4:	f003 f9d3 	bl	801328e <LoRaMacClassBSwitchClass>
 800fee8:	4603      	mov	r3, r0
 800feea:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800feec:	7bfb      	ldrb	r3, [r7, #15]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d113      	bne.n	800ff1a <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fef2:	4a0e      	ldr	r2, [pc, #56]	; (800ff2c <SwitchClass+0x194>)
 800fef4:	79fb      	ldrb	r3, [r7, #7]
 800fef6:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
            }
            break;
 800fefa:	e00e      	b.n	800ff1a <SwitchClass+0x182>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800fefc:	79fb      	ldrb	r3, [r7, #7]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d10d      	bne.n	800ff1e <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800ff02:	4a0a      	ldr	r2, [pc, #40]	; (800ff2c <SwitchClass+0x194>)
 800ff04:	79fb      	ldrb	r3, [r7, #7]
 800ff06:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800ff0a:	4b0a      	ldr	r3, [pc, #40]	; (800ff34 <SwitchClass+0x19c>)
 800ff0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff0e:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800ff10:	2300      	movs	r3, #0
 800ff12:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800ff14:	e003      	b.n	800ff1e <SwitchClass+0x186>
            break;
 800ff16:	bf00      	nop
 800ff18:	e002      	b.n	800ff20 <SwitchClass+0x188>
            break;
 800ff1a:	bf00      	nop
 800ff1c:	e000      	b.n	800ff20 <SwitchClass+0x188>
            break;
 800ff1e:	bf00      	nop
        }
    }

    return status;
 800ff20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff22:	4618      	mov	r0, r3
 800ff24:	3710      	adds	r7, #16
 800ff26:	46bd      	mov	sp, r7
 800ff28:	bdb0      	pop	{r4, r5, r7, pc}
 800ff2a:	bf00      	nop
 800ff2c:	20003540 	.word	0x20003540
 800ff30:	20003038 	.word	0x20003038
 800ff34:	0801e560 	.word	0x0801e560

0800ff38 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b086      	sub	sp, #24
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	4603      	mov	r3, r0
 800ff40:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800ff42:	4b10      	ldr	r3, [pc, #64]	; (800ff84 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ff44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ff48:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800ff4a:	79fb      	ldrb	r3, [r7, #7]
 800ff4c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ff4e:	230d      	movs	r3, #13
 800ff50:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ff52:	4b0c      	ldr	r3, [pc, #48]	; (800ff84 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ff54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d001      	beq.n	800ff60 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ff5c:	230e      	movs	r3, #14
 800ff5e:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ff60:	4b08      	ldr	r3, [pc, #32]	; (800ff84 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ff62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ff66:	f107 0210 	add.w	r2, r7, #16
 800ff6a:	4611      	mov	r1, r2
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	f005 f8b8 	bl	80150e2 <RegionGetPhyParam>
 800ff72:	4603      	mov	r3, r0
 800ff74:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	b2db      	uxtb	r3, r3
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3718      	adds	r7, #24
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop
 800ff84:	20003540 	.word	0x20003540

0800ff88 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b084      	sub	sp, #16
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	4603      	mov	r3, r0
 800ff90:	71fb      	strb	r3, [r7, #7]
 800ff92:	460b      	mov	r3, r1
 800ff94:	71bb      	strb	r3, [r7, #6]
 800ff96:	4613      	mov	r3, r2
 800ff98:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800ffa2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	f7ff ffc6 	bl	800ff38 <GetMaxAppPayloadWithoutFOptsLength>
 800ffac:	4603      	mov	r3, r0
 800ffae:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800ffb0:	79fb      	ldrb	r3, [r7, #7]
 800ffb2:	b29a      	uxth	r2, r3
 800ffb4:	797b      	ldrb	r3, [r7, #5]
 800ffb6:	b29b      	uxth	r3, r3
 800ffb8:	4413      	add	r3, r2
 800ffba:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800ffbc:	89ba      	ldrh	r2, [r7, #12]
 800ffbe:	89fb      	ldrh	r3, [r7, #14]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d804      	bhi.n	800ffce <ValidatePayloadLength+0x46>
 800ffc4:	89bb      	ldrh	r3, [r7, #12]
 800ffc6:	2bff      	cmp	r3, #255	; 0xff
 800ffc8:	d801      	bhi.n	800ffce <ValidatePayloadLength+0x46>
    {
        return true;
 800ffca:	2301      	movs	r3, #1
 800ffcc:	e000      	b.n	800ffd0 <ValidatePayloadLength+0x48>
    }
    return false;
 800ffce:	2300      	movs	r3, #0
}
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	3710      	adds	r7, #16
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	bd80      	pop	{r7, pc}

0800ffd8 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800ffd8:	b480      	push	{r7}
 800ffda:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800ffdc:	4a05      	ldr	r2, [pc, #20]	; (800fff4 <SetMlmeScheduleUplinkIndication+0x1c>)
 800ffde:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ffe2:	f043 0310 	orr.w	r3, r3, #16
 800ffe6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800ffea:	bf00      	nop
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bc80      	pop	{r7}
 800fff0:	4770      	bx	lr
 800fff2:	bf00      	nop
 800fff4:	20003038 	.word	0x20003038

0800fff8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800fff8:	b590      	push	{r4, r7, lr}
 800fffa:	b0a5      	sub	sp, #148	; 0x94
 800fffc:	af02      	add	r7, sp, #8
 800fffe:	6078      	str	r0, [r7, #4]
 8010000:	4608      	mov	r0, r1
 8010002:	4611      	mov	r1, r2
 8010004:	461a      	mov	r2, r3
 8010006:	4603      	mov	r3, r0
 8010008:	70fb      	strb	r3, [r7, #3]
 801000a:	460b      	mov	r3, r1
 801000c:	70bb      	strb	r3, [r7, #2]
 801000e:	4613      	mov	r3, r2
 8010010:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8010012:	2300      	movs	r3, #0
 8010014:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8010018:	2300      	movs	r3, #0
 801001a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801001e:	2300      	movs	r3, #0
 8010020:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 8010024:	f000 bc73 	b.w	801090e <ProcessMacCommands+0x916>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8010028:	78fb      	ldrb	r3, [r7, #3]
 801002a:	687a      	ldr	r2, [r7, #4]
 801002c:	4413      	add	r3, r2
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	4618      	mov	r0, r3
 8010032:	f003 fbf5 	bl	8013820 <LoRaMacCommandsGetCmdSize>
 8010036:	4603      	mov	r3, r0
 8010038:	461a      	mov	r2, r3
 801003a:	78fb      	ldrb	r3, [r7, #3]
 801003c:	441a      	add	r2, r3
 801003e:	78bb      	ldrb	r3, [r7, #2]
 8010040:	429a      	cmp	r2, r3
 8010042:	f300 846a 	bgt.w	801091a <ProcessMacCommands+0x922>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8010046:	78fb      	ldrb	r3, [r7, #3]
 8010048:	1c5a      	adds	r2, r3, #1
 801004a:	70fa      	strb	r2, [r7, #3]
 801004c:	461a      	mov	r2, r3
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	4413      	add	r3, r2
 8010052:	781b      	ldrb	r3, [r3, #0]
 8010054:	3b02      	subs	r3, #2
 8010056:	2b11      	cmp	r3, #17
 8010058:	f200 8461 	bhi.w	801091e <ProcessMacCommands+0x926>
 801005c:	a201      	add	r2, pc, #4	; (adr r2, 8010064 <ProcessMacCommands+0x6c>)
 801005e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010062:	bf00      	nop
 8010064:	080100ad 	.word	0x080100ad
 8010068:	080100ef 	.word	0x080100ef
 801006c:	0801020b 	.word	0x0801020b
 8010070:	08010249 	.word	0x08010249
 8010074:	08010339 	.word	0x08010339
 8010078:	08010395 	.word	0x08010395
 801007c:	08010451 	.word	0x08010451
 8010080:	080104ab 	.word	0x080104ab
 8010084:	0801058f 	.word	0x0801058f
 8010088:	0801091f 	.word	0x0801091f
 801008c:	0801091f 	.word	0x0801091f
 8010090:	08010639 	.word	0x08010639
 8010094:	0801091f 	.word	0x0801091f
 8010098:	0801091f 	.word	0x0801091f
 801009c:	0801074f 	.word	0x0801074f
 80100a0:	08010783 	.word	0x08010783
 80100a4:	08010813 	.word	0x08010813
 80100a8:	08010889 	.word	0x08010889
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 80100ac:	2004      	movs	r0, #4
 80100ae:	f003 fd8f 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 80100b2:	4603      	mov	r3, r0
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	f000 842a 	beq.w	801090e <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 80100ba:	2104      	movs	r1, #4
 80100bc:	2000      	movs	r0, #0
 80100be:	f003 fcfb 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80100c2:	78fb      	ldrb	r3, [r7, #3]
 80100c4:	1c5a      	adds	r2, r3, #1
 80100c6:	70fa      	strb	r2, [r7, #3]
 80100c8:	461a      	mov	r2, r3
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	4413      	add	r3, r2
 80100ce:	781a      	ldrb	r2, [r3, #0]
 80100d0:	4bad      	ldr	r3, [pc, #692]	; (8010388 <ProcessMacCommands+0x390>)
 80100d2:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80100d6:	78fb      	ldrb	r3, [r7, #3]
 80100d8:	1c5a      	adds	r2, r3, #1
 80100da:	70fa      	strb	r2, [r7, #3]
 80100dc:	461a      	mov	r2, r3
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	4413      	add	r3, r2
 80100e2:	781a      	ldrb	r2, [r3, #0]
 80100e4:	4ba8      	ldr	r3, [pc, #672]	; (8010388 <ProcessMacCommands+0x390>)
 80100e6:	f883 2455 	strb.w	r2, [r3, #1109]	; 0x455
                }
                break;
 80100ea:	f000 bc10 	b.w	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 80100ee:	2300      	movs	r3, #0
 80100f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 80100f4:	2300      	movs	r3, #0
 80100f6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 80100fa:	2300      	movs	r3, #0
 80100fc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010100:	2300      	movs	r3, #0
 8010102:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 8010106:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 801010a:	f083 0301 	eor.w	r3, r3, #1
 801010e:	b2db      	uxtb	r3, r3
 8010110:	2b00      	cmp	r3, #0
 8010112:	d078      	beq.n	8010206 <ProcessMacCommands+0x20e>
                {
                    adrBlockFound = true;
 8010114:	2301      	movs	r3, #1
 8010116:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 801011a:	78fb      	ldrb	r3, [r7, #3]
 801011c:	3b01      	subs	r3, #1
 801011e:	687a      	ldr	r2, [r7, #4]
 8010120:	4413      	add	r3, r2
 8010122:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010124:	78ba      	ldrb	r2, [r7, #2]
 8010126:	78fb      	ldrb	r3, [r7, #3]
 8010128:	1ad3      	subs	r3, r2, r3
 801012a:	b2db      	uxtb	r3, r3
 801012c:	3301      	adds	r3, #1
 801012e:	b2db      	uxtb	r3, r3
 8010130:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010134:	4b95      	ldr	r3, [pc, #596]	; (801038c <ProcessMacCommands+0x394>)
 8010136:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 801013a:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801013e:	4b93      	ldr	r3, [pc, #588]	; (801038c <ProcessMacCommands+0x394>)
 8010140:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010144:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8010148:	4b90      	ldr	r3, [pc, #576]	; (801038c <ProcessMacCommands+0x394>)
 801014a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801014e:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010152:	4b8e      	ldr	r3, [pc, #568]	; (801038c <ProcessMacCommands+0x394>)
 8010154:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8010158:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801015c:	4b8b      	ldr	r3, [pc, #556]	; (801038c <ProcessMacCommands+0x394>)
 801015e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8010162:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010166:	4b89      	ldr	r3, [pc, #548]	; (801038c <ProcessMacCommands+0x394>)
 8010168:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 801016c:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 801016e:	4b87      	ldr	r3, [pc, #540]	; (801038c <ProcessMacCommands+0x394>)
 8010170:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010174:	f107 0456 	add.w	r4, r7, #86	; 0x56
 8010178:	f107 0257 	add.w	r2, r7, #87	; 0x57
 801017c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010180:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8010184:	9301      	str	r3, [sp, #4]
 8010186:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801018a:	9300      	str	r3, [sp, #0]
 801018c:	4623      	mov	r3, r4
 801018e:	f005 f8af 	bl	80152f0 <RegionLinkAdrReq>
 8010192:	4603      	mov	r3, r0
 8010194:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 8010198:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801019c:	f003 0307 	and.w	r3, r3, #7
 80101a0:	2b07      	cmp	r3, #7
 80101a2:	d10e      	bne.n	80101c2 <ProcessMacCommands+0x1ca>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 80101a4:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 80101a8:	4b78      	ldr	r3, [pc, #480]	; (801038c <ProcessMacCommands+0x394>)
 80101aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 80101ae:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 80101b2:	4b76      	ldr	r3, [pc, #472]	; (801038c <ProcessMacCommands+0x394>)
 80101b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 80101b8:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80101bc:	4b73      	ldr	r3, [pc, #460]	; (801038c <ProcessMacCommands+0x394>)
 80101be:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80101c2:	2300      	movs	r3, #0
 80101c4:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80101c8:	e00b      	b.n	80101e2 <ProcessMacCommands+0x1ea>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 80101ca:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 80101ce:	2201      	movs	r2, #1
 80101d0:	4619      	mov	r1, r3
 80101d2:	2003      	movs	r0, #3
 80101d4:	f003 f9d4 	bl	8013580 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80101d8:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80101dc:	3301      	adds	r3, #1
 80101de:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80101e2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80101e6:	4a6a      	ldr	r2, [pc, #424]	; (8010390 <ProcessMacCommands+0x398>)
 80101e8:	fba2 2303 	umull	r2, r3, r2, r3
 80101ec:	089b      	lsrs	r3, r3, #2
 80101ee:	b2db      	uxtb	r3, r3
 80101f0:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 80101f4:	429a      	cmp	r2, r3
 80101f6:	d3e8      	bcc.n	80101ca <ProcessMacCommands+0x1d2>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 80101f8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80101fc:	78fb      	ldrb	r3, [r7, #3]
 80101fe:	4413      	add	r3, r2
 8010200:	b2db      	uxtb	r3, r3
 8010202:	3b01      	subs	r3, #1
 8010204:	70fb      	strb	r3, [r7, #3]
                }
                break;
 8010206:	bf00      	nop
 8010208:	e381      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 801020a:	78fb      	ldrb	r3, [r7, #3]
 801020c:	1c5a      	adds	r2, r3, #1
 801020e:	70fa      	strb	r2, [r7, #3]
 8010210:	461a      	mov	r2, r3
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	4413      	add	r3, r2
 8010216:	781b      	ldrb	r3, [r3, #0]
 8010218:	f003 030f 	and.w	r3, r3, #15
 801021c:	b2da      	uxtb	r2, r3
 801021e:	4b5b      	ldr	r3, [pc, #364]	; (801038c <ProcessMacCommands+0x394>)
 8010220:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010224:	4b59      	ldr	r3, [pc, #356]	; (801038c <ProcessMacCommands+0x394>)
 8010226:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 801022a:	461a      	mov	r2, r3
 801022c:	2301      	movs	r3, #1
 801022e:	4093      	lsls	r3, r2
 8010230:	b29a      	uxth	r2, r3
 8010232:	4b56      	ldr	r3, [pc, #344]	; (801038c <ProcessMacCommands+0x394>)
 8010234:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010238:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801023c:	2200      	movs	r2, #0
 801023e:	4619      	mov	r1, r3
 8010240:	2004      	movs	r0, #4
 8010242:	f003 f99d 	bl	8013580 <LoRaMacCommandsAddCmd>
                break;
 8010246:	e362      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010248:	2307      	movs	r3, #7
 801024a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801024e:	78fb      	ldrb	r3, [r7, #3]
 8010250:	687a      	ldr	r2, [r7, #4]
 8010252:	4413      	add	r3, r2
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	091b      	lsrs	r3, r3, #4
 8010258:	b2db      	uxtb	r3, r3
 801025a:	b25b      	sxtb	r3, r3
 801025c:	f003 0307 	and.w	r3, r3, #7
 8010260:	b25b      	sxtb	r3, r3
 8010262:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010266:	78fb      	ldrb	r3, [r7, #3]
 8010268:	687a      	ldr	r2, [r7, #4]
 801026a:	4413      	add	r3, r2
 801026c:	781b      	ldrb	r3, [r3, #0]
 801026e:	b25b      	sxtb	r3, r3
 8010270:	f003 030f 	and.w	r3, r3, #15
 8010274:	b25b      	sxtb	r3, r3
 8010276:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 801027a:	78fb      	ldrb	r3, [r7, #3]
 801027c:	3301      	adds	r3, #1
 801027e:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010280:	78fb      	ldrb	r3, [r7, #3]
 8010282:	1c5a      	adds	r2, r3, #1
 8010284:	70fa      	strb	r2, [r7, #3]
 8010286:	461a      	mov	r2, r3
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	4413      	add	r3, r2
 801028c:	781b      	ldrb	r3, [r3, #0]
 801028e:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010290:	78fb      	ldrb	r3, [r7, #3]
 8010292:	1c5a      	adds	r2, r3, #1
 8010294:	70fa      	strb	r2, [r7, #3]
 8010296:	461a      	mov	r2, r3
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	4413      	add	r3, r2
 801029c:	781b      	ldrb	r3, [r3, #0]
 801029e:	021a      	lsls	r2, r3, #8
 80102a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80102a2:	4313      	orrs	r3, r2
 80102a4:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80102a6:	78fb      	ldrb	r3, [r7, #3]
 80102a8:	1c5a      	adds	r2, r3, #1
 80102aa:	70fa      	strb	r2, [r7, #3]
 80102ac:	461a      	mov	r2, r3
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	4413      	add	r3, r2
 80102b2:	781b      	ldrb	r3, [r3, #0]
 80102b4:	041a      	lsls	r2, r3, #16
 80102b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80102b8:	4313      	orrs	r3, r2
 80102ba:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 80102bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80102be:	2264      	movs	r2, #100	; 0x64
 80102c0:	fb02 f303 	mul.w	r3, r2, r3
 80102c4:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80102c6:	4b31      	ldr	r3, [pc, #196]	; (801038c <ProcessMacCommands+0x394>)
 80102c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80102cc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80102d0:	4611      	mov	r1, r2
 80102d2:	4618      	mov	r0, r3
 80102d4:	f005 f833 	bl	801533e <RegionRxParamSetupReq>
 80102d8:	4603      	mov	r3, r0
 80102da:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80102de:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80102e2:	f003 0307 	and.w	r3, r3, #7
 80102e6:	2b07      	cmp	r3, #7
 80102e8:	d117      	bne.n	801031a <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80102ea:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80102ee:	b2da      	uxtb	r2, r3
 80102f0:	4b26      	ldr	r3, [pc, #152]	; (801038c <ProcessMacCommands+0x394>)
 80102f2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80102f6:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80102fa:	b2da      	uxtb	r2, r3
 80102fc:	4b23      	ldr	r3, [pc, #140]	; (801038c <ProcessMacCommands+0x394>)
 80102fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8010302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010304:	4a21      	ldr	r2, [pc, #132]	; (801038c <ProcessMacCommands+0x394>)
 8010306:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010308:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801030a:	4a20      	ldr	r2, [pc, #128]	; (801038c <ProcessMacCommands+0x394>)
 801030c:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801030e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8010312:	b2da      	uxtb	r2, r3
 8010314:	4b1d      	ldr	r3, [pc, #116]	; (801038c <ProcessMacCommands+0x394>)
 8010316:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 801031a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801031e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8010322:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010326:	2201      	movs	r2, #1
 8010328:	4619      	mov	r1, r3
 801032a:	2005      	movs	r0, #5
 801032c:	f003 f928 	bl	8013580 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8010330:	f7ff fe52 	bl	800ffd8 <SetMlmeScheduleUplinkIndication>
                break;
 8010334:	bf00      	nop
 8010336:	e2ea      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010338:	23ff      	movs	r3, #255	; 0xff
 801033a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 801033e:	4b12      	ldr	r3, [pc, #72]	; (8010388 <ProcessMacCommands+0x390>)
 8010340:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010344:	2b00      	cmp	r3, #0
 8010346:	d00d      	beq.n	8010364 <ProcessMacCommands+0x36c>
 8010348:	4b0f      	ldr	r3, [pc, #60]	; (8010388 <ProcessMacCommands+0x390>)
 801034a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d007      	beq.n	8010364 <ProcessMacCommands+0x36c>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010354:	4b0c      	ldr	r3, [pc, #48]	; (8010388 <ProcessMacCommands+0x390>)
 8010356:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	4798      	blx	r3
 801035e:	4603      	mov	r3, r0
 8010360:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010364:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8010368:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 801036c:	787b      	ldrb	r3, [r7, #1]
 801036e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010372:	b2db      	uxtb	r3, r3
 8010374:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010378:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801037c:	2202      	movs	r2, #2
 801037e:	4619      	mov	r1, r3
 8010380:	2006      	movs	r0, #6
 8010382:	f003 f8fd 	bl	8013580 <LoRaMacCommandsAddCmd>
                break;
 8010386:	e2c2      	b.n	801090e <ProcessMacCommands+0x916>
 8010388:	20003038 	.word	0x20003038
 801038c:	20003540 	.word	0x20003540
 8010390:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010394:	2303      	movs	r3, #3
 8010396:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 801039a:	78fb      	ldrb	r3, [r7, #3]
 801039c:	1c5a      	adds	r2, r3, #1
 801039e:	70fa      	strb	r2, [r7, #3]
 80103a0:	461a      	mov	r2, r3
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	4413      	add	r3, r2
 80103a6:	781b      	ldrb	r3, [r3, #0]
 80103a8:	b25b      	sxtb	r3, r3
 80103aa:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 80103ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80103b2:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80103b4:	78fb      	ldrb	r3, [r7, #3]
 80103b6:	1c5a      	adds	r2, r3, #1
 80103b8:	70fa      	strb	r2, [r7, #3]
 80103ba:	461a      	mov	r2, r3
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	4413      	add	r3, r2
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80103c4:	78fb      	ldrb	r3, [r7, #3]
 80103c6:	1c5a      	adds	r2, r3, #1
 80103c8:	70fa      	strb	r2, [r7, #3]
 80103ca:	461a      	mov	r2, r3
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	4413      	add	r3, r2
 80103d0:	781b      	ldrb	r3, [r3, #0]
 80103d2:	021a      	lsls	r2, r3, #8
 80103d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d6:	4313      	orrs	r3, r2
 80103d8:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80103da:	78fb      	ldrb	r3, [r7, #3]
 80103dc:	1c5a      	adds	r2, r3, #1
 80103de:	70fa      	strb	r2, [r7, #3]
 80103e0:	461a      	mov	r2, r3
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	4413      	add	r3, r2
 80103e6:	781b      	ldrb	r3, [r3, #0]
 80103e8:	041a      	lsls	r2, r3, #16
 80103ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ec:	4313      	orrs	r3, r2
 80103ee:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 80103f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103f2:	2264      	movs	r2, #100	; 0x64
 80103f4:	fb02 f303 	mul.w	r3, r2, r3
 80103f8:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 80103fa:	2300      	movs	r3, #0
 80103fc:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80103fe:	78fb      	ldrb	r3, [r7, #3]
 8010400:	1c5a      	adds	r2, r3, #1
 8010402:	70fa      	strb	r2, [r7, #3]
 8010404:	461a      	mov	r2, r3
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	4413      	add	r3, r2
 801040a:	781b      	ldrb	r3, [r3, #0]
 801040c:	b25b      	sxtb	r3, r3
 801040e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8010412:	4b87      	ldr	r3, [pc, #540]	; (8010630 <ProcessMacCommands+0x638>)
 8010414:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010418:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801041c:	4611      	mov	r1, r2
 801041e:	4618      	mov	r0, r3
 8010420:	f004 ffa8 	bl	8015374 <RegionNewChannelReq>
 8010424:	4603      	mov	r3, r0
 8010426:	b2db      	uxtb	r3, r3
 8010428:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 801042c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010430:	b25b      	sxtb	r3, r3
 8010432:	2b00      	cmp	r3, #0
 8010434:	db0a      	blt.n	801044c <ProcessMacCommands+0x454>
                {
                    macCmdPayload[0] = status;
 8010436:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801043a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 801043e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010442:	2201      	movs	r2, #1
 8010444:	4619      	mov	r1, r3
 8010446:	2007      	movs	r0, #7
 8010448:	f003 f89a 	bl	8013580 <LoRaMacCommandsAddCmd>
                }
                break;
 801044c:	bf00      	nop
 801044e:	e25e      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010450:	78fb      	ldrb	r3, [r7, #3]
 8010452:	1c5a      	adds	r2, r3, #1
 8010454:	70fa      	strb	r2, [r7, #3]
 8010456:	461a      	mov	r2, r3
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	4413      	add	r3, r2
 801045c:	781b      	ldrb	r3, [r3, #0]
 801045e:	f003 030f 	and.w	r3, r3, #15
 8010462:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8010466:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801046a:	2b00      	cmp	r3, #0
 801046c:	d104      	bne.n	8010478 <ProcessMacCommands+0x480>
                {
                    delay++;
 801046e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8010472:	3301      	adds	r3, #1
 8010474:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010478:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 801047c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010480:	fb02 f303 	mul.w	r3, r2, r3
 8010484:	461a      	mov	r2, r3
 8010486:	4b6a      	ldr	r3, [pc, #424]	; (8010630 <ProcessMacCommands+0x638>)
 8010488:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 801048a:	4b69      	ldr	r3, [pc, #420]	; (8010630 <ProcessMacCommands+0x638>)
 801048c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801048e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8010492:	4a67      	ldr	r2, [pc, #412]	; (8010630 <ProcessMacCommands+0x638>)
 8010494:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010496:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801049a:	2200      	movs	r2, #0
 801049c:	4619      	mov	r1, r3
 801049e:	2008      	movs	r0, #8
 80104a0:	f003 f86e 	bl	8013580 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 80104a4:	f7ff fd98 	bl	800ffd8 <SetMlmeScheduleUplinkIndication>
                break;
 80104a8:	e231      	b.n	801090e <ProcessMacCommands+0x916>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80104aa:	78fb      	ldrb	r3, [r7, #3]
 80104ac:	1c5a      	adds	r2, r3, #1
 80104ae:	70fa      	strb	r2, [r7, #3]
 80104b0:	461a      	mov	r2, r3
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	4413      	add	r3, r2
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80104bc:	2300      	movs	r3, #0
 80104be:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80104c2:	2300      	movs	r3, #0
 80104c4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80104c8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80104cc:	f003 0320 	and.w	r3, r3, #32
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d002      	beq.n	80104da <ProcessMacCommands+0x4e2>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80104d4:	2301      	movs	r3, #1
 80104d6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80104da:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80104de:	f003 0310 	and.w	r3, r3, #16
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d002      	beq.n	80104ec <ProcessMacCommands+0x4f4>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80104e6:	2301      	movs	r3, #1
 80104e8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80104ec:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80104f0:	f003 030f 	and.w	r3, r3, #15
 80104f4:	b2db      	uxtb	r3, r3
 80104f6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80104fa:	4b4d      	ldr	r3, [pc, #308]	; (8010630 <ProcessMacCommands+0x638>)
 80104fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010500:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8010504:	4611      	mov	r1, r2
 8010506:	4618      	mov	r0, r3
 8010508:	f004 ff4f 	bl	80153aa <RegionTxParamSetupReq>
 801050c:	4603      	mov	r3, r0
 801050e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010512:	d03a      	beq.n	801058a <ProcessMacCommands+0x592>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010514:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8010518:	4b45      	ldr	r3, [pc, #276]	; (8010630 <ProcessMacCommands+0x638>)
 801051a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 801051e:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8010522:	4b43      	ldr	r3, [pc, #268]	; (8010630 <ProcessMacCommands+0x638>)
 8010524:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010528:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801052c:	461a      	mov	r2, r3
 801052e:	4b41      	ldr	r3, [pc, #260]	; (8010634 <ProcessMacCommands+0x63c>)
 8010530:	5c9b      	ldrb	r3, [r3, r2]
 8010532:	4618      	mov	r0, r3
 8010534:	f7f0 f94e 	bl	80007d4 <__aeabi_ui2f>
 8010538:	4603      	mov	r3, r0
 801053a:	4a3d      	ldr	r2, [pc, #244]	; (8010630 <ProcessMacCommands+0x638>)
 801053c:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 801053e:	2302      	movs	r3, #2
 8010540:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010544:	4b3a      	ldr	r3, [pc, #232]	; (8010630 <ProcessMacCommands+0x638>)
 8010546:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801054a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801054e:	4b38      	ldr	r3, [pc, #224]	; (8010630 <ProcessMacCommands+0x638>)
 8010550:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010554:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8010558:	4611      	mov	r1, r2
 801055a:	4618      	mov	r0, r3
 801055c:	f004 fdc1 	bl	80150e2 <RegionGetPhyParam>
 8010560:	4603      	mov	r3, r0
 8010562:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010566:	b25a      	sxtb	r2, r3
 8010568:	4b31      	ldr	r3, [pc, #196]	; (8010630 <ProcessMacCommands+0x638>)
 801056a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801056e:	4293      	cmp	r3, r2
 8010570:	bfb8      	it	lt
 8010572:	4613      	movlt	r3, r2
 8010574:	b25a      	sxtb	r2, r3
 8010576:	4b2e      	ldr	r3, [pc, #184]	; (8010630 <ProcessMacCommands+0x638>)
 8010578:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 801057c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010580:	2200      	movs	r2, #0
 8010582:	4619      	mov	r1, r3
 8010584:	2009      	movs	r0, #9
 8010586:	f002 fffb 	bl	8013580 <LoRaMacCommandsAddCmd>
                }
                break;
 801058a:	bf00      	nop
 801058c:	e1bf      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 801058e:	2303      	movs	r3, #3
 8010590:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8010594:	78fb      	ldrb	r3, [r7, #3]
 8010596:	1c5a      	adds	r2, r3, #1
 8010598:	70fa      	strb	r2, [r7, #3]
 801059a:	461a      	mov	r2, r3
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	4413      	add	r3, r2
 80105a0:	781b      	ldrb	r3, [r3, #0]
 80105a2:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80105a6:	78fb      	ldrb	r3, [r7, #3]
 80105a8:	1c5a      	adds	r2, r3, #1
 80105aa:	70fa      	strb	r2, [r7, #3]
 80105ac:	461a      	mov	r2, r3
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	4413      	add	r3, r2
 80105b2:	781b      	ldrb	r3, [r3, #0]
 80105b4:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80105b6:	78fb      	ldrb	r3, [r7, #3]
 80105b8:	1c5a      	adds	r2, r3, #1
 80105ba:	70fa      	strb	r2, [r7, #3]
 80105bc:	461a      	mov	r2, r3
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	4413      	add	r3, r2
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	021a      	lsls	r2, r3, #8
 80105c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105c8:	4313      	orrs	r3, r2
 80105ca:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80105cc:	78fb      	ldrb	r3, [r7, #3]
 80105ce:	1c5a      	adds	r2, r3, #1
 80105d0:	70fa      	strb	r2, [r7, #3]
 80105d2:	461a      	mov	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	4413      	add	r3, r2
 80105d8:	781b      	ldrb	r3, [r3, #0]
 80105da:	041a      	lsls	r2, r3, #16
 80105dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105de:	4313      	orrs	r3, r2
 80105e0:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80105e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105e4:	2264      	movs	r2, #100	; 0x64
 80105e6:	fb02 f303 	mul.w	r3, r2, r3
 80105ea:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80105ec:	4b10      	ldr	r3, [pc, #64]	; (8010630 <ProcessMacCommands+0x638>)
 80105ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80105f2:	f107 0220 	add.w	r2, r7, #32
 80105f6:	4611      	mov	r1, r2
 80105f8:	4618      	mov	r0, r3
 80105fa:	f004 fef1 	bl	80153e0 <RegionDlChannelReq>
 80105fe:	4603      	mov	r3, r0
 8010600:	b2db      	uxtb	r3, r3
 8010602:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8010606:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801060a:	b25b      	sxtb	r3, r3
 801060c:	2b00      	cmp	r3, #0
 801060e:	db0c      	blt.n	801062a <ProcessMacCommands+0x632>
                {
                    macCmdPayload[0] = status;
 8010610:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010614:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010618:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801061c:	2201      	movs	r2, #1
 801061e:	4619      	mov	r1, r3
 8010620:	200a      	movs	r0, #10
 8010622:	f002 ffad 	bl	8013580 <LoRaMacCommandsAddCmd>
                    // Setup indication to inform the application
                    SetMlmeScheduleUplinkIndication( );
 8010626:	f7ff fcd7 	bl	800ffd8 <SetMlmeScheduleUplinkIndication>
                }
                break;
 801062a:	bf00      	nop
 801062c:	e16f      	b.n	801090e <ProcessMacCommands+0x916>
 801062e:	bf00      	nop
 8010630:	20003540 	.word	0x20003540
 8010634:	0801e494 	.word	0x0801e494
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010638:	200a      	movs	r0, #10
 801063a:	f003 fac9 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 801063e:	4603      	mov	r3, r0
 8010640:	2b00      	cmp	r3, #0
 8010642:	f000 8164 	beq.w	801090e <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8010646:	210a      	movs	r1, #10
 8010648:	2000      	movs	r0, #0
 801064a:	f003 fa35 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 801064e:	f107 0318 	add.w	r3, r7, #24
 8010652:	2200      	movs	r2, #0
 8010654:	601a      	str	r2, [r3, #0]
 8010656:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010658:	f107 0310 	add.w	r3, r7, #16
 801065c:	2200      	movs	r2, #0
 801065e:	601a      	str	r2, [r3, #0]
 8010660:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010662:	f107 0308 	add.w	r3, r7, #8
 8010666:	2200      	movs	r2, #0
 8010668:	601a      	str	r2, [r3, #0]
 801066a:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 801066c:	78fb      	ldrb	r3, [r7, #3]
 801066e:	1c5a      	adds	r2, r3, #1
 8010670:	70fa      	strb	r2, [r7, #3]
 8010672:	461a      	mov	r2, r3
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	4413      	add	r3, r2
 8010678:	781b      	ldrb	r3, [r3, #0]
 801067a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 801067c:	78fb      	ldrb	r3, [r7, #3]
 801067e:	1c5a      	adds	r2, r3, #1
 8010680:	70fa      	strb	r2, [r7, #3]
 8010682:	461a      	mov	r2, r3
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	4413      	add	r3, r2
 8010688:	781b      	ldrb	r3, [r3, #0]
 801068a:	021a      	lsls	r2, r3, #8
 801068c:	69bb      	ldr	r3, [r7, #24]
 801068e:	4313      	orrs	r3, r2
 8010690:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010692:	78fb      	ldrb	r3, [r7, #3]
 8010694:	1c5a      	adds	r2, r3, #1
 8010696:	70fa      	strb	r2, [r7, #3]
 8010698:	461a      	mov	r2, r3
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	4413      	add	r3, r2
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	041a      	lsls	r2, r3, #16
 80106a2:	69bb      	ldr	r3, [r7, #24]
 80106a4:	4313      	orrs	r3, r2
 80106a6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80106a8:	78fb      	ldrb	r3, [r7, #3]
 80106aa:	1c5a      	adds	r2, r3, #1
 80106ac:	70fa      	strb	r2, [r7, #3]
 80106ae:	461a      	mov	r2, r3
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	4413      	add	r3, r2
 80106b4:	781b      	ldrb	r3, [r3, #0]
 80106b6:	061a      	lsls	r2, r3, #24
 80106b8:	69bb      	ldr	r3, [r7, #24]
 80106ba:	4313      	orrs	r3, r2
 80106bc:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80106be:	78fb      	ldrb	r3, [r7, #3]
 80106c0:	1c5a      	adds	r2, r3, #1
 80106c2:	70fa      	strb	r2, [r7, #3]
 80106c4:	461a      	mov	r2, r3
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	4413      	add	r3, r2
 80106ca:	781b      	ldrb	r3, [r3, #0]
 80106cc:	b21b      	sxth	r3, r3
 80106ce:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80106d0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80106d4:	461a      	mov	r2, r3
 80106d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80106da:	fb02 f303 	mul.w	r3, r2, r3
 80106de:	121b      	asrs	r3, r3, #8
 80106e0:	b21b      	sxth	r3, r3
 80106e2:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80106e4:	f107 0310 	add.w	r3, r7, #16
 80106e8:	f107 0218 	add.w	r2, r7, #24
 80106ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80106f0:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80106f4:	693a      	ldr	r2, [r7, #16]
 80106f6:	4b8c      	ldr	r3, [pc, #560]	; (8010928 <ProcessMacCommands+0x930>)
 80106f8:	4413      	add	r3, r2
 80106fa:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 80106fc:	f107 0308 	add.w	r3, r7, #8
 8010700:	4618      	mov	r0, r3
 8010702:	f00c fa49 	bl	801cb98 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8010706:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 801070a:	4b88      	ldr	r3, [pc, #544]	; (801092c <ProcessMacCommands+0x934>)
 801070c:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8010710:	9200      	str	r2, [sp, #0]
 8010712:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8010716:	f107 0210 	add.w	r2, r7, #16
 801071a:	ca06      	ldmia	r2, {r1, r2}
 801071c:	f00c f9d5 	bl	801caca <SysTimeSub>
 8010720:	f107 0010 	add.w	r0, r7, #16
 8010724:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010726:	9300      	str	r3, [sp, #0]
 8010728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801072a:	f107 0208 	add.w	r2, r7, #8
 801072e:	ca06      	ldmia	r2, {r1, r2}
 8010730:	f00c f992 	bl	801ca58 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010734:	f107 0310 	add.w	r3, r7, #16
 8010738:	e893 0003 	ldmia.w	r3, {r0, r1}
 801073c:	f00c f9fe 	bl	801cb3c <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010740:	f002 fde3 	bl	801330a <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010744:	4b79      	ldr	r3, [pc, #484]	; (801092c <ProcessMacCommands+0x934>)
 8010746:	2201      	movs	r2, #1
 8010748:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
                }
                break;
 801074c:	e0df      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 801074e:	200d      	movs	r0, #13
 8010750:	f003 fa3e 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 8010754:	4603      	mov	r3, r0
 8010756:	2b00      	cmp	r3, #0
 8010758:	f000 80d9 	beq.w	801090e <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801075c:	210d      	movs	r1, #13
 801075e:	2000      	movs	r0, #0
 8010760:	f003 f9aa 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010764:	4b71      	ldr	r3, [pc, #452]	; (801092c <ProcessMacCommands+0x934>)
 8010766:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801076a:	2b04      	cmp	r3, #4
 801076c:	f000 80cf 	beq.w	801090e <ProcessMacCommands+0x916>
 8010770:	4b6e      	ldr	r3, [pc, #440]	; (801092c <ProcessMacCommands+0x934>)
 8010772:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8010776:	2b05      	cmp	r3, #5
 8010778:	f000 80c9 	beq.w	801090e <ProcessMacCommands+0x916>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801077c:	f002 fda6 	bl	80132cc <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010780:	e0c5      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010782:	2303      	movs	r3, #3
 8010784:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8010788:	2300      	movs	r3, #0
 801078a:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 801078c:	78fb      	ldrb	r3, [r7, #3]
 801078e:	1c5a      	adds	r2, r3, #1
 8010790:	70fa      	strb	r2, [r7, #3]
 8010792:	461a      	mov	r2, r3
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	4413      	add	r3, r2
 8010798:	781b      	ldrb	r3, [r3, #0]
 801079a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 801079c:	78fb      	ldrb	r3, [r7, #3]
 801079e:	1c5a      	adds	r2, r3, #1
 80107a0:	70fa      	strb	r2, [r7, #3]
 80107a2:	461a      	mov	r2, r3
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	4413      	add	r3, r2
 80107a8:	781b      	ldrb	r3, [r3, #0]
 80107aa:	021b      	lsls	r3, r3, #8
 80107ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80107ae:	4313      	orrs	r3, r2
 80107b0:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80107b2:	78fb      	ldrb	r3, [r7, #3]
 80107b4:	1c5a      	adds	r2, r3, #1
 80107b6:	70fa      	strb	r2, [r7, #3]
 80107b8:	461a      	mov	r2, r3
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	4413      	add	r3, r2
 80107be:	781b      	ldrb	r3, [r3, #0]
 80107c0:	041b      	lsls	r3, r3, #16
 80107c2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80107c4:	4313      	orrs	r3, r2
 80107c6:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 80107c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80107ca:	2264      	movs	r2, #100	; 0x64
 80107cc:	fb02 f303 	mul.w	r3, r2, r3
 80107d0:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 80107d2:	78fb      	ldrb	r3, [r7, #3]
 80107d4:	1c5a      	adds	r2, r3, #1
 80107d6:	70fa      	strb	r2, [r7, #3]
 80107d8:	461a      	mov	r2, r3
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	4413      	add	r3, r2
 80107de:	781b      	ldrb	r3, [r3, #0]
 80107e0:	f003 030f 	and.w	r3, r3, #15
 80107e4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80107e8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80107ec:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80107ee:	4618      	mov	r0, r3
 80107f0:	f002 fd72 	bl	80132d8 <LoRaMacClassBPingSlotChannelReq>
 80107f4:	4603      	mov	r3, r0
 80107f6:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 80107fa:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80107fe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8010802:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010806:	2201      	movs	r2, #1
 8010808:	4619      	mov	r1, r3
 801080a:	2011      	movs	r0, #17
 801080c:	f002 feb8 	bl	8013580 <LoRaMacCommandsAddCmd>
                break;
 8010810:	e07d      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010812:	200e      	movs	r0, #14
 8010814:	f003 f9dc 	bl	8013bd0 <LoRaMacConfirmQueueIsCmdActive>
 8010818:	4603      	mov	r3, r0
 801081a:	2b00      	cmp	r3, #0
 801081c:	d077      	beq.n	801090e <ProcessMacCommands+0x916>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 801081e:	210e      	movs	r1, #14
 8010820:	2000      	movs	r0, #0
 8010822:	f003 f949 	bl	8013ab8 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010826:	2300      	movs	r3, #0
 8010828:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 801082c:	2300      	movs	r3, #0
 801082e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010832:	78fb      	ldrb	r3, [r7, #3]
 8010834:	1c5a      	adds	r2, r3, #1
 8010836:	70fa      	strb	r2, [r7, #3]
 8010838:	461a      	mov	r2, r3
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	4413      	add	r3, r2
 801083e:	781b      	ldrb	r3, [r3, #0]
 8010840:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010844:	78fb      	ldrb	r3, [r7, #3]
 8010846:	1c5a      	adds	r2, r3, #1
 8010848:	70fa      	strb	r2, [r7, #3]
 801084a:	461a      	mov	r2, r3
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	4413      	add	r3, r2
 8010850:	781b      	ldrb	r3, [r3, #0]
 8010852:	021b      	lsls	r3, r3, #8
 8010854:	b21a      	sxth	r2, r3
 8010856:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 801085a:	4313      	orrs	r3, r2
 801085c:	b21b      	sxth	r3, r3
 801085e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010862:	78fb      	ldrb	r3, [r7, #3]
 8010864:	1c5a      	adds	r2, r3, #1
 8010866:	70fa      	strb	r2, [r7, #3]
 8010868:	461a      	mov	r2, r3
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	4413      	add	r3, r2
 801086e:	781b      	ldrb	r3, [r3, #0]
 8010870:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010874:	4b2e      	ldr	r3, [pc, #184]	; (8010930 <ProcessMacCommands+0x938>)
 8010876:	681a      	ldr	r2, [r3, #0]
 8010878:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 801087c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8010880:	4618      	mov	r0, r3
 8010882:	f002 fd35 	bl	80132f0 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010886:	e042      	b.n	801090e <ProcessMacCommands+0x916>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010888:	2300      	movs	r3, #0
 801088a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 801088e:	78fb      	ldrb	r3, [r7, #3]
 8010890:	1c5a      	adds	r2, r3, #1
 8010892:	70fa      	strb	r2, [r7, #3]
 8010894:	461a      	mov	r2, r3
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	4413      	add	r3, r2
 801089a:	781b      	ldrb	r3, [r3, #0]
 801089c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80108a0:	78fb      	ldrb	r3, [r7, #3]
 80108a2:	1c5a      	adds	r2, r3, #1
 80108a4:	70fa      	strb	r2, [r7, #3]
 80108a6:	461a      	mov	r2, r3
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	4413      	add	r3, r2
 80108ac:	781b      	ldrb	r3, [r3, #0]
 80108ae:	021b      	lsls	r3, r3, #8
 80108b0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80108b4:	4313      	orrs	r3, r2
 80108b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80108ba:	78fb      	ldrb	r3, [r7, #3]
 80108bc:	1c5a      	adds	r2, r3, #1
 80108be:	70fa      	strb	r2, [r7, #3]
 80108c0:	461a      	mov	r2, r3
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	4413      	add	r3, r2
 80108c6:	781b      	ldrb	r3, [r3, #0]
 80108c8:	041b      	lsls	r3, r3, #16
 80108ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80108ce:	4313      	orrs	r3, r2
 80108d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 80108d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80108d8:	2264      	movs	r2, #100	; 0x64
 80108da:	fb02 f303 	mul.w	r3, r2, r3
 80108de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 80108e2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80108e6:	f002 fd16 	bl	8013316 <LoRaMacClassBBeaconFreqReq>
 80108ea:	4603      	mov	r3, r0
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d003      	beq.n	80108f8 <ProcessMacCommands+0x900>
                    {
                        macCmdPayload[0] = 1;
 80108f0:	2301      	movs	r3, #1
 80108f2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 80108f6:	e002      	b.n	80108fe <ProcessMacCommands+0x906>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 80108f8:	2300      	movs	r3, #0
 80108fa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 80108fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010902:	2201      	movs	r2, #1
 8010904:	4619      	mov	r1, r3
 8010906:	2013      	movs	r0, #19
 8010908:	f002 fe3a 	bl	8013580 <LoRaMacCommandsAddCmd>
                }
                break;
 801090c:	bf00      	nop
    while( macIndex < commandsSize )
 801090e:	78fa      	ldrb	r2, [r7, #3]
 8010910:	78bb      	ldrb	r3, [r7, #2]
 8010912:	429a      	cmp	r2, r3
 8010914:	f4ff ab88 	bcc.w	8010028 <ProcessMacCommands+0x30>
 8010918:	e002      	b.n	8010920 <ProcessMacCommands+0x928>
            return;
 801091a:	bf00      	nop
 801091c:	e000      	b.n	8010920 <ProcessMacCommands+0x928>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801091e:	bf00      	nop
        }
    }
}
 8010920:	378c      	adds	r7, #140	; 0x8c
 8010922:	46bd      	mov	sp, r7
 8010924:	bd90      	pop	{r4, r7, pc}
 8010926:	bf00      	nop
 8010928:	12d53d80 	.word	0x12d53d80
 801092c:	20003038 	.word	0x20003038
 8010930:	20003b58 	.word	0x20003b58

08010934 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b08e      	sub	sp, #56	; 0x38
 8010938:	af02      	add	r7, sp, #8
 801093a:	60f8      	str	r0, [r7, #12]
 801093c:	607a      	str	r2, [r7, #4]
 801093e:	461a      	mov	r2, r3
 8010940:	460b      	mov	r3, r1
 8010942:	72fb      	strb	r3, [r7, #11]
 8010944:	4613      	mov	r3, r2
 8010946:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010948:	2303      	movs	r3, #3
 801094a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801094e:	4b65      	ldr	r3, [pc, #404]	; (8010ae4 <Send+0x1b0>)
 8010950:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010954:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8010958:	4b62      	ldr	r3, [pc, #392]	; (8010ae4 <Send+0x1b0>)
 801095a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801095e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010962:	4b60      	ldr	r3, [pc, #384]	; (8010ae4 <Send+0x1b0>)
 8010964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010966:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010968:	4b5e      	ldr	r3, [pc, #376]	; (8010ae4 <Send+0x1b0>)
 801096a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 801096e:	2b00      	cmp	r3, #0
 8010970:	d101      	bne.n	8010976 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010972:	2307      	movs	r3, #7
 8010974:	e0b1      	b.n	8010ada <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8010976:	4b5b      	ldr	r3, [pc, #364]	; (8010ae4 <Send+0x1b0>)
 8010978:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 801097c:	2b00      	cmp	r3, #0
 801097e:	d102      	bne.n	8010986 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010980:	4b58      	ldr	r3, [pc, #352]	; (8010ae4 <Send+0x1b0>)
 8010982:	2200      	movs	r2, #0
 8010984:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 8010986:	2300      	movs	r3, #0
 8010988:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 801098c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010990:	f36f 0303 	bfc	r3, #0, #4
 8010994:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8010998:	4b52      	ldr	r3, [pc, #328]	; (8010ae4 <Send+0x1b0>)
 801099a:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 801099e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80109a2:	f362 13c7 	bfi	r3, r2, #7, #1
 80109a6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80109aa:	4b4e      	ldr	r3, [pc, #312]	; (8010ae4 <Send+0x1b0>)
 80109ac:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80109b0:	2b01      	cmp	r3, #1
 80109b2:	d106      	bne.n	80109c2 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80109b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80109b8:	f043 0310 	orr.w	r3, r3, #16
 80109bc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80109c0:	e005      	b.n	80109ce <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80109c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80109c6:	f36f 1304 	bfc	r3, #4, #1
 80109ca:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80109ce:	4b45      	ldr	r3, [pc, #276]	; (8010ae4 <Send+0x1b0>)
 80109d0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d005      	beq.n	80109e4 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80109d8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80109dc:	f043 0320 	orr.w	r3, r3, #32
 80109e0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = Nvm.MacGroup2.Version;
 80109e4:	4b3f      	ldr	r3, [pc, #252]	; (8010ae4 <Send+0x1b0>)
 80109e6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80109ea:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 80109ec:	2301      	movs	r3, #1
 80109ee:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80109f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80109f4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80109f8:	b2db      	uxtb	r3, r3
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	bf14      	ite	ne
 80109fe:	2301      	movne	r3, #1
 8010a00:	2300      	moveq	r3, #0
 8010a02:	b2db      	uxtb	r3, r3
 8010a04:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010a06:	4b37      	ldr	r3, [pc, #220]	; (8010ae4 <Send+0x1b0>)
 8010a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010a0a:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8010a0c:	4b36      	ldr	r3, [pc, #216]	; (8010ae8 <Send+0x1b4>)
 8010a0e:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8010a12:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8010a14:	4b34      	ldr	r3, [pc, #208]	; (8010ae8 <Send+0x1b4>)
 8010a16:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8010a1a:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010a1c:	4b31      	ldr	r3, [pc, #196]	; (8010ae4 <Send+0x1b0>)
 8010a1e:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010a22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010a26:	4b2f      	ldr	r3, [pc, #188]	; (8010ae4 <Send+0x1b0>)
 8010a28:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8010a2c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010a30:	4b2c      	ldr	r3, [pc, #176]	; (8010ae4 <Send+0x1b0>)
 8010a32:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010a36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 8010a3a:	4b2a      	ldr	r3, [pc, #168]	; (8010ae4 <Send+0x1b0>)
 8010a3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8010a44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010a48:	f107 0014 	add.w	r0, r7, #20
 8010a4c:	4a27      	ldr	r2, [pc, #156]	; (8010aec <Send+0x1b8>)
 8010a4e:	4928      	ldr	r1, [pc, #160]	; (8010af0 <Send+0x1bc>)
 8010a50:	f002 fb7c 	bl	801314c <LoRaMacAdrCalcNext>
 8010a54:	4603      	mov	r3, r0
 8010a56:	461a      	mov	r2, r3
 8010a58:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010a5c:	f362 1386 	bfi	r3, r2, #6, #1
 8010a60:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8010a64:	7afa      	ldrb	r2, [r7, #11]
 8010a66:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8010a6a:	893b      	ldrh	r3, [r7, #8]
 8010a6c:	9300      	str	r3, [sp, #0]
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f000 fc21 	bl	80112b8 <PrepareFrame>
 8010a76:	4603      	mov	r3, r0
 8010a78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010a7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d003      	beq.n	8010a8c <Send+0x158>
 8010a84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010a88:	2b0a      	cmp	r3, #10
 8010a8a:	d107      	bne.n	8010a9c <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8010a8c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8010a90:	4618      	mov	r0, r3
 8010a92:	f000 f96d 	bl	8010d70 <ScheduleTx>
 8010a96:	4603      	mov	r3, r0
 8010a98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010a9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d00a      	beq.n	8010aba <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8010aa4:	4a0f      	ldr	r2, [pc, #60]	; (8010ae4 <Send+0x1b0>)
 8010aa6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010aaa:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8010aae:	4a0d      	ldr	r2, [pc, #52]	; (8010ae4 <Send+0x1b0>)
 8010ab0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8010ab4:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 8010ab8:	e00d      	b.n	8010ad6 <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010aba:	4b0a      	ldr	r3, [pc, #40]	; (8010ae4 <Send+0x1b0>)
 8010abc:	2200      	movs	r2, #0
 8010abe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8010ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac4:	4a07      	ldr	r2, [pc, #28]	; (8010ae4 <Send+0x1b0>)
 8010ac6:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8010ac8:	f002 fdd2 	bl	8013670 <LoRaMacCommandsRemoveNoneStickyCmds>
 8010acc:	4603      	mov	r3, r0
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d001      	beq.n	8010ad6 <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010ad2:	2313      	movs	r3, #19
 8010ad4:	e001      	b.n	8010ada <Send+0x1a6>
        }
    }
    return status;
 8010ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3730      	adds	r7, #48	; 0x30
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}
 8010ae2:	bf00      	nop
 8010ae4:	20003540 	.word	0x20003540
 8010ae8:	20003038 	.word	0x20003038
 8010aec:	20003578 	.word	0x20003578
 8010af0:	20003579 	.word	0x20003579

08010af4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b084      	sub	sp, #16
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	4603      	mov	r3, r0
 8010afc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010afe:	2300      	movs	r3, #0
 8010b00:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8010b02:	2300      	movs	r3, #0
 8010b04:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8010b06:	2301      	movs	r3, #1
 8010b08:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8010b0a:	79fb      	ldrb	r3, [r7, #7]
 8010b0c:	2bff      	cmp	r3, #255	; 0xff
 8010b0e:	d129      	bne.n	8010b64 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010b10:	2000      	movs	r0, #0
 8010b12:	f7ff f941 	bl	800fd98 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8010b16:	4b1a      	ldr	r3, [pc, #104]	; (8010b80 <SendReJoinReq+0x8c>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010b1e:	4b18      	ldr	r3, [pc, #96]	; (8010b80 <SendReJoinReq+0x8c>)
 8010b20:	4a18      	ldr	r2, [pc, #96]	; (8010b84 <SendReJoinReq+0x90>)
 8010b22:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010b26:	4b16      	ldr	r3, [pc, #88]	; (8010b80 <SendReJoinReq+0x8c>)
 8010b28:	22ff      	movs	r2, #255	; 0xff
 8010b2a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010b2e:	7b3b      	ldrb	r3, [r7, #12]
 8010b30:	f36f 1347 	bfc	r3, #5, #3
 8010b34:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8010b36:	7b3a      	ldrb	r2, [r7, #12]
 8010b38:	4b11      	ldr	r3, [pc, #68]	; (8010b80 <SendReJoinReq+0x8c>)
 8010b3a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8010b3e:	f7fc fc8f 	bl	800d460 <SecureElementGetJoinEui>
 8010b42:	4603      	mov	r3, r0
 8010b44:	2208      	movs	r2, #8
 8010b46:	4619      	mov	r1, r3
 8010b48:	480f      	ldr	r0, [pc, #60]	; (8010b88 <SendReJoinReq+0x94>)
 8010b4a:	f008 f99a 	bl	8018e82 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8010b4e:	f7fc fc65 	bl	800d41c <SecureElementGetDevEui>
 8010b52:	4603      	mov	r3, r0
 8010b54:	2208      	movs	r2, #8
 8010b56:	4619      	mov	r1, r3
 8010b58:	480c      	ldr	r0, [pc, #48]	; (8010b8c <SendReJoinReq+0x98>)
 8010b5a:	f008 f992 	bl	8018e82 <memcpy1>

            allowDelayedTx = false;
 8010b5e:	2300      	movs	r3, #0
 8010b60:	73fb      	strb	r3, [r7, #15]

            break;
 8010b62:	e002      	b.n	8010b6a <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010b64:	2302      	movs	r3, #2
 8010b66:	73bb      	strb	r3, [r7, #14]
            break;
 8010b68:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010b6a:	7bfb      	ldrb	r3, [r7, #15]
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f000 f8ff 	bl	8010d70 <ScheduleTx>
 8010b72:	4603      	mov	r3, r0
 8010b74:	73bb      	strb	r3, [r7, #14]
    return status;
 8010b76:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b78:	4618      	mov	r0, r3
 8010b7a:	3710      	adds	r7, #16
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	bd80      	pop	{r7, pc}
 8010b80:	20003038 	.word	0x20003038
 8010b84:	2000303a 	.word	0x2000303a
 8010b88:	20003146 	.word	0x20003146
 8010b8c:	2000314e 	.word	0x2000314e

08010b90 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010b94:	f002 fb49 	bl	801322a <LoRaMacClassBIsBeaconExpected>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d001      	beq.n	8010ba2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8010b9e:	230e      	movs	r3, #14
 8010ba0:	e013      	b.n	8010bca <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010ba2:	4b0b      	ldr	r3, [pc, #44]	; (8010bd0 <CheckForClassBCollision+0x40>)
 8010ba4:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8010ba8:	2b01      	cmp	r3, #1
 8010baa:	d10d      	bne.n	8010bc8 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010bac:	f002 fb44 	bl	8013238 <LoRaMacClassBIsPingExpected>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d001      	beq.n	8010bba <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010bb6:	230f      	movs	r3, #15
 8010bb8:	e007      	b.n	8010bca <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010bba:	f002 fb44 	bl	8013246 <LoRaMacClassBIsMulticastExpected>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d001      	beq.n	8010bc8 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010bc4:	230f      	movs	r3, #15
 8010bc6:	e000      	b.n	8010bca <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010bc8:	2300      	movs	r3, #0
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	bd80      	pop	{r7, pc}
 8010bce:	bf00      	nop
 8010bd0:	20003540 	.word	0x20003540

08010bd4 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8010bd4:	b590      	push	{r4, r7, lr}
 8010bd6:	b083      	sub	sp, #12
 8010bd8:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010bda:	4b2d      	ldr	r3, [pc, #180]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010bdc:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010be0:	4b2b      	ldr	r3, [pc, #172]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010be2:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010be6:	4b2a      	ldr	r3, [pc, #168]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010be8:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 8010bec:	4b28      	ldr	r3, [pc, #160]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010bee:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8010bf2:	4b27      	ldr	r3, [pc, #156]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010bf4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010bf8:	b25b      	sxtb	r3, r3
 8010bfa:	f004 fc6d 	bl	80154d8 <RegionApplyDrOffset>
 8010bfe:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c00:	b259      	sxtb	r1, r3
 8010c02:	4b23      	ldr	r3, [pc, #140]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c04:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010c08:	4b21      	ldr	r3, [pc, #132]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c0c:	4821      	ldr	r0, [pc, #132]	; (8010c94 <ComputeRxWindowParameters+0xc0>)
 8010c0e:	9000      	str	r0, [sp, #0]
 8010c10:	4620      	mov	r0, r4
 8010c12:	f004 fb0a 	bl	801522a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c16:	4b1e      	ldr	r3, [pc, #120]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c18:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8010c1c:	4b1c      	ldr	r3, [pc, #112]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c1e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c22:	b259      	sxtb	r1, r3
 8010c24:	4b1a      	ldr	r3, [pc, #104]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c26:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010c2a:	4b19      	ldr	r3, [pc, #100]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c2e:	4c1a      	ldr	r4, [pc, #104]	; (8010c98 <ComputeRxWindowParameters+0xc4>)
 8010c30:	9400      	str	r4, [sp, #0]
 8010c32:	f004 fafa 	bl	801522a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010c36:	4b16      	ldr	r3, [pc, #88]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010c3a:	4a18      	ldr	r2, [pc, #96]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c3c:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8010c40:	4413      	add	r3, r2
 8010c42:	4a16      	ldr	r2, [pc, #88]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c44:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010c48:	4b11      	ldr	r3, [pc, #68]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c4c:	4a13      	ldr	r2, [pc, #76]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c4e:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 8010c52:	4413      	add	r3, r2
 8010c54:	4a11      	ldr	r2, [pc, #68]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c56:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010c5a:	4b0d      	ldr	r3, [pc, #52]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c5c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d111      	bne.n	8010c88 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010c64:	4b0a      	ldr	r3, [pc, #40]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010c68:	4a0c      	ldr	r2, [pc, #48]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c6a:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8010c6e:	4413      	add	r3, r2
 8010c70:	4a0a      	ldr	r2, [pc, #40]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c72:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010c76:	4b06      	ldr	r3, [pc, #24]	; (8010c90 <ComputeRxWindowParameters+0xbc>)
 8010c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010c7a:	4a08      	ldr	r2, [pc, #32]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c7c:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 8010c80:	4413      	add	r3, r2
 8010c82:	4a06      	ldr	r2, [pc, #24]	; (8010c9c <ComputeRxWindowParameters+0xc8>)
 8010c84:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 8010c88:	bf00      	nop
 8010c8a:	3704      	adds	r7, #4
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	bd90      	pop	{r4, r7, pc}
 8010c90:	20003540 	.word	0x20003540
 8010c94:	200033f0 	.word	0x200033f0
 8010c98:	20003404 	.word	0x20003404
 8010c9c:	20003038 	.word	0x20003038

08010ca0 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b082      	sub	sp, #8
 8010ca4:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010caa:	4b13      	ldr	r3, [pc, #76]	; (8010cf8 <VerifyTxFrame+0x58>)
 8010cac:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d01b      	beq.n	8010cec <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010cb4:	1d3b      	adds	r3, r7, #4
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	f002 fd20 	bl	80136fc <LoRaMacCommandsGetSizeSerializedCmds>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d001      	beq.n	8010cc6 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010cc2:	2313      	movs	r3, #19
 8010cc4:	e013      	b.n	8010cee <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010cc6:	4b0d      	ldr	r3, [pc, #52]	; (8010cfc <VerifyTxFrame+0x5c>)
 8010cc8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010ccc:	4a0a      	ldr	r2, [pc, #40]	; (8010cf8 <VerifyTxFrame+0x58>)
 8010cce:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	b2d2      	uxtb	r2, r2
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	f7ff f956 	bl	800ff88 <ValidatePayloadLength>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	f083 0301 	eor.w	r3, r3, #1
 8010ce2:	b2db      	uxtb	r3, r3
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d001      	beq.n	8010cec <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010ce8:	2308      	movs	r3, #8
 8010cea:	e000      	b.n	8010cee <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010cec:	2300      	movs	r3, #0
}
 8010cee:	4618      	mov	r0, r3
 8010cf0:	3708      	adds	r7, #8
 8010cf2:	46bd      	mov	sp, r7
 8010cf4:	bd80      	pop	{r7, pc}
 8010cf6:	bf00      	nop
 8010cf8:	20003540 	.word	0x20003540
 8010cfc:	20003038 	.word	0x20003038

08010d00 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b082      	sub	sp, #8
 8010d04:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8010d06:	4b18      	ldr	r3, [pc, #96]	; (8010d68 <SerializeTxFrame+0x68>)
 8010d08:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d002      	beq.n	8010d16 <SerializeTxFrame+0x16>
 8010d10:	2b04      	cmp	r3, #4
 8010d12:	d011      	beq.n	8010d38 <SerializeTxFrame+0x38>
 8010d14:	e021      	b.n	8010d5a <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010d16:	4815      	ldr	r0, [pc, #84]	; (8010d6c <SerializeTxFrame+0x6c>)
 8010d18:	f004 f855 	bl	8014dc6 <LoRaMacSerializerJoinRequest>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010d20:	79fb      	ldrb	r3, [r7, #7]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d001      	beq.n	8010d2a <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d26:	2311      	movs	r3, #17
 8010d28:	e01a      	b.n	8010d60 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010d2a:	4b0f      	ldr	r3, [pc, #60]	; (8010d68 <SerializeTxFrame+0x68>)
 8010d2c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010d30:	b29a      	uxth	r2, r3
 8010d32:	4b0d      	ldr	r3, [pc, #52]	; (8010d68 <SerializeTxFrame+0x68>)
 8010d34:	801a      	strh	r2, [r3, #0]
            break;
 8010d36:	e012      	b.n	8010d5e <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010d38:	480c      	ldr	r0, [pc, #48]	; (8010d6c <SerializeTxFrame+0x6c>)
 8010d3a:	f004 f8c6 	bl	8014eca <LoRaMacSerializerData>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010d42:	79fb      	ldrb	r3, [r7, #7]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d001      	beq.n	8010d4c <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d48:	2311      	movs	r3, #17
 8010d4a:	e009      	b.n	8010d60 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010d4c:	4b06      	ldr	r3, [pc, #24]	; (8010d68 <SerializeTxFrame+0x68>)
 8010d4e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010d52:	b29a      	uxth	r2, r3
 8010d54:	4b04      	ldr	r3, [pc, #16]	; (8010d68 <SerializeTxFrame+0x68>)
 8010d56:	801a      	strh	r2, [r3, #0]
            break;
 8010d58:	e001      	b.n	8010d5e <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010d5a:	2303      	movs	r3, #3
 8010d5c:	e000      	b.n	8010d60 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8010d5e:	2300      	movs	r3, #0
}
 8010d60:	4618      	mov	r0, r3
 8010d62:	3708      	adds	r7, #8
 8010d64:	46bd      	mov	sp, r7
 8010d66:	bd80      	pop	{r7, pc}
 8010d68:	20003038 	.word	0x20003038
 8010d6c:	20003140 	.word	0x20003140

08010d70 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b090      	sub	sp, #64	; 0x40
 8010d74:	af02      	add	r7, sp, #8
 8010d76:	4603      	mov	r3, r0
 8010d78:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010d7a:	2303      	movs	r3, #3
 8010d7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8010d80:	f7ff ff06 	bl	8010b90 <CheckForClassBCollision>
 8010d84:	4603      	mov	r3, r0
 8010d86:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010d8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d002      	beq.n	8010d98 <ScheduleTx+0x28>
    {
        return status;
 8010d92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010d96:	e08f      	b.n	8010eb8 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8010d98:	f000 f8fa 	bl	8010f90 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010d9c:	f7ff ffb0 	bl	8010d00 <SerializeTxFrame>
 8010da0:	4603      	mov	r3, r0
 8010da2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010da6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d002      	beq.n	8010db4 <ScheduleTx+0x44>
    {
        return status;
 8010dae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010db2:	e081      	b.n	8010eb8 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010db4:	4b42      	ldr	r3, [pc, #264]	; (8010ec0 <ScheduleTx+0x150>)
 8010db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010db8:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010dba:	4b41      	ldr	r3, [pc, #260]	; (8010ec0 <ScheduleTx+0x150>)
 8010dbc:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010dc0:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8010dc2:	4b3f      	ldr	r3, [pc, #252]	; (8010ec0 <ScheduleTx+0x150>)
 8010dc4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8010dc8:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010dca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f00b ff1a 	bl	801cc08 <SysTimeGetMcuTime>
 8010dd4:	4638      	mov	r0, r7
 8010dd6:	4b3a      	ldr	r3, [pc, #232]	; (8010ec0 <ScheduleTx+0x150>)
 8010dd8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8010ddc:	9200      	str	r2, [sp, #0]
 8010dde:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8010de2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8010de6:	ca06      	ldmia	r2, {r1, r2}
 8010de8:	f00b fe6f 	bl	801caca <SysTimeSub>
 8010dec:	f107 0320 	add.w	r3, r7, #32
 8010df0:	463a      	mov	r2, r7
 8010df2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010df6:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8010dfa:	4b31      	ldr	r3, [pc, #196]	; (8010ec0 <ScheduleTx+0x150>)
 8010dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dfe:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8010e00:	2300      	movs	r3, #0
 8010e02:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8010e06:	2301      	movs	r3, #1
 8010e08:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8010e0a:	4b2e      	ldr	r3, [pc, #184]	; (8010ec4 <ScheduleTx+0x154>)
 8010e0c:	881b      	ldrh	r3, [r3, #0]
 8010e0e:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010e10:	4b2b      	ldr	r3, [pc, #172]	; (8010ec0 <ScheduleTx+0x150>)
 8010e12:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d104      	bne.n	8010e24 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8010e20:	2300      	movs	r3, #0
 8010e22:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010e24:	4b26      	ldr	r3, [pc, #152]	; (8010ec0 <ScheduleTx+0x150>)
 8010e26:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010e2a:	f107 0114 	add.w	r1, r7, #20
 8010e2e:	4b26      	ldr	r3, [pc, #152]	; (8010ec8 <ScheduleTx+0x158>)
 8010e30:	9300      	str	r3, [sp, #0]
 8010e32:	4b26      	ldr	r3, [pc, #152]	; (8010ecc <ScheduleTx+0x15c>)
 8010e34:	4a26      	ldr	r2, [pc, #152]	; (8010ed0 <ScheduleTx+0x160>)
 8010e36:	f004 fb14 	bl	8015462 <RegionNextChannel>
 8010e3a:	4603      	mov	r3, r0
 8010e3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8010e40:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d022      	beq.n	8010e8e <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8010e48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010e4c:	2b0b      	cmp	r3, #11
 8010e4e:	d11b      	bne.n	8010e88 <ScheduleTx+0x118>
 8010e50:	7bfb      	ldrb	r3, [r7, #15]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d018      	beq.n	8010e88 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010e56:	4b1b      	ldr	r3, [pc, #108]	; (8010ec4 <ScheduleTx+0x154>)
 8010e58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d011      	beq.n	8010e84 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8010e60:	4b18      	ldr	r3, [pc, #96]	; (8010ec4 <ScheduleTx+0x154>)
 8010e62:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010e66:	f043 0320 	orr.w	r3, r3, #32
 8010e6a:	4a16      	ldr	r2, [pc, #88]	; (8010ec4 <ScheduleTx+0x154>)
 8010e6c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8010e70:	4b14      	ldr	r3, [pc, #80]	; (8010ec4 <ScheduleTx+0x154>)
 8010e72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010e76:	4619      	mov	r1, r3
 8010e78:	4816      	ldr	r0, [pc, #88]	; (8010ed4 <ScheduleTx+0x164>)
 8010e7a:	f00c f86f 	bl	801cf5c <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8010e7e:	4815      	ldr	r0, [pc, #84]	; (8010ed4 <ScheduleTx+0x164>)
 8010e80:	f00b ff8e 	bl	801cda0 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8010e84:	2300      	movs	r3, #0
 8010e86:	e017      	b.n	8010eb8 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010e88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010e8c:	e014      	b.n	8010eb8 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8010e8e:	f7ff fea1 	bl	8010bd4 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8010e92:	f7ff ff05 	bl	8010ca0 <VerifyTxFrame>
 8010e96:	4603      	mov	r3, r0
 8010e98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010e9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d002      	beq.n	8010eaa <ScheduleTx+0x13a>
    {
        return status;
 8010ea4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ea8:	e006      	b.n	8010eb8 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010eaa:	4b06      	ldr	r3, [pc, #24]	; (8010ec4 <ScheduleTx+0x154>)
 8010eac:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	f000 fb1d 	bl	80114f0 <SendFrameOnChannel>
 8010eb6:	4603      	mov	r3, r0
}
 8010eb8:	4618      	mov	r0, r3
 8010eba:	3738      	adds	r7, #56	; 0x38
 8010ebc:	46bd      	mov	sp, r7
 8010ebe:	bd80      	pop	{r7, pc}
 8010ec0:	20003540 	.word	0x20003540
 8010ec4:	20003038 	.word	0x20003038
 8010ec8:	20003570 	.word	0x20003570
 8010ecc:	200034bc 	.word	0x200034bc
 8010ed0:	2000344d 	.word	0x2000344d
 8010ed4:	200033a0 	.word	0x200033a0

08010ed8 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b084      	sub	sp, #16
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	4603      	mov	r3, r0
 8010ee0:	460a      	mov	r2, r1
 8010ee2:	71fb      	strb	r3, [r7, #7]
 8010ee4:	4613      	mov	r3, r2
 8010ee6:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010ee8:	2313      	movs	r3, #19
 8010eea:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010eec:	2300      	movs	r3, #0
 8010eee:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8010ef0:	4b25      	ldr	r3, [pc, #148]	; (8010f88 <SecureFrame+0xb0>)
 8010ef2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d002      	beq.n	8010f00 <SecureFrame+0x28>
 8010efa:	2b04      	cmp	r3, #4
 8010efc:	d011      	beq.n	8010f22 <SecureFrame+0x4a>
 8010efe:	e03b      	b.n	8010f78 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010f00:	4822      	ldr	r0, [pc, #136]	; (8010f8c <SecureFrame+0xb4>)
 8010f02:	f003 fb29 	bl	8014558 <LoRaMacCryptoPrepareJoinRequest>
 8010f06:	4603      	mov	r3, r0
 8010f08:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010f0a:	7bfb      	ldrb	r3, [r7, #15]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d001      	beq.n	8010f14 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010f10:	2311      	movs	r3, #17
 8010f12:	e034      	b.n	8010f7e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010f14:	4b1c      	ldr	r3, [pc, #112]	; (8010f88 <SecureFrame+0xb0>)
 8010f16:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010f1a:	b29a      	uxth	r2, r3
 8010f1c:	4b1a      	ldr	r3, [pc, #104]	; (8010f88 <SecureFrame+0xb0>)
 8010f1e:	801a      	strh	r2, [r3, #0]
            break;
 8010f20:	e02c      	b.n	8010f7c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010f22:	f107 0308 	add.w	r3, r7, #8
 8010f26:	4618      	mov	r0, r3
 8010f28:	f003 fa30 	bl	801438c <LoRaMacCryptoGetFCntUp>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d001      	beq.n	8010f36 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010f32:	2312      	movs	r3, #18
 8010f34:	e023      	b.n	8010f7e <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8010f36:	4b14      	ldr	r3, [pc, #80]	; (8010f88 <SecureFrame+0xb0>)
 8010f38:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d104      	bne.n	8010f4a <SecureFrame+0x72>
 8010f40:	4b11      	ldr	r3, [pc, #68]	; (8010f88 <SecureFrame+0xb0>)
 8010f42:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8010f46:	2b01      	cmp	r3, #1
 8010f48:	d902      	bls.n	8010f50 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 8010f4a:	68bb      	ldr	r3, [r7, #8]
 8010f4c:	3b01      	subs	r3, #1
 8010f4e:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010f50:	68b8      	ldr	r0, [r7, #8]
 8010f52:	79ba      	ldrb	r2, [r7, #6]
 8010f54:	79f9      	ldrb	r1, [r7, #7]
 8010f56:	4b0d      	ldr	r3, [pc, #52]	; (8010f8c <SecureFrame+0xb4>)
 8010f58:	f003 fc16 	bl	8014788 <LoRaMacCryptoSecureMessage>
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010f60:	7bfb      	ldrb	r3, [r7, #15]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d001      	beq.n	8010f6a <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010f66:	2311      	movs	r3, #17
 8010f68:	e009      	b.n	8010f7e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010f6a:	4b07      	ldr	r3, [pc, #28]	; (8010f88 <SecureFrame+0xb0>)
 8010f6c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010f70:	b29a      	uxth	r2, r3
 8010f72:	4b05      	ldr	r3, [pc, #20]	; (8010f88 <SecureFrame+0xb0>)
 8010f74:	801a      	strh	r2, [r3, #0]
            break;
 8010f76:	e001      	b.n	8010f7c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010f78:	2303      	movs	r3, #3
 8010f7a:	e000      	b.n	8010f7e <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 8010f7c:	2300      	movs	r3, #0
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3710      	adds	r7, #16
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}
 8010f86:	bf00      	nop
 8010f88:	20003038 	.word	0x20003038
 8010f8c:	20003140 	.word	0x20003140

08010f90 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010f90:	b480      	push	{r7}
 8010f92:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010f94:	4b09      	ldr	r3, [pc, #36]	; (8010fbc <CalculateBackOff+0x2c>)
 8010f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d10a      	bne.n	8010fb2 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8010f9c:	4b07      	ldr	r3, [pc, #28]	; (8010fbc <CalculateBackOff+0x2c>)
 8010f9e:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 8010fa2:	3b01      	subs	r3, #1
 8010fa4:	4a06      	ldr	r2, [pc, #24]	; (8010fc0 <CalculateBackOff+0x30>)
 8010fa6:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8010faa:	fb02 f303 	mul.w	r3, r2, r3
 8010fae:	4a03      	ldr	r2, [pc, #12]	; (8010fbc <CalculateBackOff+0x2c>)
 8010fb0:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 8010fb2:	bf00      	nop
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	bc80      	pop	{r7}
 8010fb8:	4770      	bx	lr
 8010fba:	bf00      	nop
 8010fbc:	20003540 	.word	0x20003540
 8010fc0:	20003038 	.word	0x20003038

08010fc4 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b082      	sub	sp, #8
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	4603      	mov	r3, r0
 8010fcc:	7139      	strb	r1, [r7, #4]
 8010fce:	71fb      	strb	r3, [r7, #7]
 8010fd0:	4613      	mov	r3, r2
 8010fd2:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010fd4:	79fb      	ldrb	r3, [r7, #7]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d002      	beq.n	8010fe0 <RemoveMacCommands+0x1c>
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	2b01      	cmp	r3, #1
 8010fde:	d10d      	bne.n	8010ffc <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010fe0:	79bb      	ldrb	r3, [r7, #6]
 8010fe2:	2b01      	cmp	r3, #1
 8010fe4:	d108      	bne.n	8010ff8 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010fe6:	793b      	ldrb	r3, [r7, #4]
 8010fe8:	f003 0320 	and.w	r3, r3, #32
 8010fec:	b2db      	uxtb	r3, r3
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d004      	beq.n	8010ffc <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8010ff2:	f002 fb61 	bl	80136b8 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8010ff6:	e001      	b.n	8010ffc <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8010ff8:	f002 fb5e 	bl	80136b8 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8010ffc:	bf00      	nop
 8010ffe:	3708      	adds	r7, #8
 8011000:	46bd      	mov	sp, r7
 8011002:	bd80      	pop	{r7, pc}

08011004 <ResetMacParameters>:


static void ResetMacParameters( void )
{
 8011004:	b5b0      	push	{r4, r5, r7, lr}
 8011006:	b08e      	sub	sp, #56	; 0x38
 8011008:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 801100a:	4b68      	ldr	r3, [pc, #416]	; (80111ac <ResetMacParameters+0x1a8>)
 801100c:	2200      	movs	r2, #0
 801100e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011012:	4b66      	ldr	r3, [pc, #408]	; (80111ac <ResetMacParameters+0x1a8>)
 8011014:	2200      	movs	r2, #0
 8011016:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8011018:	4b65      	ldr	r3, [pc, #404]	; (80111b0 <ResetMacParameters+0x1ac>)
 801101a:	2200      	movs	r2, #0
 801101c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 8011020:	4b63      	ldr	r3, [pc, #396]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011022:	2201      	movs	r2, #1
 8011024:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 8011028:	4b61      	ldr	r3, [pc, #388]	; (80111b0 <ResetMacParameters+0x1ac>)
 801102a:	2201      	movs	r2, #1
 801102c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 8011030:	4b5f      	ldr	r3, [pc, #380]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011032:	2200      	movs	r2, #0
 8011034:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    Nvm.MacGroup2.MaxDCycle = 0;
 8011038:	4b5c      	ldr	r3, [pc, #368]	; (80111ac <ResetMacParameters+0x1a8>)
 801103a:	2200      	movs	r2, #0
 801103c:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011040:	4b5a      	ldr	r3, [pc, #360]	; (80111ac <ResetMacParameters+0x1a8>)
 8011042:	2201      	movs	r2, #1
 8011044:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011048:	4b58      	ldr	r3, [pc, #352]	; (80111ac <ResetMacParameters+0x1a8>)
 801104a:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 801104e:	4b57      	ldr	r3, [pc, #348]	; (80111ac <ResetMacParameters+0x1a8>)
 8011050:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011054:	4b55      	ldr	r3, [pc, #340]	; (80111ac <ResetMacParameters+0x1a8>)
 8011056:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 801105a:	4b54      	ldr	r3, [pc, #336]	; (80111ac <ResetMacParameters+0x1a8>)
 801105c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011060:	4b52      	ldr	r3, [pc, #328]	; (80111ac <ResetMacParameters+0x1a8>)
 8011062:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 8011066:	4b51      	ldr	r3, [pc, #324]	; (80111ac <ResetMacParameters+0x1a8>)
 8011068:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 801106c:	4b4f      	ldr	r3, [pc, #316]	; (80111ac <ResetMacParameters+0x1a8>)
 801106e:	4a4f      	ldr	r2, [pc, #316]	; (80111ac <ResetMacParameters+0x1a8>)
 8011070:	3364      	adds	r3, #100	; 0x64
 8011072:	32a4      	adds	r2, #164	; 0xa4
 8011074:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011078:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 801107c:	4b4b      	ldr	r3, [pc, #300]	; (80111ac <ResetMacParameters+0x1a8>)
 801107e:	4a4b      	ldr	r2, [pc, #300]	; (80111ac <ResetMacParameters+0x1a8>)
 8011080:	336c      	adds	r3, #108	; 0x6c
 8011082:	32ac      	adds	r2, #172	; 0xac
 8011084:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011088:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 801108c:	4b47      	ldr	r3, [pc, #284]	; (80111ac <ResetMacParameters+0x1a8>)
 801108e:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
 8011092:	4b46      	ldr	r3, [pc, #280]	; (80111ac <ResetMacParameters+0x1a8>)
 8011094:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011098:	4b44      	ldr	r3, [pc, #272]	; (80111ac <ResetMacParameters+0x1a8>)
 801109a:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
 801109e:	4b43      	ldr	r3, [pc, #268]	; (80111ac <ResetMacParameters+0x1a8>)
 80110a0:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 80110a4:	4b41      	ldr	r3, [pc, #260]	; (80111ac <ResetMacParameters+0x1a8>)
 80110a6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80110aa:	4a40      	ldr	r2, [pc, #256]	; (80111ac <ResetMacParameters+0x1a8>)
 80110ac:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80110ae:	4b3f      	ldr	r3, [pc, #252]	; (80111ac <ResetMacParameters+0x1a8>)
 80110b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80110b4:	4a3d      	ldr	r2, [pc, #244]	; (80111ac <ResetMacParameters+0x1a8>)
 80110b6:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 80110b8:	4b3d      	ldr	r3, [pc, #244]	; (80111b0 <ResetMacParameters+0x1ac>)
 80110ba:	2200      	movs	r2, #0
 80110bc:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    Nvm.MacGroup1.SrvAckRequested = false;
 80110c0:	4b3a      	ldr	r3, [pc, #232]	; (80111ac <ResetMacParameters+0x1a8>)
 80110c2:	2200      	movs	r2, #0
 80110c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80110c8:	2301      	movs	r3, #1
 80110ca:	733b      	strb	r3, [r7, #12]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80110cc:	4b39      	ldr	r3, [pc, #228]	; (80111b4 <ResetMacParameters+0x1b0>)
 80110ce:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80110d0:	4b39      	ldr	r3, [pc, #228]	; (80111b8 <ResetMacParameters+0x1b4>)
 80110d2:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80110d4:	4b35      	ldr	r3, [pc, #212]	; (80111ac <ResetMacParameters+0x1a8>)
 80110d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80110da:	1d3a      	adds	r2, r7, #4
 80110dc:	4611      	mov	r1, r2
 80110de:	4618      	mov	r0, r3
 80110e0:	f004 f837 	bl	8015152 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 80110e4:	4b32      	ldr	r3, [pc, #200]	; (80111b0 <ResetMacParameters+0x1ac>)
 80110e6:	2200      	movs	r2, #0
 80110e8:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80110ec:	4b30      	ldr	r3, [pc, #192]	; (80111b0 <ResetMacParameters+0x1ac>)
 80110ee:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80110f2:	4b2f      	ldr	r3, [pc, #188]	; (80111b0 <ResetMacParameters+0x1ac>)
 80110f4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80110f8:	4b2c      	ldr	r3, [pc, #176]	; (80111ac <ResetMacParameters+0x1a8>)
 80110fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80110fc:	4a2c      	ldr	r2, [pc, #176]	; (80111b0 <ResetMacParameters+0x1ac>)
 80110fe:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011102:	4b2a      	ldr	r3, [pc, #168]	; (80111ac <ResetMacParameters+0x1a8>)
 8011104:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8011108:	4b29      	ldr	r3, [pc, #164]	; (80111b0 <ResetMacParameters+0x1ac>)
 801110a:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 801110e:	4b27      	ldr	r3, [pc, #156]	; (80111ac <ResetMacParameters+0x1a8>)
 8011110:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8011114:	4b26      	ldr	r3, [pc, #152]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011116:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 801111a:	4b25      	ldr	r3, [pc, #148]	; (80111b0 <ResetMacParameters+0x1ac>)
 801111c:	2200      	movs	r2, #0
 801111e:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011122:	4b23      	ldr	r3, [pc, #140]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011124:	2201      	movs	r2, #1
 8011126:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801112a:	4a21      	ldr	r2, [pc, #132]	; (80111b0 <ResetMacParameters+0x1ac>)
 801112c:	4b20      	ldr	r3, [pc, #128]	; (80111b0 <ResetMacParameters+0x1ac>)
 801112e:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 8011132:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8011136:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011138:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801113a:	682b      	ldr	r3, [r5, #0]
 801113c:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801113e:	4b1c      	ldr	r3, [pc, #112]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011140:	2201      	movs	r2, #1
 8011142:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011146:	4b1a      	ldr	r3, [pc, #104]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011148:	2202      	movs	r2, #2
 801114a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801114e:	2300      	movs	r3, #0
 8011150:	633b      	str	r3, [r7, #48]	; 0x30
    classBCallbacks.MacProcessNotify = NULL;
 8011152:	2300      	movs	r3, #0
 8011154:	637b      	str	r3, [r7, #52]	; 0x34

    if( MacCtx.MacCallbacks != NULL )
 8011156:	4b16      	ldr	r3, [pc, #88]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011158:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801115c:	2b00      	cmp	r3, #0
 801115e:	d009      	beq.n	8011174 <ResetMacParameters+0x170>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011160:	4b13      	ldr	r3, [pc, #76]	; (80111b0 <ResetMacParameters+0x1ac>)
 8011162:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011166:	685b      	ldr	r3, [r3, #4]
 8011168:	633b      	str	r3, [r7, #48]	; 0x30
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 801116a:	4b11      	ldr	r3, [pc, #68]	; (80111b0 <ResetMacParameters+0x1ac>)
 801116c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011170:	691b      	ldr	r3, [r3, #16]
 8011172:	637b      	str	r3, [r7, #52]	; 0x34
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011174:	4b11      	ldr	r3, [pc, #68]	; (80111bc <ResetMacParameters+0x1b8>)
 8011176:	613b      	str	r3, [r7, #16]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011178:	4b11      	ldr	r3, [pc, #68]	; (80111c0 <ResetMacParameters+0x1bc>)
 801117a:	617b      	str	r3, [r7, #20]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801117c:	4b11      	ldr	r3, [pc, #68]	; (80111c4 <ResetMacParameters+0x1c0>)
 801117e:	61bb      	str	r3, [r7, #24]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8011180:	4b11      	ldr	r3, [pc, #68]	; (80111c8 <ResetMacParameters+0x1c4>)
 8011182:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011184:	4b11      	ldr	r3, [pc, #68]	; (80111cc <ResetMacParameters+0x1c8>)
 8011186:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011188:	4b11      	ldr	r3, [pc, #68]	; (80111d0 <ResetMacParameters+0x1cc>)
 801118a:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801118c:	4b11      	ldr	r3, [pc, #68]	; (80111d4 <ResetMacParameters+0x1d0>)
 801118e:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8011190:	4b11      	ldr	r3, [pc, #68]	; (80111d8 <ResetMacParameters+0x1d4>)
 8011192:	62fb      	str	r3, [r7, #44]	; 0x2c

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8011194:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011198:	f107 0310 	add.w	r3, r7, #16
 801119c:	4a0f      	ldr	r2, [pc, #60]	; (80111dc <ResetMacParameters+0x1d8>)
 801119e:	4618      	mov	r0, r3
 80111a0:	f001 ffec 	bl	801317c <LoRaMacClassBInit>
}
 80111a4:	bf00      	nop
 80111a6:	3738      	adds	r7, #56	; 0x38
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bdb0      	pop	{r4, r5, r7, pc}
 80111ac:	20003540 	.word	0x20003540
 80111b0:	20003038 	.word	0x20003038
 80111b4:	20003718 	.word	0x20003718
 80111b8:	200037bc 	.word	0x200037bc
 80111bc:	20003498 	.word	0x20003498
 80111c0:	20003454 	.word	0x20003454
 80111c4:	20003484 	.word	0x20003484
 80111c8:	200034b9 	.word	0x200034b9
 80111cc:	2000360c 	.word	0x2000360c
 80111d0:	20003580 	.word	0x20003580
 80111d4:	20003584 	.word	0x20003584
 80111d8:	20003610 	.word	0x20003610
 80111dc:	20003b38 	.word	0x20003b38

080111e0 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b082      	sub	sp, #8
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
 80111e8:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 80111ea:	6878      	ldr	r0, [r7, #4]
 80111ec:	f00b fe46 	bl	801ce7c <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80111f0:	4b0e      	ldr	r3, [pc, #56]	; (801122c <RxWindowSetup+0x4c>)
 80111f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111f4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80111f6:	4b0e      	ldr	r3, [pc, #56]	; (8011230 <RxWindowSetup+0x50>)
 80111f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80111fc:	4a0d      	ldr	r2, [pc, #52]	; (8011234 <RxWindowSetup+0x54>)
 80111fe:	6839      	ldr	r1, [r7, #0]
 8011200:	4618      	mov	r0, r3
 8011202:	f004 f836 	bl	8015272 <RegionRxConfig>
 8011206:	4603      	mov	r3, r0
 8011208:	2b00      	cmp	r3, #0
 801120a:	d00a      	beq.n	8011222 <RxWindowSetup+0x42>
    {
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 801120c:	4b07      	ldr	r3, [pc, #28]	; (801122c <RxWindowSetup+0x4c>)
 801120e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011210:	4a07      	ldr	r2, [pc, #28]	; (8011230 <RxWindowSetup+0x50>)
 8011212:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8011214:	4610      	mov	r0, r2
 8011216:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	7cda      	ldrb	r2, [r3, #19]
 801121c:	4b06      	ldr	r3, [pc, #24]	; (8011238 <RxWindowSetup+0x58>)
 801121e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8011222:	bf00      	nop
 8011224:	3708      	adds	r7, #8
 8011226:	46bd      	mov	sp, r7
 8011228:	bd80      	pop	{r7, pc}
 801122a:	bf00      	nop
 801122c:	0801e560 	.word	0x0801e560
 8011230:	20003540 	.word	0x20003540
 8011234:	20003458 	.word	0x20003458
 8011238:	20003038 	.word	0x20003038

0801123c <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 801123c:	b590      	push	{r4, r7, lr}
 801123e:	b083      	sub	sp, #12
 8011240:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011242:	4b18      	ldr	r3, [pc, #96]	; (80112a4 <OpenContinuousRxCWindow+0x68>)
 8011244:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8011248:	4b16      	ldr	r3, [pc, #88]	; (80112a4 <OpenContinuousRxCWindow+0x68>)
 801124a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801124e:	b259      	sxtb	r1, r3
 8011250:	4b14      	ldr	r3, [pc, #80]	; (80112a4 <OpenContinuousRxCWindow+0x68>)
 8011252:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8011256:	4b13      	ldr	r3, [pc, #76]	; (80112a4 <OpenContinuousRxCWindow+0x68>)
 8011258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801125a:	4c13      	ldr	r4, [pc, #76]	; (80112a8 <OpenContinuousRxCWindow+0x6c>)
 801125c:	9400      	str	r4, [sp, #0]
 801125e:	f003 ffe4 	bl	801522a <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011262:	4b12      	ldr	r3, [pc, #72]	; (80112ac <OpenContinuousRxCWindow+0x70>)
 8011264:	2202      	movs	r2, #2
 8011266:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801126a:	4b10      	ldr	r3, [pc, #64]	; (80112ac <OpenContinuousRxCWindow+0x70>)
 801126c:	2201      	movs	r2, #1
 801126e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011272:	4b0c      	ldr	r3, [pc, #48]	; (80112a4 <OpenContinuousRxCWindow+0x68>)
 8011274:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011278:	4a0d      	ldr	r2, [pc, #52]	; (80112b0 <OpenContinuousRxCWindow+0x74>)
 801127a:	490b      	ldr	r1, [pc, #44]	; (80112a8 <OpenContinuousRxCWindow+0x6c>)
 801127c:	4618      	mov	r0, r3
 801127e:	f003 fff8 	bl	8015272 <RegionRxConfig>
 8011282:	4603      	mov	r3, r0
 8011284:	2b00      	cmp	r3, #0
 8011286:	d009      	beq.n	801129c <OpenContinuousRxCWindow+0x60>
    {
        Radio.Rx( 0 ); // Continuous mode
 8011288:	4b0a      	ldr	r3, [pc, #40]	; (80112b4 <OpenContinuousRxCWindow+0x78>)
 801128a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801128c:	2000      	movs	r0, #0
 801128e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011290:	4b06      	ldr	r3, [pc, #24]	; (80112ac <OpenContinuousRxCWindow+0x70>)
 8011292:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 8011296:	4b05      	ldr	r3, [pc, #20]	; (80112ac <OpenContinuousRxCWindow+0x70>)
 8011298:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 801129c:	bf00      	nop
 801129e:	3704      	adds	r7, #4
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd90      	pop	{r4, r7, pc}
 80112a4:	20003540 	.word	0x20003540
 80112a8:	20003418 	.word	0x20003418
 80112ac:	20003038 	.word	0x20003038
 80112b0:	20003458 	.word	0x20003458
 80112b4:	0801e560 	.word	0x0801e560

080112b8 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	b088      	sub	sp, #32
 80112bc:	af00      	add	r7, sp, #0
 80112be:	60f8      	str	r0, [r7, #12]
 80112c0:	60b9      	str	r1, [r7, #8]
 80112c2:	603b      	str	r3, [r7, #0]
 80112c4:	4613      	mov	r3, r2
 80112c6:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 80112c8:	4b82      	ldr	r3, [pc, #520]	; (80114d4 <PrepareFrame+0x21c>)
 80112ca:	2200      	movs	r2, #0
 80112cc:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80112ce:	4b81      	ldr	r3, [pc, #516]	; (80114d4 <PrepareFrame+0x21c>)
 80112d0:	2200      	movs	r2, #0
 80112d2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 80112d6:	2300      	movs	r3, #0
 80112d8:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80112da:	2300      	movs	r3, #0
 80112dc:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80112de:	2300      	movs	r3, #0
 80112e0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80112e2:	683b      	ldr	r3, [r7, #0]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d101      	bne.n	80112ec <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80112e8:	2300      	movs	r3, #0
 80112ea:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80112ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80112ee:	461a      	mov	r2, r3
 80112f0:	6839      	ldr	r1, [r7, #0]
 80112f2:	4879      	ldr	r0, [pc, #484]	; (80114d8 <PrepareFrame+0x220>)
 80112f4:	f007 fdc5 	bl	8018e82 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80112f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80112fa:	b2da      	uxtb	r2, r3
 80112fc:	4b75      	ldr	r3, [pc, #468]	; (80114d4 <PrepareFrame+0x21c>)
 80112fe:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	781a      	ldrb	r2, [r3, #0]
 8011306:	4b73      	ldr	r3, [pc, #460]	; (80114d4 <PrepareFrame+0x21c>)
 8011308:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	781b      	ldrb	r3, [r3, #0]
 801130e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8011312:	b2db      	uxtb	r3, r3
 8011314:	2b07      	cmp	r3, #7
 8011316:	f000 80b9 	beq.w	801148c <PrepareFrame+0x1d4>
 801131a:	2b07      	cmp	r3, #7
 801131c:	f300 80d0 	bgt.w	80114c0 <PrepareFrame+0x208>
 8011320:	2b02      	cmp	r3, #2
 8011322:	d006      	beq.n	8011332 <PrepareFrame+0x7a>
 8011324:	2b04      	cmp	r3, #4
 8011326:	f040 80cb 	bne.w	80114c0 <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801132a:	4b6a      	ldr	r3, [pc, #424]	; (80114d4 <PrepareFrame+0x21c>)
 801132c:	2201      	movs	r2, #1
 801132e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8011332:	4b68      	ldr	r3, [pc, #416]	; (80114d4 <PrepareFrame+0x21c>)
 8011334:	2204      	movs	r2, #4
 8011336:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801133a:	4b66      	ldr	r3, [pc, #408]	; (80114d4 <PrepareFrame+0x21c>)
 801133c:	4a67      	ldr	r2, [pc, #412]	; (80114dc <PrepareFrame+0x224>)
 801133e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011342:	4b64      	ldr	r3, [pc, #400]	; (80114d4 <PrepareFrame+0x21c>)
 8011344:	22ff      	movs	r2, #255	; 0xff
 8011346:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	781a      	ldrb	r2, [r3, #0]
 801134e:	4b61      	ldr	r3, [pc, #388]	; (80114d4 <PrepareFrame+0x21c>)
 8011350:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011354:	4a5f      	ldr	r2, [pc, #380]	; (80114d4 <PrepareFrame+0x21c>)
 8011356:	79fb      	ldrb	r3, [r7, #7]
 8011358:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 801135c:	4b60      	ldr	r3, [pc, #384]	; (80114e0 <PrepareFrame+0x228>)
 801135e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011362:	4a5c      	ldr	r2, [pc, #368]	; (80114d4 <PrepareFrame+0x21c>)
 8011364:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011368:	68bb      	ldr	r3, [r7, #8]
 801136a:	781a      	ldrb	r2, [r3, #0]
 801136c:	4b59      	ldr	r3, [pc, #356]	; (80114d4 <PrepareFrame+0x21c>)
 801136e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011372:	4b58      	ldr	r3, [pc, #352]	; (80114d4 <PrepareFrame+0x21c>)
 8011374:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8011378:	4b56      	ldr	r3, [pc, #344]	; (80114d4 <PrepareFrame+0x21c>)
 801137a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 801137e:	4b55      	ldr	r3, [pc, #340]	; (80114d4 <PrepareFrame+0x21c>)
 8011380:	4a55      	ldr	r2, [pc, #340]	; (80114d8 <PrepareFrame+0x220>)
 8011382:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011386:	f107 0318 	add.w	r3, r7, #24
 801138a:	4618      	mov	r0, r3
 801138c:	f002 fffe 	bl	801438c <LoRaMacCryptoGetFCntUp>
 8011390:	4603      	mov	r3, r0
 8011392:	2b00      	cmp	r3, #0
 8011394:	d001      	beq.n	801139a <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011396:	2312      	movs	r3, #18
 8011398:	e098      	b.n	80114cc <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801139a:	69bb      	ldr	r3, [r7, #24]
 801139c:	b29a      	uxth	r2, r3
 801139e:	4b4d      	ldr	r3, [pc, #308]	; (80114d4 <PrepareFrame+0x21c>)
 80113a0:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 80113a4:	4b4b      	ldr	r3, [pc, #300]	; (80114d4 <PrepareFrame+0x21c>)
 80113a6:	2200      	movs	r2, #0
 80113a8:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = false;
 80113ac:	4b49      	ldr	r3, [pc, #292]	; (80114d4 <PrepareFrame+0x21c>)
 80113ae:	2200      	movs	r2, #0
 80113b0:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 80113b4:	69bb      	ldr	r3, [r7, #24]
 80113b6:	4a47      	ldr	r2, [pc, #284]	; (80114d4 <PrepareFrame+0x21c>)
 80113b8:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80113bc:	f107 0314 	add.w	r3, r7, #20
 80113c0:	4618      	mov	r0, r3
 80113c2:	f002 f99b 	bl	80136fc <LoRaMacCommandsGetSizeSerializedCmds>
 80113c6:	4603      	mov	r3, r0
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d001      	beq.n	80113d0 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80113cc:	2313      	movs	r3, #19
 80113ce:	e07d      	b.n	80114cc <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d076      	beq.n	80114c4 <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80113d6:	4b42      	ldr	r3, [pc, #264]	; (80114e0 <PrepareFrame+0x228>)
 80113d8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80113dc:	4618      	mov	r0, r3
 80113de:	f7fe fdab 	bl	800ff38 <GetMaxAppPayloadWithoutFOptsLength>
 80113e2:	4603      	mov	r3, r0
 80113e4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80113e6:	4b3b      	ldr	r3, [pc, #236]	; (80114d4 <PrepareFrame+0x21c>)
 80113e8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d01d      	beq.n	801142c <PrepareFrame+0x174>
 80113f0:	697b      	ldr	r3, [r7, #20]
 80113f2:	2b0f      	cmp	r3, #15
 80113f4:	d81a      	bhi.n	801142c <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80113f6:	f107 0314 	add.w	r3, r7, #20
 80113fa:	4a3a      	ldr	r2, [pc, #232]	; (80114e4 <PrepareFrame+0x22c>)
 80113fc:	4619      	mov	r1, r3
 80113fe:	200f      	movs	r0, #15
 8011400:	f002 f992 	bl	8013728 <LoRaMacCommandsSerializeCmds>
 8011404:	4603      	mov	r3, r0
 8011406:	2b00      	cmp	r3, #0
 8011408:	d001      	beq.n	801140e <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801140a:	2313      	movs	r3, #19
 801140c:	e05e      	b.n	80114cc <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 801140e:	697b      	ldr	r3, [r7, #20]
 8011410:	f003 030f 	and.w	r3, r3, #15
 8011414:	b2d9      	uxtb	r1, r3
 8011416:	68ba      	ldr	r2, [r7, #8]
 8011418:	7813      	ldrb	r3, [r2, #0]
 801141a:	f361 0303 	bfi	r3, r1, #0, #4
 801141e:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011420:	68bb      	ldr	r3, [r7, #8]
 8011422:	781a      	ldrb	r2, [r3, #0]
 8011424:	4b2b      	ldr	r3, [pc, #172]	; (80114d4 <PrepareFrame+0x21c>)
 8011426:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801142a:	e04b      	b.n	80114c4 <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801142c:	4b29      	ldr	r3, [pc, #164]	; (80114d4 <PrepareFrame+0x21c>)
 801142e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8011432:	2b00      	cmp	r3, #0
 8011434:	d010      	beq.n	8011458 <PrepareFrame+0x1a0>
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	2b0f      	cmp	r3, #15
 801143a:	d90d      	bls.n	8011458 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801143c:	7ffb      	ldrb	r3, [r7, #31]
 801143e:	f107 0114 	add.w	r1, r7, #20
 8011442:	4a29      	ldr	r2, [pc, #164]	; (80114e8 <PrepareFrame+0x230>)
 8011444:	4618      	mov	r0, r3
 8011446:	f002 f96f 	bl	8013728 <LoRaMacCommandsSerializeCmds>
 801144a:	4603      	mov	r3, r0
 801144c:	2b00      	cmp	r3, #0
 801144e:	d001      	beq.n	8011454 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011450:	2313      	movs	r3, #19
 8011452:	e03b      	b.n	80114cc <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011454:	230a      	movs	r3, #10
 8011456:	e039      	b.n	80114cc <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011458:	7ffb      	ldrb	r3, [r7, #31]
 801145a:	f107 0114 	add.w	r1, r7, #20
 801145e:	4a22      	ldr	r2, [pc, #136]	; (80114e8 <PrepareFrame+0x230>)
 8011460:	4618      	mov	r0, r3
 8011462:	f002 f961 	bl	8013728 <LoRaMacCommandsSerializeCmds>
 8011466:	4603      	mov	r3, r0
 8011468:	2b00      	cmp	r3, #0
 801146a:	d001      	beq.n	8011470 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801146c:	2313      	movs	r3, #19
 801146e:	e02d      	b.n	80114cc <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011470:	4b18      	ldr	r3, [pc, #96]	; (80114d4 <PrepareFrame+0x21c>)
 8011472:	2200      	movs	r2, #0
 8011474:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011478:	4b16      	ldr	r3, [pc, #88]	; (80114d4 <PrepareFrame+0x21c>)
 801147a:	4a1b      	ldr	r2, [pc, #108]	; (80114e8 <PrepareFrame+0x230>)
 801147c:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011480:	697b      	ldr	r3, [r7, #20]
 8011482:	b2da      	uxtb	r2, r3
 8011484:	4b13      	ldr	r3, [pc, #76]	; (80114d4 <PrepareFrame+0x21c>)
 8011486:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 801148a:	e01b      	b.n	80114c4 <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d01a      	beq.n	80114c8 <PrepareFrame+0x210>
 8011492:	4b10      	ldr	r3, [pc, #64]	; (80114d4 <PrepareFrame+0x21c>)
 8011494:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8011498:	2b00      	cmp	r3, #0
 801149a:	d015      	beq.n	80114c8 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 801149c:	4813      	ldr	r0, [pc, #76]	; (80114ec <PrepareFrame+0x234>)
 801149e:	4b0d      	ldr	r3, [pc, #52]	; (80114d4 <PrepareFrame+0x21c>)
 80114a0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80114a4:	b29b      	uxth	r3, r3
 80114a6:	461a      	mov	r2, r3
 80114a8:	6839      	ldr	r1, [r7, #0]
 80114aa:	f007 fcea 	bl	8018e82 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 80114ae:	4b09      	ldr	r3, [pc, #36]	; (80114d4 <PrepareFrame+0x21c>)
 80114b0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80114b4:	b29b      	uxth	r3, r3
 80114b6:	3301      	adds	r3, #1
 80114b8:	b29a      	uxth	r2, r3
 80114ba:	4b06      	ldr	r3, [pc, #24]	; (80114d4 <PrepareFrame+0x21c>)
 80114bc:	801a      	strh	r2, [r3, #0]
            }
            break;
 80114be:	e003      	b.n	80114c8 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80114c0:	2302      	movs	r3, #2
 80114c2:	e003      	b.n	80114cc <PrepareFrame+0x214>
            break;
 80114c4:	bf00      	nop
 80114c6:	e000      	b.n	80114ca <PrepareFrame+0x212>
            break;
 80114c8:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 80114ca:	2300      	movs	r3, #0
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3720      	adds	r7, #32
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	20003038 	.word	0x20003038
 80114d8:	20003170 	.word	0x20003170
 80114dc:	2000303a 	.word	0x2000303a
 80114e0:	20003540 	.word	0x20003540
 80114e4:	20003150 	.word	0x20003150
 80114e8:	200034c0 	.word	0x200034c0
 80114ec:	2000303b 	.word	0x2000303b

080114f0 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80114f0:	b580      	push	{r7, lr}
 80114f2:	b08a      	sub	sp, #40	; 0x28
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	4603      	mov	r3, r0
 80114f8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80114fa:	2303      	movs	r3, #3
 80114fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8011500:	2300      	movs	r3, #0
 8011502:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8011504:	79fb      	ldrb	r3, [r7, #7]
 8011506:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011508:	4b47      	ldr	r3, [pc, #284]	; (8011628 <SendFrameOnChannel+0x138>)
 801150a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801150e:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011510:	4b45      	ldr	r3, [pc, #276]	; (8011628 <SendFrameOnChannel+0x138>)
 8011512:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8011516:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011518:	4b43      	ldr	r3, [pc, #268]	; (8011628 <SendFrameOnChannel+0x138>)
 801151a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801151c:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 801151e:	4b42      	ldr	r3, [pc, #264]	; (8011628 <SendFrameOnChannel+0x138>)
 8011520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011522:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8011524:	4b41      	ldr	r3, [pc, #260]	; (801162c <SendFrameOnChannel+0x13c>)
 8011526:	881b      	ldrh	r3, [r3, #0]
 8011528:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 801152a:	4b3f      	ldr	r3, [pc, #252]	; (8011628 <SendFrameOnChannel+0x138>)
 801152c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8011530:	f107 020f 	add.w	r2, r7, #15
 8011534:	f107 0110 	add.w	r1, r7, #16
 8011538:	4b3d      	ldr	r3, [pc, #244]	; (8011630 <SendFrameOnChannel+0x140>)
 801153a:	f003 feb8 	bl	80152ae <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801153e:	4b3b      	ldr	r3, [pc, #236]	; (801162c <SendFrameOnChannel+0x13c>)
 8011540:	2201      	movs	r2, #1
 8011542:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011546:	4b38      	ldr	r3, [pc, #224]	; (8011628 <SendFrameOnChannel+0x138>)
 8011548:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801154c:	b2da      	uxtb	r2, r3
 801154e:	4b37      	ldr	r3, [pc, #220]	; (801162c <SendFrameOnChannel+0x13c>)
 8011550:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
    MacCtx.McpsConfirm.TxPower = txPower;
 8011554:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011558:	4b34      	ldr	r3, [pc, #208]	; (801162c <SendFrameOnChannel+0x13c>)
 801155a:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
    MacCtx.McpsConfirm.Channel = channel;
 801155e:	79fb      	ldrb	r3, [r7, #7]
 8011560:	4a32      	ldr	r2, [pc, #200]	; (801162c <SendFrameOnChannel+0x13c>)
 8011562:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011566:	4b31      	ldr	r3, [pc, #196]	; (801162c <SendFrameOnChannel+0x13c>)
 8011568:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801156c:	4a2f      	ldr	r2, [pc, #188]	; (801162c <SendFrameOnChannel+0x13c>)
 801156e:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011572:	4b2e      	ldr	r3, [pc, #184]	; (801162c <SendFrameOnChannel+0x13c>)
 8011574:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8011578:	4a2c      	ldr	r2, [pc, #176]	; (801162c <SendFrameOnChannel+0x13c>)
 801157a:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801157e:	f001 fe69 	bl	8013254 <LoRaMacClassBIsBeaconModeActive>
 8011582:	4603      	mov	r3, r0
 8011584:	2b00      	cmp	r3, #0
 8011586:	d00b      	beq.n	80115a0 <SendFrameOnChannel+0xb0>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011588:	4b28      	ldr	r3, [pc, #160]	; (801162c <SendFrameOnChannel+0x13c>)
 801158a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 801158e:	4618      	mov	r0, r3
 8011590:	f001 fecb 	bl	801332a <LoRaMacClassBIsUplinkCollision>
 8011594:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011596:	6a3b      	ldr	r3, [r7, #32]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d001      	beq.n	80115a0 <SendFrameOnChannel+0xb0>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 801159c:	2310      	movs	r3, #16
 801159e:	e03e      	b.n	801161e <SendFrameOnChannel+0x12e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80115a0:	4b21      	ldr	r3, [pc, #132]	; (8011628 <SendFrameOnChannel+0x138>)
 80115a2:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80115a6:	2b01      	cmp	r3, #1
 80115a8:	d101      	bne.n	80115ae <SendFrameOnChannel+0xbe>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 80115aa:	f001 fec8 	bl	801333e <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 80115ae:	f001 fe62 	bl	8013276 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 80115b2:	4b1d      	ldr	r3, [pc, #116]	; (8011628 <SendFrameOnChannel+0x138>)
 80115b4:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80115b8:	b2db      	uxtb	r3, r3
 80115ba:	4a1c      	ldr	r2, [pc, #112]	; (801162c <SendFrameOnChannel+0x13c>)
 80115bc:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 80115c0:	4611      	mov	r1, r2
 80115c2:	4618      	mov	r0, r3
 80115c4:	f7ff fc88 	bl	8010ed8 <SecureFrame>
 80115c8:	4603      	mov	r3, r0
 80115ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 80115ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d002      	beq.n	80115dc <SendFrameOnChannel+0xec>
    {
        return status;
 80115d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80115da:	e020      	b.n	801161e <SendFrameOnChannel+0x12e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80115dc:	4b13      	ldr	r3, [pc, #76]	; (801162c <SendFrameOnChannel+0x13c>)
 80115de:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80115e2:	f043 0302 	orr.w	r3, r3, #2
 80115e6:	4a11      	ldr	r2, [pc, #68]	; (801162c <SendFrameOnChannel+0x13c>)
 80115e8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 80115ec:	4b0f      	ldr	r3, [pc, #60]	; (801162c <SendFrameOnChannel+0x13c>)
 80115ee:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80115f2:	f083 0301 	eor.w	r3, r3, #1
 80115f6:	b2db      	uxtb	r3, r3
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d007      	beq.n	801160c <SendFrameOnChannel+0x11c>
    {
        MacCtx.ChannelsNbTransCounter++;
 80115fc:	4b0b      	ldr	r3, [pc, #44]	; (801162c <SendFrameOnChannel+0x13c>)
 80115fe:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8011602:	3301      	adds	r3, #1
 8011604:	b2da      	uxtb	r2, r3
 8011606:	4b09      	ldr	r3, [pc, #36]	; (801162c <SendFrameOnChannel+0x13c>)
 8011608:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 801160c:	4b09      	ldr	r3, [pc, #36]	; (8011634 <SendFrameOnChannel+0x144>)
 801160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011610:	4a06      	ldr	r2, [pc, #24]	; (801162c <SendFrameOnChannel+0x13c>)
 8011612:	8812      	ldrh	r2, [r2, #0]
 8011614:	b2d2      	uxtb	r2, r2
 8011616:	4611      	mov	r1, r2
 8011618:	4807      	ldr	r0, [pc, #28]	; (8011638 <SendFrameOnChannel+0x148>)
 801161a:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 801161c:	2300      	movs	r3, #0
}
 801161e:	4618      	mov	r0, r3
 8011620:	3728      	adds	r7, #40	; 0x28
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}
 8011626:	bf00      	nop
 8011628:	20003540 	.word	0x20003540
 801162c:	20003038 	.word	0x20003038
 8011630:	20003450 	.word	0x20003450
 8011634:	0801e560 	.word	0x0801e560
 8011638:	2000303a 	.word	0x2000303a

0801163c <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b086      	sub	sp, #24
 8011640:	af00      	add	r7, sp, #0
 8011642:	4603      	mov	r3, r0
 8011644:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8011646:	4b15      	ldr	r3, [pc, #84]	; (801169c <SetTxContinuousWave+0x60>)
 8011648:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 801164c:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801164e:	4b14      	ldr	r3, [pc, #80]	; (80116a0 <SetTxContinuousWave+0x64>)
 8011650:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011654:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011656:	4b12      	ldr	r3, [pc, #72]	; (80116a0 <SetTxContinuousWave+0x64>)
 8011658:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801165c:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 801165e:	4b10      	ldr	r3, [pc, #64]	; (80116a0 <SetTxContinuousWave+0x64>)
 8011660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011662:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011664:	4b0e      	ldr	r3, [pc, #56]	; (80116a0 <SetTxContinuousWave+0x64>)
 8011666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011668:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 801166a:	88fb      	ldrh	r3, [r7, #6]
 801166c:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 801166e:	4b0c      	ldr	r3, [pc, #48]	; (80116a0 <SetTxContinuousWave+0x64>)
 8011670:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011674:	f107 0208 	add.w	r2, r7, #8
 8011678:	4611      	mov	r1, r2
 801167a:	4618      	mov	r0, r3
 801167c:	f003 ff14 	bl	80154a8 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011680:	4b06      	ldr	r3, [pc, #24]	; (801169c <SetTxContinuousWave+0x60>)
 8011682:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011686:	f043 0302 	orr.w	r3, r3, #2
 801168a:	4a04      	ldr	r2, [pc, #16]	; (801169c <SetTxContinuousWave+0x60>)
 801168c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8011690:	2300      	movs	r3, #0
}
 8011692:	4618      	mov	r0, r3
 8011694:	3718      	adds	r7, #24
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}
 801169a:	bf00      	nop
 801169c:	20003038 	.word	0x20003038
 80116a0:	20003540 	.word	0x20003540

080116a4 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 80116a4:	b580      	push	{r7, lr}
 80116a6:	b082      	sub	sp, #8
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	4603      	mov	r3, r0
 80116ac:	6039      	str	r1, [r7, #0]
 80116ae:	80fb      	strh	r3, [r7, #6]
 80116b0:	4613      	mov	r3, r2
 80116b2:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 80116b4:	4b09      	ldr	r3, [pc, #36]	; (80116dc <SetTxContinuousWave1+0x38>)
 80116b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80116b8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80116bc:	88fa      	ldrh	r2, [r7, #6]
 80116be:	6838      	ldr	r0, [r7, #0]
 80116c0:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80116c2:	4b07      	ldr	r3, [pc, #28]	; (80116e0 <SetTxContinuousWave1+0x3c>)
 80116c4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80116c8:	f043 0302 	orr.w	r3, r3, #2
 80116cc:	4a04      	ldr	r2, [pc, #16]	; (80116e0 <SetTxContinuousWave1+0x3c>)
 80116ce:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80116d2:	2300      	movs	r3, #0
}
 80116d4:	4618      	mov	r0, r3
 80116d6:	3708      	adds	r7, #8
 80116d8:	46bd      	mov	sp, r7
 80116da:	bd80      	pop	{r7, pc}
 80116dc:	0801e560 	.word	0x0801e560
 80116e0:	20003038 	.word	0x20003038

080116e4 <GetNvmData>:

LoRaMacNvmData_t* GetNvmData( void )
{
 80116e4:	b480      	push	{r7}
 80116e6:	af00      	add	r7, sp, #0
    return &Nvm;
 80116e8:	4b02      	ldr	r3, [pc, #8]	; (80116f4 <GetNvmData+0x10>)
}
 80116ea:	4618      	mov	r0, r3
 80116ec:	46bd      	mov	sp, r7
 80116ee:	bc80      	pop	{r7}
 80116f0:	4770      	bx	lr
 80116f2:	bf00      	nop
 80116f4:	20003540 	.word	0x20003540

080116f8 <RestoreNvmData>:

LoRaMacStatus_t RestoreNvmData( LoRaMacNvmData_t* nvm )
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8011700:	2300      	movs	r3, #0
 8011702:	60fb      	str	r3, [r7, #12]

    // Status and parameter validation
    if( nvm == NULL )
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d101      	bne.n	801170e <RestoreNvmData+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801170a:	2303      	movs	r3, #3
 801170c:	e09a      	b.n	8011844 <RestoreNvmData+0x14c>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 801170e:	4b4f      	ldr	r3, [pc, #316]	; (801184c <RestoreNvmData+0x154>)
 8011710:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011714:	2b01      	cmp	r3, #1
 8011716:	d001      	beq.n	801171c <RestoreNvmData+0x24>
    {
        return LORAMAC_STATUS_BUSY;
 8011718:	2301      	movs	r3, #1
 801171a:	e093      	b.n	8011844 <RestoreNvmData+0x14c>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvm->Crypto, sizeof( nvm->Crypto ) -
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2124      	movs	r1, #36	; 0x24
 8011720:	4618      	mov	r0, r3
 8011722:	f007 fc03 	bl	8018f2c <Crc32>
 8011726:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->Crypto.Crc32 ) );
    if( crc == nvm->Crypto.Crc32 )
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801172c:	68fa      	ldr	r2, [r7, #12]
 801172e:	429a      	cmp	r2, r3
 8011730:	d105      	bne.n	801173e <RestoreNvmData+0x46>
    {
        memcpy1( ( uint8_t* ) &Nvm.Crypto, ( uint8_t* ) &nvm->Crypto,
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2228      	movs	r2, #40	; 0x28
 8011736:	4619      	mov	r1, r3
 8011738:	4845      	ldr	r0, [pc, #276]	; (8011850 <RestoreNvmData+0x158>)
 801173a:	f007 fba2 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.Crypto ) );
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup1, sizeof( nvm->MacGroup1 ) -
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	3328      	adds	r3, #40	; 0x28
 8011742:	2114      	movs	r1, #20
 8011744:	4618      	mov	r0, r3
 8011746:	f007 fbf1 	bl	8018f2c <Crc32>
 801174a:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup1.Crc32 ) );
    if( crc == nvm->MacGroup1.Crc32 )
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011750:	68fa      	ldr	r2, [r7, #12]
 8011752:	429a      	cmp	r2, r3
 8011754:	d106      	bne.n	8011764 <RestoreNvmData+0x6c>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup1, ( uint8_t* ) &nvm->MacGroup1,
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	3328      	adds	r3, #40	; 0x28
 801175a:	2218      	movs	r2, #24
 801175c:	4619      	mov	r1, r3
 801175e:	483d      	ldr	r0, [pc, #244]	; (8011854 <RestoreNvmData+0x15c>)
 8011760:	f007 fb8f 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.MacGroup1 ) );
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvm->MacGroup2, sizeof( nvm->MacGroup2 ) -
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	3340      	adds	r3, #64	; 0x40
 8011768:	21d4      	movs	r1, #212	; 0xd4
 801176a:	4618      	mov	r0, r3
 801176c:	f007 fbde 	bl	8018f2c <Crc32>
 8011770:	60f8      	str	r0, [r7, #12]
                                               sizeof( nvm->MacGroup2.Crc32 ) );
    if( crc == nvm->MacGroup2.Crc32 )
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8011778:	68fa      	ldr	r2, [r7, #12]
 801177a:	429a      	cmp	r2, r3
 801177c:	d11f      	bne.n	80117be <RestoreNvmData+0xc6>
    {
        memcpy1( ( uint8_t* ) &Nvm.MacGroup2, ( uint8_t* ) &nvm->MacGroup2,
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	3340      	adds	r3, #64	; 0x40
 8011782:	22d8      	movs	r2, #216	; 0xd8
 8011784:	4619      	mov	r1, r3
 8011786:	4834      	ldr	r0, [pc, #208]	; (8011858 <RestoreNvmData+0x160>)
 8011788:	f007 fb7b 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.MacGroup2 ) );

        // Initialize RxC config parameters.
        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801178c:	4b2f      	ldr	r3, [pc, #188]	; (801184c <RestoreNvmData+0x154>)
 801178e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8011792:	4b2e      	ldr	r3, [pc, #184]	; (801184c <RestoreNvmData+0x154>)
 8011794:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011798:	4b2d      	ldr	r3, [pc, #180]	; (8011850 <RestoreNvmData+0x158>)
 801179a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801179c:	4a2b      	ldr	r2, [pc, #172]	; (801184c <RestoreNvmData+0x154>)
 801179e:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80117a2:	4b2b      	ldr	r3, [pc, #172]	; (8011850 <RestoreNvmData+0x158>)
 80117a4:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 80117a8:	4b28      	ldr	r3, [pc, #160]	; (801184c <RestoreNvmData+0x154>)
 80117aa:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
        MacCtx.RxWindowCConfig.RxContinuous = true;
 80117ae:	4b27      	ldr	r3, [pc, #156]	; (801184c <RestoreNvmData+0x154>)
 80117b0:	2201      	movs	r2, #1
 80117b2:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80117b6:	4b25      	ldr	r3, [pc, #148]	; (801184c <RestoreNvmData+0x154>)
 80117b8:	2202      	movs	r2, #2
 80117ba:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvm->SecureElement, sizeof( nvm->SecureElement ) -
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80117c4:	21bc      	movs	r1, #188	; 0xbc
 80117c6:	4618      	mov	r0, r3
 80117c8:	f007 fbb0 	bl	8018f2c <Crc32>
 80117cc:	60f8      	str	r0, [r7, #12]
                                                   sizeof( nvm->SecureElement.Crc32 ) );
    if( crc == nvm->SecureElement.Crc32 )
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 80117d4:	68fa      	ldr	r2, [r7, #12]
 80117d6:	429a      	cmp	r2, r3
 80117d8:	d107      	bne.n	80117ea <RestoreNvmData+0xf2>
    {
        memcpy1( ( uint8_t* ) &Nvm.SecureElement,( uint8_t* ) &nvm->SecureElement,
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80117e0:	22c0      	movs	r2, #192	; 0xc0
 80117e2:	4619      	mov	r1, r3
 80117e4:	481d      	ldr	r0, [pc, #116]	; (801185c <RestoreNvmData+0x164>)
 80117e6:	f007 fb4c 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.SecureElement ) );
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvm->RegionGroup1, sizeof( nvm->RegionGroup1 ) -
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80117f0:	21a0      	movs	r1, #160	; 0xa0
 80117f2:	4618      	mov	r0, r3
 80117f4:	f007 fb9a 	bl	8018f2c <Crc32>
 80117f8:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->RegionGroup1.Crc32 ) );
    if( crc == nvm->RegionGroup1.Crc32 )
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 8011800:	68fa      	ldr	r2, [r7, #12]
 8011802:	429a      	cmp	r2, r3
 8011804:	d107      	bne.n	8011816 <RestoreNvmData+0x11e>
    {
        memcpy1( ( uint8_t* ) &Nvm.RegionGroup1,( uint8_t* ) &nvm->RegionGroup1,
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 801180c:	22a4      	movs	r2, #164	; 0xa4
 801180e:	4619      	mov	r1, r3
 8011810:	4813      	ldr	r0, [pc, #76]	; (8011860 <RestoreNvmData+0x168>)
 8011812:	f007 fb36 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.RegionGroup1 ) );
    }

    crc = Crc32( ( uint8_t* ) &nvm->ClassB, sizeof( nvm->ClassB ) -
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 801181c:	2114      	movs	r1, #20
 801181e:	4618      	mov	r0, r3
 8011820:	f007 fb84 	bl	8018f2c <Crc32>
 8011824:	60f8      	str	r0, [r7, #12]
                                            sizeof( nvm->ClassB.Crc32 ) );
    if( crc == nvm->ClassB.Crc32 )
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
 801182c:	68fa      	ldr	r2, [r7, #12]
 801182e:	429a      	cmp	r2, r3
 8011830:	d107      	bne.n	8011842 <RestoreNvmData+0x14a>
    {
        memcpy1( ( uint8_t* ) &Nvm.ClassB,( uint8_t* ) &nvm->ClassB,
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f503 63bf 	add.w	r3, r3, #1528	; 0x5f8
 8011838:	2218      	movs	r2, #24
 801183a:	4619      	mov	r1, r3
 801183c:	4809      	ldr	r0, [pc, #36]	; (8011864 <RestoreNvmData+0x16c>)
 801183e:	f007 fb20 	bl	8018e82 <memcpy1>
                 sizeof( Nvm.ClassB ) );
    }

    return LORAMAC_STATUS_OK;
 8011842:	2300      	movs	r3, #0
}
 8011844:	4618      	mov	r0, r3
 8011846:	3710      	adds	r7, #16
 8011848:	46bd      	mov	sp, r7
 801184a:	bd80      	pop	{r7, pc}
 801184c:	20003038 	.word	0x20003038
 8011850:	20003540 	.word	0x20003540
 8011854:	20003568 	.word	0x20003568
 8011858:	20003580 	.word	0x20003580
 801185c:	20003658 	.word	0x20003658
 8011860:	20003718 	.word	0x20003718
 8011864:	20003b38 	.word	0x20003b38

08011868 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011868:	b480      	push	{r7}
 801186a:	b083      	sub	sp, #12
 801186c:	af00      	add	r7, sp, #0
 801186e:	6078      	str	r0, [r7, #4]
 8011870:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d002      	beq.n	801187e <DetermineFrameType+0x16>
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d101      	bne.n	8011882 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801187e:	2303      	movs	r3, #3
 8011880:	e03b      	b.n	80118fa <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	7b1b      	ldrb	r3, [r3, #12]
 8011886:	f003 030f 	and.w	r3, r3, #15
 801188a:	b2db      	uxtb	r3, r3
 801188c:	2b00      	cmp	r3, #0
 801188e:	d008      	beq.n	80118a2 <DetermineFrameType+0x3a>
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d003      	beq.n	80118a2 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 801189a:	683b      	ldr	r3, [r7, #0]
 801189c:	2200      	movs	r2, #0
 801189e:	701a      	strb	r2, [r3, #0]
 80118a0:	e02a      	b.n	80118f8 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d103      	bne.n	80118b4 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 80118ac:	683b      	ldr	r3, [r7, #0]
 80118ae:	2201      	movs	r2, #1
 80118b0:	701a      	strb	r2, [r3, #0]
 80118b2:	e021      	b.n	80118f8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	7b1b      	ldrb	r3, [r3, #12]
 80118b8:	f003 030f 	and.w	r3, r3, #15
 80118bc:	b2db      	uxtb	r3, r3
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d108      	bne.n	80118d4 <DetermineFrameType+0x6c>
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d103      	bne.n	80118d4 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 80118cc:	683b      	ldr	r3, [r7, #0]
 80118ce:	2202      	movs	r2, #2
 80118d0:	701a      	strb	r2, [r3, #0]
 80118d2:	e011      	b.n	80118f8 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	7b1b      	ldrb	r3, [r3, #12]
 80118d8:	f003 030f 	and.w	r3, r3, #15
 80118dc:	b2db      	uxtb	r3, r3
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d108      	bne.n	80118f4 <DetermineFrameType+0x8c>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d003      	beq.n	80118f4 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 80118ec:	683b      	ldr	r3, [r7, #0]
 80118ee:	2203      	movs	r2, #3
 80118f0:	701a      	strb	r2, [r3, #0]
 80118f2:	e001      	b.n	80118f8 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 80118f4:	2317      	movs	r3, #23
 80118f6:	e000      	b.n	80118fa <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 80118f8:	2300      	movs	r3, #0
}
 80118fa:	4618      	mov	r0, r3
 80118fc:	370c      	adds	r7, #12
 80118fe:	46bd      	mov	sp, r7
 8011900:	bc80      	pop	{r7}
 8011902:	4770      	bx	lr

08011904 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8011904:	b480      	push	{r7}
 8011906:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 8011908:	4b12      	ldr	r3, [pc, #72]	; (8011954 <CheckRetransUnconfirmedUplink+0x50>)
 801190a:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 801190e:	4b12      	ldr	r3, [pc, #72]	; (8011958 <CheckRetransUnconfirmedUplink+0x54>)
 8011910:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    if( MacCtx.ChannelsNbTransCounter >=
 8011914:	429a      	cmp	r2, r3
 8011916:	d301      	bcc.n	801191c <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 8011918:	2301      	movs	r3, #1
 801191a:	e016      	b.n	801194a <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801191c:	4b0d      	ldr	r3, [pc, #52]	; (8011954 <CheckRetransUnconfirmedUplink+0x50>)
 801191e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011922:	f003 0302 	and.w	r3, r3, #2
 8011926:	b2db      	uxtb	r3, r3
 8011928:	2b00      	cmp	r3, #0
 801192a:	d00d      	beq.n	8011948 <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 801192c:	4b0a      	ldr	r3, [pc, #40]	; (8011958 <CheckRetransUnconfirmedUplink+0x54>)
 801192e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8011932:	2b00      	cmp	r3, #0
 8011934:	d101      	bne.n	801193a <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 8011936:	2301      	movs	r3, #1
 8011938:	e007      	b.n	801194a <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 801193a:	4b06      	ldr	r3, [pc, #24]	; (8011954 <CheckRetransUnconfirmedUplink+0x50>)
 801193c:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
 8011940:	2b00      	cmp	r3, #0
 8011942:	d101      	bne.n	8011948 <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 8011944:	2301      	movs	r3, #1
 8011946:	e000      	b.n	801194a <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 8011948:	2300      	movs	r3, #0
}
 801194a:	4618      	mov	r0, r3
 801194c:	46bd      	mov	sp, r7
 801194e:	bc80      	pop	{r7}
 8011950:	4770      	bx	lr
 8011952:	bf00      	nop
 8011954:	20003038 	.word	0x20003038
 8011958:	20003540 	.word	0x20003540

0801195c <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 801195c:	b480      	push	{r7}
 801195e:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8011960:	4b0e      	ldr	r3, [pc, #56]	; (801199c <CheckRetransConfirmedUplink+0x40>)
 8011962:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 8011966:	4b0d      	ldr	r3, [pc, #52]	; (801199c <CheckRetransConfirmedUplink+0x40>)
 8011968:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 801196c:	429a      	cmp	r2, r3
 801196e:	d301      	bcc.n	8011974 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8011970:	2301      	movs	r3, #1
 8011972:	e00f      	b.n	8011994 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011974:	4b09      	ldr	r3, [pc, #36]	; (801199c <CheckRetransConfirmedUplink+0x40>)
 8011976:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801197a:	f003 0302 	and.w	r3, r3, #2
 801197e:	b2db      	uxtb	r3, r3
 8011980:	2b00      	cmp	r3, #0
 8011982:	d006      	beq.n	8011992 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011984:	4b05      	ldr	r3, [pc, #20]	; (801199c <CheckRetransConfirmedUplink+0x40>)
 8011986:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 801198a:	2b00      	cmp	r3, #0
 801198c:	d001      	beq.n	8011992 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801198e:	2301      	movs	r3, #1
 8011990:	e000      	b.n	8011994 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 8011992:	2300      	movs	r3, #0
}
 8011994:	4618      	mov	r0, r3
 8011996:	46bd      	mov	sp, r7
 8011998:	bc80      	pop	{r7}
 801199a:	4770      	bx	lr
 801199c:	20003038 	.word	0x20003038

080119a0 <StopRetransmission>:

static bool StopRetransmission( void )
{
 80119a0:	b480      	push	{r7}
 80119a2:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80119a4:	4b1a      	ldr	r3, [pc, #104]	; (8011a10 <StopRetransmission+0x70>)
 80119a6:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 80119aa:	f003 0302 	and.w	r3, r3, #2
 80119ae:	b2db      	uxtb	r3, r3
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d009      	beq.n	80119c8 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80119b4:	4b16      	ldr	r3, [pc, #88]	; (8011a10 <StopRetransmission+0x70>)
 80119b6:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d00e      	beq.n	80119dc <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80119be:	4b14      	ldr	r3, [pc, #80]	; (8011a10 <StopRetransmission+0x70>)
 80119c0:	f893 347f 	ldrb.w	r3, [r3, #1151]	; 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80119c4:	2b01      	cmp	r3, #1
 80119c6:	d009      	beq.n	80119dc <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80119c8:	4b12      	ldr	r3, [pc, #72]	; (8011a14 <StopRetransmission+0x74>)
 80119ca:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d004      	beq.n	80119dc <StopRetransmission+0x3c>
        {
            Nvm.MacGroup1.AdrAckCounter++;
 80119d2:	4b10      	ldr	r3, [pc, #64]	; (8011a14 <StopRetransmission+0x74>)
 80119d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80119d6:	3301      	adds	r3, #1
 80119d8:	4a0e      	ldr	r2, [pc, #56]	; (8011a14 <StopRetransmission+0x74>)
 80119da:	6293      	str	r3, [r2, #40]	; 0x28
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80119dc:	4b0c      	ldr	r3, [pc, #48]	; (8011a10 <StopRetransmission+0x70>)
 80119de:	2200      	movs	r2, #0
 80119e0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 80119e4:	4b0a      	ldr	r3, [pc, #40]	; (8011a10 <StopRetransmission+0x70>)
 80119e6:	2200      	movs	r2, #0
 80119e8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 80119ec:	4b08      	ldr	r3, [pc, #32]	; (8011a10 <StopRetransmission+0x70>)
 80119ee:	2200      	movs	r2, #0
 80119f0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80119f4:	4b06      	ldr	r3, [pc, #24]	; (8011a10 <StopRetransmission+0x70>)
 80119f6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80119fa:	f023 0302 	bic.w	r3, r3, #2
 80119fe:	4a04      	ldr	r2, [pc, #16]	; (8011a10 <StopRetransmission+0x70>)
 8011a00:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 8011a04:	2301      	movs	r3, #1
}
 8011a06:	4618      	mov	r0, r3
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	bc80      	pop	{r7}
 8011a0c:	4770      	bx	lr
 8011a0e:	bf00      	nop
 8011a10:	20003038 	.word	0x20003038
 8011a14:	20003540 	.word	0x20003540

08011a18 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b082      	sub	sp, #8
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	4603      	mov	r3, r0
 8011a20:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8011a22:	4b0b      	ldr	r3, [pc, #44]	; (8011a50 <CallNvmDataChangeCallback+0x38>)
 8011a24:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d00c      	beq.n	8011a46 <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8011a2c:	4b08      	ldr	r3, [pc, #32]	; (8011a50 <CallNvmDataChangeCallback+0x38>)
 8011a2e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011a32:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d006      	beq.n	8011a46 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8011a38:	4b05      	ldr	r3, [pc, #20]	; (8011a50 <CallNvmDataChangeCallback+0x38>)
 8011a3a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011a3e:	68db      	ldr	r3, [r3, #12]
 8011a40:	88fa      	ldrh	r2, [r7, #6]
 8011a42:	4610      	mov	r0, r2
 8011a44:	4798      	blx	r3
    }
}
 8011a46:	bf00      	nop
 8011a48:	3708      	adds	r7, #8
 8011a4a:	46bd      	mov	sp, r7
 8011a4c:	bd80      	pop	{r7, pc}
 8011a4e:	bf00      	nop
 8011a50:	20003038 	.word	0x20003038

08011a54 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b084      	sub	sp, #16
 8011a58:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 8011a5a:	4b1b      	ldr	r3, [pc, #108]	; (8011ac8 <AckTimeoutRetriesProcess+0x74>)
 8011a5c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8011a60:	4b19      	ldr	r3, [pc, #100]	; (8011ac8 <AckTimeoutRetriesProcess+0x74>)
 8011a62:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 8011a66:	429a      	cmp	r2, r3
 8011a68:	d229      	bcs.n	8011abe <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 8011a6a:	4b17      	ldr	r3, [pc, #92]	; (8011ac8 <AckTimeoutRetriesProcess+0x74>)
 8011a6c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8011a70:	3301      	adds	r3, #1
 8011a72:	b2da      	uxtb	r2, r3
 8011a74:	4b14      	ldr	r3, [pc, #80]	; (8011ac8 <AckTimeoutRetriesProcess+0x74>)
 8011a76:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 8011a7a:	4b13      	ldr	r3, [pc, #76]	; (8011ac8 <AckTimeoutRetriesProcess+0x74>)
 8011a7c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8011a80:	f003 0301 	and.w	r3, r3, #1
 8011a84:	b2db      	uxtb	r3, r3
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d019      	beq.n	8011abe <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8011a8a:	2322      	movs	r3, #34	; 0x22
 8011a8c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011a8e:	4b0f      	ldr	r3, [pc, #60]	; (8011acc <AckTimeoutRetriesProcess+0x78>)
 8011a90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8011a94:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011a96:	4b0d      	ldr	r3, [pc, #52]	; (8011acc <AckTimeoutRetriesProcess+0x78>)
 8011a98:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011a9c:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a9e:	4b0b      	ldr	r3, [pc, #44]	; (8011acc <AckTimeoutRetriesProcess+0x78>)
 8011aa0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011aa4:	f107 0208 	add.w	r2, r7, #8
 8011aa8:	4611      	mov	r1, r2
 8011aaa:	4618      	mov	r0, r3
 8011aac:	f003 fb19 	bl	80150e2 <RegionGetPhyParam>
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	b25a      	sxtb	r2, r3
 8011ab8:	4b04      	ldr	r3, [pc, #16]	; (8011acc <AckTimeoutRetriesProcess+0x78>)
 8011aba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        }
    }
}
 8011abe:	bf00      	nop
 8011ac0:	3710      	adds	r7, #16
 8011ac2:	46bd      	mov	sp, r7
 8011ac4:	bd80      	pop	{r7, pc}
 8011ac6:	bf00      	nop
 8011ac8:	20003038 	.word	0x20003038
 8011acc:	20003540 	.word	0x20003540

08011ad0 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b084      	sub	sp, #16
 8011ad4:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 8011ad6:	4b14      	ldr	r3, [pc, #80]	; (8011b28 <AckTimeoutRetriesFinalize+0x58>)
 8011ad8:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8011adc:	f083 0301 	eor.w	r3, r3, #1
 8011ae0:	b2db      	uxtb	r3, r3
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d015      	beq.n	8011b12 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8011ae6:	2302      	movs	r3, #2
 8011ae8:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 8011aea:	4b10      	ldr	r3, [pc, #64]	; (8011b2c <AckTimeoutRetriesFinalize+0x5c>)
 8011aec:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 8011aee:	4b10      	ldr	r3, [pc, #64]	; (8011b30 <AckTimeoutRetriesFinalize+0x60>)
 8011af0:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011af2:	4b10      	ldr	r3, [pc, #64]	; (8011b34 <AckTimeoutRetriesFinalize+0x64>)
 8011af4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011af8:	1d3a      	adds	r2, r7, #4
 8011afa:	4611      	mov	r1, r2
 8011afc:	4618      	mov	r0, r3
 8011afe:	f003 fb28 	bl	8015152 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 8011b02:	4b09      	ldr	r3, [pc, #36]	; (8011b28 <AckTimeoutRetriesFinalize+0x58>)
 8011b04:	2200      	movs	r2, #0
 8011b06:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 8011b0a:	4b07      	ldr	r3, [pc, #28]	; (8011b28 <AckTimeoutRetriesFinalize+0x58>)
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8011b12:	4b05      	ldr	r3, [pc, #20]	; (8011b28 <AckTimeoutRetriesFinalize+0x58>)
 8011b14:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 8011b18:	4b03      	ldr	r3, [pc, #12]	; (8011b28 <AckTimeoutRetriesFinalize+0x58>)
 8011b1a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
}
 8011b1e:	bf00      	nop
 8011b20:	3710      	adds	r7, #16
 8011b22:	46bd      	mov	sp, r7
 8011b24:	bd80      	pop	{r7, pc}
 8011b26:	bf00      	nop
 8011b28:	20003038 	.word	0x20003038
 8011b2c:	20003718 	.word	0x20003718
 8011b30:	200037bc 	.word	0x200037bc
 8011b34:	20003540 	.word	0x20003540

08011b38 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 8011b38:	b480      	push	{r7}
 8011b3a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011b3c:	4b0b      	ldr	r3, [pc, #44]	; (8011b6c <IsRequestPending+0x34>)
 8011b3e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011b42:	f003 0304 	and.w	r3, r3, #4
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d107      	bne.n	8011b5c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8011b4c:	4b07      	ldr	r3, [pc, #28]	; (8011b6c <IsRequestPending+0x34>)
 8011b4e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8011b52:	f003 0301 	and.w	r3, r3, #1
 8011b56:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d001      	beq.n	8011b60 <IsRequestPending+0x28>
    {
        return 1;
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	e000      	b.n	8011b62 <IsRequestPending+0x2a>
    }
    return 0;
 8011b60:	2300      	movs	r3, #0
}
 8011b62:	4618      	mov	r0, r3
 8011b64:	46bd      	mov	sp, r7
 8011b66:	bc80      	pop	{r7}
 8011b68:	4770      	bx	lr
 8011b6a:	bf00      	nop
 8011b6c:	20003038 	.word	0x20003038

08011b70 <LoRaMacInitialization>:


LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011b70:	b590      	push	{r4, r7, lr}
 8011b72:	b08f      	sub	sp, #60	; 0x3c
 8011b74:	af02      	add	r7, sp, #8
 8011b76:	6178      	str	r0, [r7, #20]
 8011b78:	6139      	str	r1, [r7, #16]
 8011b7a:	4613      	mov	r3, r2
 8011b7c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8011b7e:	697b      	ldr	r3, [r7, #20]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d002      	beq.n	8011b8a <LoRaMacInitialization+0x1a>
 8011b84:	693b      	ldr	r3, [r7, #16]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d101      	bne.n	8011b8e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011b8a:	2303      	movs	r3, #3
 8011b8c:	e275      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011b8e:	697b      	ldr	r3, [r7, #20]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d00b      	beq.n	8011bae <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011b96:	697b      	ldr	r3, [r7, #20]
 8011b98:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d007      	beq.n	8011bae <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011b9e:	697b      	ldr	r3, [r7, #20]
 8011ba0:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d003      	beq.n	8011bae <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011ba6:	697b      	ldr	r3, [r7, #20]
 8011ba8:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d101      	bne.n	8011bb2 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011bae:	2303      	movs	r3, #3
 8011bb0:	e263      	b.n	801207a <LoRaMacInitialization+0x50a>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011bb2:	7bfb      	ldrb	r3, [r7, #15]
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	f003 fa7f 	bl	80150b8 <RegionIsActive>
 8011bba:	4603      	mov	r3, r0
 8011bbc:	f083 0301 	eor.w	r3, r3, #1
 8011bc0:	b2db      	uxtb	r3, r3
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d001      	beq.n	8011bca <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011bc6:	2309      	movs	r3, #9
 8011bc8:	e257      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8011bca:	6978      	ldr	r0, [r7, #20]
 8011bcc:	f001 fef6 	bl	80139bc <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8011bd0:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 8011bd4:	2100      	movs	r1, #0
 8011bd6:	48c7      	ldr	r0, [pc, #796]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011bd8:	f007 f98e 	bl	8018ef8 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8011bdc:	f44f 62a1 	mov.w	r2, #1288	; 0x508
 8011be0:	2100      	movs	r1, #0
 8011be2:	48c5      	ldr	r0, [pc, #788]	; (8011ef8 <LoRaMacInitialization+0x388>)
 8011be4:	f007 f988 	bl	8018ef8 <memset1>

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 8011be8:	4bc3      	ldr	r3, [pc, #780]	; (8011ef8 <LoRaMacInitialization+0x388>)
 8011bea:	2201      	movs	r2, #1
 8011bec:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 8011bf0:	4bc1      	ldr	r3, [pc, #772]	; (8011ef8 <LoRaMacInitialization+0x388>)
 8011bf2:	2201      	movs	r2, #1
 8011bf4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    Nvm.MacGroup2.Region = region;
 8011bf8:	4abe      	ldr	r2, [pc, #760]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011bfa:	7bfb      	ldrb	r3, [r7, #15]
 8011bfc:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8011c00:	4bbc      	ldr	r3, [pc, #752]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c02:	2200      	movs	r2, #0
 8011c04:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 8011c08:	4bba      	ldr	r3, [pc, #744]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8011c10:	4bb8      	ldr	r3, [pc, #736]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c12:	4aba      	ldr	r2, [pc, #744]	; (8011efc <LoRaMacInitialization+0x38c>)
 8011c14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8011c18:	230f      	movs	r3, #15
 8011c1a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c1e:	4bb5      	ldr	r3, [pc, #724]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c24:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011c28:	4611      	mov	r1, r2
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f003 fa59 	bl	80150e2 <RegionGetPhyParam>
 8011c30:	4603      	mov	r3, r0
 8011c32:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	bf14      	ite	ne
 8011c3a:	2301      	movne	r3, #1
 8011c3c:	2300      	moveq	r3, #0
 8011c3e:	b2da      	uxtb	r2, r3
 8011c40:	4bac      	ldr	r3, [pc, #688]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c42:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8011c46:	230a      	movs	r3, #10
 8011c48:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c4c:	4ba9      	ldr	r3, [pc, #676]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011c56:	4611      	mov	r1, r2
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f003 fa42 	bl	80150e2 <RegionGetPhyParam>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c64:	b25a      	sxtb	r2, r3
 8011c66:	4ba3      	ldr	r3, [pc, #652]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c68:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011c6c:	2306      	movs	r3, #6
 8011c6e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c72:	4ba0      	ldr	r3, [pc, #640]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c78:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011c7c:	4611      	mov	r1, r2
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f003 fa2f 	bl	80150e2 <RegionGetPhyParam>
 8011c84:	4603      	mov	r3, r0
 8011c86:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8011c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c8a:	b25a      	sxtb	r2, r3
 8011c8c:	4b99      	ldr	r3, [pc, #612]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c8e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011c92:	2310      	movs	r3, #16
 8011c94:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c98:	4b96      	ldr	r3, [pc, #600]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011c9e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011ca2:	4611      	mov	r1, r2
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	f003 fa1c 	bl	80150e2 <RegionGetPhyParam>
 8011caa:	4603      	mov	r3, r0
 8011cac:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cb0:	4a90      	ldr	r2, [pc, #576]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011cb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8011cb6:	2311      	movs	r3, #17
 8011cb8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011cbc:	4b8d      	ldr	r3, [pc, #564]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011cc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011cc6:	4611      	mov	r1, r2
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f003 fa0a 	bl	80150e2 <RegionGetPhyParam>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cd4:	4a87      	ldr	r2, [pc, #540]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011cd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8011cda:	2312      	movs	r3, #18
 8011cdc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ce0:	4b84      	ldr	r3, [pc, #528]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011ce6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011cea:	4611      	mov	r1, r2
 8011cec:	4618      	mov	r0, r3
 8011cee:	f003 f9f8 	bl	80150e2 <RegionGetPhyParam>
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8011cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cf8:	4a7e      	ldr	r2, [pc, #504]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011cfa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8011cfe:	2313      	movs	r3, #19
 8011d00:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d04:	4b7b      	ldr	r3, [pc, #492]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011d0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011d0e:	4611      	mov	r1, r2
 8011d10:	4618      	mov	r0, r3
 8011d12:	f003 f9e6 	bl	80150e2 <RegionGetPhyParam>
 8011d16:	4603      	mov	r3, r0
 8011d18:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8011d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d1c:	4a75      	ldr	r2, [pc, #468]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d1e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011d22:	2314      	movs	r3, #20
 8011d24:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d28:	4b72      	ldr	r3, [pc, #456]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011d2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011d32:	4611      	mov	r1, r2
 8011d34:	4618      	mov	r0, r3
 8011d36:	f003 f9d4 	bl	80150e2 <RegionGetPhyParam>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d40:	4a6c      	ldr	r2, [pc, #432]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d42:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8011d46:	2317      	movs	r3, #23
 8011d48:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d4c:	4b69      	ldr	r3, [pc, #420]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011d52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011d56:	4611      	mov	r1, r2
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f003 f9c2 	bl	80150e2 <RegionGetPhyParam>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d64:	b2da      	uxtb	r2, r3
 8011d66:	4b63      	ldr	r3, [pc, #396]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d68:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011d6c:	2318      	movs	r3, #24
 8011d6e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d72:	4b60      	ldr	r3, [pc, #384]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011d78:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011d7c:	4611      	mov	r1, r2
 8011d7e:	4618      	mov	r0, r3
 8011d80:	f003 f9af 	bl	80150e2 <RegionGetPhyParam>
 8011d84:	4603      	mov	r3, r0
 8011d86:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8011d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d8a:	4a5a      	ldr	r2, [pc, #360]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d8c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d92:	4a58      	ldr	r2, [pc, #352]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011d94:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8011d98:	2319      	movs	r3, #25
 8011d9a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d9e:	4b55      	ldr	r3, [pc, #340]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011da0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011da4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011da8:	4611      	mov	r1, r2
 8011daa:	4618      	mov	r0, r3
 8011dac:	f003 f999 	bl	80150e2 <RegionGetPhyParam>
 8011db0:	4603      	mov	r3, r0
 8011db2:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011db6:	b2da      	uxtb	r2, r3
 8011db8:	4b4e      	ldr	r3, [pc, #312]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011dba:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dc0:	b2da      	uxtb	r2, r3
 8011dc2:	4b4c      	ldr	r3, [pc, #304]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011dc4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8011dc8:	231e      	movs	r3, #30
 8011dca:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011dce:	4b49      	ldr	r3, [pc, #292]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011dd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011dd4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011dd8:	4611      	mov	r1, r2
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f003 f981 	bl	80150e2 <RegionGetPhyParam>
 8011de0:	4603      	mov	r3, r0
 8011de2:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011de6:	b2da      	uxtb	r2, r3
 8011de8:	4b42      	ldr	r3, [pc, #264]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011dea:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8011dee:	231f      	movs	r3, #31
 8011df0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011df4:	4b3f      	ldr	r3, [pc, #252]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011df6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011dfa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011dfe:	4611      	mov	r1, r2
 8011e00:	4618      	mov	r0, r3
 8011e02:	f003 f96e 	bl	80150e2 <RegionGetPhyParam>
 8011e06:	4603      	mov	r3, r0
 8011e08:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8011e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e0c:	b2da      	uxtb	r2, r3
 8011e0e:	4b39      	ldr	r3, [pc, #228]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e10:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8011e14:	2320      	movs	r3, #32
 8011e16:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e1a:	4b36      	ldr	r3, [pc, #216]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011e20:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011e24:	4611      	mov	r1, r2
 8011e26:	4618      	mov	r0, r3
 8011e28:	f003 f95b 	bl	80150e2 <RegionGetPhyParam>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e32:	4a30      	ldr	r2, [pc, #192]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e34:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8011e38:	2321      	movs	r3, #33	; 0x21
 8011e3a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e3e:	4b2d      	ldr	r3, [pc, #180]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011e44:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011e48:	4611      	mov	r1, r2
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	f003 f949 	bl	80150e2 <RegionGetPhyParam>
 8011e50:	4603      	mov	r3, r0
 8011e52:	627b      	str	r3, [r7, #36]	; 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e56:	4a27      	ldr	r2, [pc, #156]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e58:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011e5c:	230b      	movs	r3, #11
 8011e5e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e62:	4b24      	ldr	r3, [pc, #144]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011e68:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011e6c:	4611      	mov	r1, r2
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f003 f937 	bl	80150e2 <RegionGetPhyParam>
 8011e74:	4603      	mov	r3, r0
 8011e76:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckLimit = phyParam.Value;
 8011e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e7a:	b29a      	uxth	r2, r3
 8011e7c:	4b1e      	ldr	r3, [pc, #120]	; (8011ef8 <LoRaMacInitialization+0x388>)
 8011e7e:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011e82:	230c      	movs	r3, #12
 8011e84:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e88:	4b1a      	ldr	r3, [pc, #104]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011e8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011e8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8011e92:	4611      	mov	r1, r2
 8011e94:	4618      	mov	r0, r3
 8011e96:	f003 f924 	bl	80150e2 <RegionGetPhyParam>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	627b      	str	r3, [r7, #36]	; 0x24
    MacCtx.AdrAckDelay = phyParam.Value;
 8011e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ea0:	b29a      	uxth	r2, r3
 8011ea2:	4b15      	ldr	r3, [pc, #84]	; (8011ef8 <LoRaMacInitialization+0x388>)
 8011ea4:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8011ea8:	4b12      	ldr	r3, [pc, #72]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011eaa:	2201      	movs	r2, #1
 8011eac:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011eb0:	4b10      	ldr	r3, [pc, #64]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011eb2:	220a      	movs	r2, #10
 8011eb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8011eb8:	4b0e      	ldr	r3, [pc, #56]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011eba:	2206      	movs	r2, #6
 8011ebc:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011ec0:	4b0c      	ldr	r3, [pc, #48]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011ec6:	4a0b      	ldr	r2, [pc, #44]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ec8:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8011eca:	4b0a      	ldr	r3, [pc, #40]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ecc:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8011ed0:	4b08      	ldr	r3, [pc, #32]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ed2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8011ed6:	4b07      	ldr	r3, [pc, #28]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011edc:	4a05      	ldr	r2, [pc, #20]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ede:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8011ee0:	4b04      	ldr	r3, [pc, #16]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011ee6:	4a03      	ldr	r2, [pc, #12]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011ee8:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8011eea:	4b02      	ldr	r3, [pc, #8]	; (8011ef4 <LoRaMacInitialization+0x384>)
 8011eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011ef0:	e006      	b.n	8011f00 <LoRaMacInitialization+0x390>
 8011ef2:	bf00      	nop
 8011ef4:	20003540 	.word	0x20003540
 8011ef8:	20003038 	.word	0x20003038
 8011efc:	01000300 	.word	0x01000300
 8011f00:	4a60      	ldr	r2, [pc, #384]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f02:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8011f04:	4b5f      	ldr	r3, [pc, #380]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011f0a:	4a5e      	ldr	r2, [pc, #376]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f0c:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8011f0e:	4b5d      	ldr	r3, [pc, #372]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8011f14:	4a5b      	ldr	r2, [pc, #364]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f16:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011f18:	4b5a      	ldr	r3, [pc, #360]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f1a:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8011f1e:	4b59      	ldr	r3, [pc, #356]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f20:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8011f24:	2300      	movs	r3, #0
 8011f26:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011f2a:	4b57      	ldr	r3, [pc, #348]	; (8012088 <LoRaMacInitialization+0x518>)
 8011f2c:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011f2e:	4b57      	ldr	r3, [pc, #348]	; (801208c <LoRaMacInitialization+0x51c>)
 8011f30:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011f32:	4b54      	ldr	r3, [pc, #336]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011f38:	f107 0218 	add.w	r2, r7, #24
 8011f3c:	4611      	mov	r1, r2
 8011f3e:	4618      	mov	r0, r3
 8011f40:	f003 f907 	bl	8015152 <RegionInitDefaults>

    MacCtx.MacCallbacks = callbacks;
 8011f44:	4a52      	ldr	r2, [pc, #328]	; (8012090 <LoRaMacInitialization+0x520>)
 8011f46:	693b      	ldr	r3, [r7, #16]
 8011f48:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 8011f4c:	f7ff f85a 	bl	8011004 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011f50:	4b4c      	ldr	r3, [pc, #304]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f52:	2201      	movs	r2, #1
 8011f54:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd

    MacCtx.MacPrimitives = primitives;
 8011f58:	4a4d      	ldr	r2, [pc, #308]	; (8012090 <LoRaMacInitialization+0x520>)
 8011f5a:	697b      	ldr	r3, [r7, #20]
 8011f5c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 8011f60:	4b4b      	ldr	r3, [pc, #300]	; (8012090 <LoRaMacInitialization+0x520>)
 8011f62:	2200      	movs	r2, #0
 8011f64:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 8011f68:	4b49      	ldr	r3, [pc, #292]	; (8012090 <LoRaMacInitialization+0x520>)
 8011f6a:	2201      	movs	r2, #1
 8011f6c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011f70:	4b44      	ldr	r3, [pc, #272]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f72:	2200      	movs	r2, #0
 8011f74:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011f76:	4b43      	ldr	r3, [pc, #268]	; (8012084 <LoRaMacInitialization+0x514>)
 8011f78:	2200      	movs	r2, #0
 8011f7a:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	9300      	str	r3, [sp, #0]
 8011f80:	4b44      	ldr	r3, [pc, #272]	; (8012094 <LoRaMacInitialization+0x524>)
 8011f82:	2200      	movs	r2, #0
 8011f84:	f04f 31ff 	mov.w	r1, #4294967295
 8011f88:	4843      	ldr	r0, [pc, #268]	; (8012098 <LoRaMacInitialization+0x528>)
 8011f8a:	f00a fed3 	bl	801cd34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011f8e:	2300      	movs	r3, #0
 8011f90:	9300      	str	r3, [sp, #0]
 8011f92:	4b42      	ldr	r3, [pc, #264]	; (801209c <LoRaMacInitialization+0x52c>)
 8011f94:	2200      	movs	r2, #0
 8011f96:	f04f 31ff 	mov.w	r1, #4294967295
 8011f9a:	4841      	ldr	r0, [pc, #260]	; (80120a0 <LoRaMacInitialization+0x530>)
 8011f9c:	f00a feca 	bl	801cd34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	9300      	str	r3, [sp, #0]
 8011fa4:	4b3f      	ldr	r3, [pc, #252]	; (80120a4 <LoRaMacInitialization+0x534>)
 8011fa6:	2200      	movs	r2, #0
 8011fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8011fac:	483e      	ldr	r0, [pc, #248]	; (80120a8 <LoRaMacInitialization+0x538>)
 8011fae:	f00a fec1 	bl	801cd34 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	9300      	str	r3, [sp, #0]
 8011fb6:	4b3d      	ldr	r3, [pc, #244]	; (80120ac <LoRaMacInitialization+0x53c>)
 8011fb8:	2200      	movs	r2, #0
 8011fba:	f04f 31ff 	mov.w	r1, #4294967295
 8011fbe:	483c      	ldr	r0, [pc, #240]	; (80120b0 <LoRaMacInitialization+0x540>)
 8011fc0:	f00a feb8 	bl	801cd34 <UTIL_TIMER_Create>

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8011fc4:	4c2f      	ldr	r4, [pc, #188]	; (8012084 <LoRaMacInitialization+0x514>)
 8011fc6:	463b      	mov	r3, r7
 8011fc8:	4618      	mov	r0, r3
 8011fca:	f00a fe1d 	bl	801cc08 <SysTimeGetMcuTime>
 8011fce:	f504 7382 	add.w	r3, r4, #260	; 0x104
 8011fd2:	463a      	mov	r2, r7
 8011fd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011fd8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8011fdc:	4b2c      	ldr	r3, [pc, #176]	; (8012090 <LoRaMacInitialization+0x520>)
 8011fde:	4a35      	ldr	r2, [pc, #212]	; (80120b4 <LoRaMacInitialization+0x544>)
 8011fe0:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011fe4:	4b2a      	ldr	r3, [pc, #168]	; (8012090 <LoRaMacInitialization+0x520>)
 8011fe6:	4a34      	ldr	r2, [pc, #208]	; (80120b8 <LoRaMacInitialization+0x548>)
 8011fe8:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8011fec:	4b28      	ldr	r3, [pc, #160]	; (8012090 <LoRaMacInitialization+0x520>)
 8011fee:	4a33      	ldr	r2, [pc, #204]	; (80120bc <LoRaMacInitialization+0x54c>)
 8011ff0:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8011ff4:	4b26      	ldr	r3, [pc, #152]	; (8012090 <LoRaMacInitialization+0x520>)
 8011ff6:	4a32      	ldr	r2, [pc, #200]	; (80120c0 <LoRaMacInitialization+0x550>)
 8011ff8:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8011ffc:	4b24      	ldr	r3, [pc, #144]	; (8012090 <LoRaMacInitialization+0x520>)
 8011ffe:	4a31      	ldr	r2, [pc, #196]	; (80120c4 <LoRaMacInitialization+0x554>)
 8012000:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012004:	4b30      	ldr	r3, [pc, #192]	; (80120c8 <LoRaMacInitialization+0x558>)
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	4830      	ldr	r0, [pc, #192]	; (80120cc <LoRaMacInitialization+0x55c>)
 801200a:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 801200c:	693b      	ldr	r3, [r7, #16]
 801200e:	689b      	ldr	r3, [r3, #8]
 8012010:	4619      	mov	r1, r3
 8012012:	482f      	ldr	r0, [pc, #188]	; (80120d0 <LoRaMacInitialization+0x560>)
 8012014:	f7fa ff44 	bl	800cea0 <SecureElementInit>
 8012018:	4603      	mov	r3, r0
 801201a:	2b00      	cmp	r3, #0
 801201c:	d001      	beq.n	8012022 <LoRaMacInitialization+0x4b2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801201e:	2311      	movs	r3, #17
 8012020:	e02b      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012022:	4818      	ldr	r0, [pc, #96]	; (8012084 <LoRaMacInitialization+0x514>)
 8012024:	f002 f976 	bl	8014314 <LoRaMacCryptoInit>
 8012028:	4603      	mov	r3, r0
 801202a:	2b00      	cmp	r3, #0
 801202c:	d001      	beq.n	8012032 <LoRaMacInitialization+0x4c2>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801202e:	2311      	movs	r3, #17
 8012030:	e023      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012032:	f001 fa95 	bl	8013560 <LoRaMacCommandsInit>
 8012036:	4603      	mov	r3, r0
 8012038:	2b00      	cmp	r3, #0
 801203a:	d001      	beq.n	8012040 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801203c:	2313      	movs	r3, #19
 801203e:	e01c      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012040:	4824      	ldr	r0, [pc, #144]	; (80120d4 <LoRaMacInitialization+0x564>)
 8012042:	f002 fa31 	bl	80144a8 <LoRaMacCryptoSetMulticastReference>
 8012046:	4603      	mov	r3, r0
 8012048:	2b00      	cmp	r3, #0
 801204a:	d001      	beq.n	8012050 <LoRaMacInitialization+0x4e0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801204c:	2311      	movs	r3, #17
 801204e:	e014      	b.n	801207a <LoRaMacInitialization+0x50a>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012050:	4b1d      	ldr	r3, [pc, #116]	; (80120c8 <LoRaMacInitialization+0x558>)
 8012052:	695b      	ldr	r3, [r3, #20]
 8012054:	4798      	blx	r3
 8012056:	4603      	mov	r3, r0
 8012058:	4618      	mov	r0, r3
 801205a:	f006 feed 	bl	8018e38 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801205e:	4b1a      	ldr	r3, [pc, #104]	; (80120c8 <LoRaMacInitialization+0x558>)
 8012060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012062:	4a08      	ldr	r2, [pc, #32]	; (8012084 <LoRaMacInitialization+0x514>)
 8012064:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 8012068:	4610      	mov	r0, r2
 801206a:	4798      	blx	r3
    Radio.Sleep( );
 801206c:	4b16      	ldr	r3, [pc, #88]	; (80120c8 <LoRaMacInitialization+0x558>)
 801206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012070:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012072:	2001      	movs	r0, #1
 8012074:	f7fd faaa 	bl	800f5cc <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8012078:	2300      	movs	r3, #0
}
 801207a:	4618      	mov	r0, r3
 801207c:	3734      	adds	r7, #52	; 0x34
 801207e:	46bd      	mov	sp, r7
 8012080:	bd90      	pop	{r4, r7, pc}
 8012082:	bf00      	nop
 8012084:	20003540 	.word	0x20003540
 8012088:	20003718 	.word	0x20003718
 801208c:	200037bc 	.word	0x200037bc
 8012090:	20003038 	.word	0x20003038
 8012094:	0800fb55 	.word	0x0800fb55
 8012098:	200033a0 	.word	0x200033a0
 801209c:	0800fbc9 	.word	0x0800fbc9
 80120a0:	200033b8 	.word	0x200033b8
 80120a4:	0800fc35 	.word	0x0800fc35
 80120a8:	200033d0 	.word	0x200033d0
 80120ac:	0800fca9 	.word	0x0800fca9
 80120b0:	20003430 	.word	0x20003430
 80120b4:	0800e759 	.word	0x0800e759
 80120b8:	0800e7d1 	.word	0x0800e7d1
 80120bc:	0800e8a9 	.word	0x0800e8a9
 80120c0:	0800e85d 	.word	0x0800e85d
 80120c4:	0800e8e5 	.word	0x0800e8e5
 80120c8:	0801e560 	.word	0x0801e560
 80120cc:	20003384 	.word	0x20003384
 80120d0:	20003658 	.word	0x20003658
 80120d4:	20003610 	.word	0x20003610

080120d8 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80120d8:	b480      	push	{r7}
 80120da:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80120dc:	4b04      	ldr	r3, [pc, #16]	; (80120f0 <LoRaMacStart+0x18>)
 80120de:	2200      	movs	r2, #0
 80120e0:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 80120e4:	2300      	movs	r3, #0
}
 80120e6:	4618      	mov	r0, r3
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bc80      	pop	{r7}
 80120ec:	4770      	bx	lr
 80120ee:	bf00      	nop
 80120f0:	20003038 	.word	0x20003038

080120f4 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b08a      	sub	sp, #40	; 0x28
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	4603      	mov	r3, r0
 80120fc:	6039      	str	r1, [r7, #0]
 80120fe:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012100:	4b3e      	ldr	r3, [pc, #248]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012104:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012106:	4b3d      	ldr	r3, [pc, #244]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012108:	f993 30c5 	ldrsb.w	r3, [r3, #197]	; 0xc5
 801210c:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801210e:	4b3b      	ldr	r3, [pc, #236]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012110:	f993 30c4 	ldrsb.w	r3, [r3, #196]	; 0xc4
 8012114:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 8012116:	2300      	movs	r3, #0
 8012118:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 801211a:	683b      	ldr	r3, [r7, #0]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d101      	bne.n	8012124 <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012120:	2303      	movs	r3, #3
 8012122:	e066      	b.n	80121f2 <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
    adrNext.Version = Nvm.MacGroup2.Version;
 8012124:	4b35      	ldr	r3, [pc, #212]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012126:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 801212a:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 801212c:	2300      	movs	r3, #0
 801212e:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012130:	4b32      	ldr	r3, [pc, #200]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012132:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8012136:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012138:	4b30      	ldr	r3, [pc, #192]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 801213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801213c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801213e:	4b30      	ldr	r3, [pc, #192]	; (8012200 <LoRaMacQueryTxPossible+0x10c>)
 8012140:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8012144:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8012146:	4b2e      	ldr	r3, [pc, #184]	; (8012200 <LoRaMacQueryTxPossible+0x10c>)
 8012148:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 801214c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801214e:	4b2b      	ldr	r3, [pc, #172]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012150:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8012154:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012158:	4b28      	ldr	r3, [pc, #160]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 801215a:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801215e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012162:	4b26      	ldr	r3, [pc, #152]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 8012164:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012168:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 801216c:	4b23      	ldr	r3, [pc, #140]	; (80121fc <LoRaMacQueryTxPossible+0x108>)
 801216e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012172:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8012176:	f107 0310 	add.w	r3, r7, #16
 801217a:	f107 020e 	add.w	r2, r7, #14
 801217e:	f107 010f 	add.w	r1, r7, #15
 8012182:	f107 0014 	add.w	r0, r7, #20
 8012186:	f000 ffe1 	bl	801314c <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801218a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801218e:	4618      	mov	r0, r3
 8012190:	f7fd fed2 	bl	800ff38 <GetMaxAppPayloadWithoutFOptsLength>
 8012194:	4603      	mov	r3, r0
 8012196:	461a      	mov	r2, r3
 8012198:	683b      	ldr	r3, [r7, #0]
 801219a:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801219c:	f107 0308 	add.w	r3, r7, #8
 80121a0:	4618      	mov	r0, r3
 80121a2:	f001 faab 	bl	80136fc <LoRaMacCommandsGetSizeSerializedCmds>
 80121a6:	4603      	mov	r3, r0
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d001      	beq.n	80121b0 <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80121ac:	2313      	movs	r3, #19
 80121ae:	e020      	b.n	80121f2 <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	2b0f      	cmp	r3, #15
 80121b4:	d819      	bhi.n	80121ea <LoRaMacQueryTxPossible+0xf6>
 80121b6:	683b      	ldr	r3, [r7, #0]
 80121b8:	785b      	ldrb	r3, [r3, #1]
 80121ba:	461a      	mov	r2, r3
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	429a      	cmp	r2, r3
 80121c0:	d313      	bcc.n	80121ea <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	785a      	ldrb	r2, [r3, #1]
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	b2db      	uxtb	r3, r3
 80121ca:	1ad3      	subs	r3, r2, r3
 80121cc:	b2da      	uxtb	r2, r3
 80121ce:	683b      	ldr	r3, [r7, #0]
 80121d0:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 80121d2:	683b      	ldr	r3, [r7, #0]
 80121d4:	785b      	ldrb	r3, [r3, #1]
 80121d6:	4619      	mov	r1, r3
 80121d8:	79fa      	ldrb	r2, [r7, #7]
 80121da:	68bb      	ldr	r3, [r7, #8]
 80121dc:	4413      	add	r3, r2
 80121de:	4299      	cmp	r1, r3
 80121e0:	d301      	bcc.n	80121e6 <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 80121e2:	2300      	movs	r3, #0
 80121e4:	e005      	b.n	80121f2 <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80121e6:	2308      	movs	r3, #8
 80121e8:	e003      	b.n	80121f2 <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80121ea:	683b      	ldr	r3, [r7, #0]
 80121ec:	2200      	movs	r2, #0
 80121ee:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80121f0:	2308      	movs	r3, #8
    }
}
 80121f2:	4618      	mov	r0, r3
 80121f4:	3728      	adds	r7, #40	; 0x28
 80121f6:	46bd      	mov	sp, r7
 80121f8:	bd80      	pop	{r7, pc}
 80121fa:	bf00      	nop
 80121fc:	20003540 	.word	0x20003540
 8012200:	20003038 	.word	0x20003038

08012204 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8012204:	b590      	push	{r4, r7, lr}
 8012206:	b087      	sub	sp, #28
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801220c:	2300      	movs	r3, #0
 801220e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d101      	bne.n	801221a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012216:	2303      	movs	r3, #3
 8012218:	e14b      	b.n	80124b2 <LoRaMacMibGetRequestConfirm+0x2ae>
    }

    switch( mibGet->Type )
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	781b      	ldrb	r3, [r3, #0]
 801221e:	2b28      	cmp	r3, #40	; 0x28
 8012220:	f200 8140 	bhi.w	80124a4 <LoRaMacMibGetRequestConfirm+0x2a0>
 8012224:	a201      	add	r2, pc, #4	; (adr r2, 801222c <LoRaMacMibGetRequestConfirm+0x28>)
 8012226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801222a:	bf00      	nop
 801222c:	080122d1 	.word	0x080122d1
 8012230:	080122dd 	.word	0x080122dd
 8012234:	080122e9 	.word	0x080122e9
 8012238:	080122f5 	.word	0x080122f5
 801223c:	08012301 	.word	0x08012301
 8012240:	0801230d 	.word	0x0801230d
 8012244:	08012319 	.word	0x08012319
 8012248:	080124a5 	.word	0x080124a5
 801224c:	080124a5 	.word	0x080124a5
 8012250:	080124a5 	.word	0x080124a5
 8012254:	080124a5 	.word	0x080124a5
 8012258:	080124a5 	.word	0x080124a5
 801225c:	080124a5 	.word	0x080124a5
 8012260:	080124a5 	.word	0x080124a5
 8012264:	080124a5 	.word	0x080124a5
 8012268:	08012325 	.word	0x08012325
 801226c:	08012331 	.word	0x08012331
 8012270:	0801233d 	.word	0x0801233d
 8012274:	0801235f 	.word	0x0801235f
 8012278:	08012371 	.word	0x08012371
 801227c:	08012383 	.word	0x08012383
 8012280:	08012395 	.word	0x08012395
 8012284:	080123c9 	.word	0x080123c9
 8012288:	080123a7 	.word	0x080123a7
 801228c:	080123eb 	.word	0x080123eb
 8012290:	080123f7 	.word	0x080123f7
 8012294:	08012401 	.word	0x08012401
 8012298:	0801240b 	.word	0x0801240b
 801229c:	08012415 	.word	0x08012415
 80122a0:	0801241f 	.word	0x0801241f
 80122a4:	08012429 	.word	0x08012429
 80122a8:	08012435 	.word	0x08012435
 80122ac:	0801244d 	.word	0x0801244d
 80122b0:	08012441 	.word	0x08012441
 80122b4:	08012459 	.word	0x08012459
 80122b8:	08012463 	.word	0x08012463
 80122bc:	0801246f 	.word	0x0801246f
 80122c0:	08012485 	.word	0x08012485
 80122c4:	08012479 	.word	0x08012479
 80122c8:	080124a5 	.word	0x080124a5
 80122cc:	08012491 	.word	0x08012491
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80122d0:	4b7a      	ldr	r3, [pc, #488]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80122d2:	f893 20fc 	ldrb.w	r2, [r3, #252]	; 0xfc
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	711a      	strb	r2, [r3, #4]
            break;
 80122da:	e0e9      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80122dc:	4b77      	ldr	r3, [pc, #476]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80122de:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	711a      	strb	r2, [r3, #4]
            break;
 80122e6:	e0e3      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80122e8:	f7fb f898 	bl	800d41c <SecureElementGetDevEui>
 80122ec:	4602      	mov	r2, r0
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	605a      	str	r2, [r3, #4]
            break;
 80122f2:	e0dd      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80122f4:	f7fb f8b4 	bl	800d460 <SecureElementGetJoinEui>
 80122f8:	4602      	mov	r2, r0
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	605a      	str	r2, [r3, #4]
            break;
 80122fe:	e0d7      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012300:	4b6e      	ldr	r3, [pc, #440]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012302:	f893 20fe 	ldrb.w	r2, [r3, #254]	; 0xfe
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	711a      	strb	r2, [r3, #4]
            break;
 801230a:	e0d1      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 801230c:	4b6b      	ldr	r3, [pc, #428]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801230e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	605a      	str	r2, [r3, #4]
            break;
 8012316:	e0cb      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 8012318:	4b68      	ldr	r3, [pc, #416]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801231a:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	605a      	str	r2, [r3, #4]
            break;
 8012322:	e0c5      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012324:	4b65      	ldr	r3, [pc, #404]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012326:	f893 20fd 	ldrb.w	r2, [r3, #253]	; 0xfd
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	711a      	strb	r2, [r3, #4]
            break;
 801232e:	e0bf      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012330:	4b62      	ldr	r3, [pc, #392]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012332:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	711a      	strb	r2, [r3, #4]
            break;
 801233a:	e0b9      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 801233c:	231d      	movs	r3, #29
 801233e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012340:	4b5e      	ldr	r3, [pc, #376]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012346:	f107 0210 	add.w	r2, r7, #16
 801234a:	4611      	mov	r1, r2
 801234c:	4618      	mov	r0, r3
 801234e:	f002 fec8 	bl	80150e2 <RegionGetPhyParam>
 8012352:	4603      	mov	r3, r0
 8012354:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012356:	68fa      	ldr	r2, [r7, #12]
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	605a      	str	r2, [r3, #4]
            break;
 801235c:	e0a8      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	4a56      	ldr	r2, [pc, #344]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012362:	3304      	adds	r3, #4
 8012364:	3264      	adds	r2, #100	; 0x64
 8012366:	e892 0003 	ldmia.w	r2, {r0, r1}
 801236a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801236e:	e09f      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	4a52      	ldr	r2, [pc, #328]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012374:	3304      	adds	r3, #4
 8012376:	32a4      	adds	r2, #164	; 0xa4
 8012378:	e892 0003 	ldmia.w	r2, {r0, r1}
 801237c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012380:	e096      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	4a4d      	ldr	r2, [pc, #308]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012386:	3304      	adds	r3, #4
 8012388:	326c      	adds	r2, #108	; 0x6c
 801238a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801238e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012392:	e08d      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	4a49      	ldr	r2, [pc, #292]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012398:	3304      	adds	r3, #4
 801239a:	32ac      	adds	r2, #172	; 0xac
 801239c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80123a0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80123a4:	e084      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80123a6:	231b      	movs	r3, #27
 80123a8:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123aa:	4b44      	ldr	r3, [pc, #272]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80123ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80123b0:	f107 0210 	add.w	r2, r7, #16
 80123b4:	4611      	mov	r1, r2
 80123b6:	4618      	mov	r0, r3
 80123b8:	f002 fe93 	bl	80150e2 <RegionGetPhyParam>
 80123bc:	4603      	mov	r3, r0
 80123be:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80123c0:	68fa      	ldr	r2, [r7, #12]
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	605a      	str	r2, [r3, #4]
            break;
 80123c6:	e073      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80123c8:	231a      	movs	r3, #26
 80123ca:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123cc:	4b3b      	ldr	r3, [pc, #236]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80123ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80123d2:	f107 0210 	add.w	r2, r7, #16
 80123d6:	4611      	mov	r1, r2
 80123d8:	4618      	mov	r0, r3
 80123da:	f002 fe82 	bl	80150e2 <RegionGetPhyParam>
 80123de:	4603      	mov	r3, r0
 80123e0:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80123e2:	68fa      	ldr	r2, [r7, #12]
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	605a      	str	r2, [r3, #4]
            break;
 80123e8:	e062      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80123ea:	4b34      	ldr	r3, [pc, #208]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80123ec:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	711a      	strb	r2, [r3, #4]
            break;
 80123f4:	e05c      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 80123f6:	4b31      	ldr	r3, [pc, #196]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 80123f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	605a      	str	r2, [r3, #4]
            break;
 80123fe:	e057      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012400:	4b2e      	ldr	r3, [pc, #184]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012402:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	605a      	str	r2, [r3, #4]
            break;
 8012408:	e052      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 801240a:	4b2c      	ldr	r3, [pc, #176]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801240c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	605a      	str	r2, [r3, #4]
            break;
 8012412:	e04d      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012414:	4b29      	ldr	r3, [pc, #164]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012416:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	605a      	str	r2, [r3, #4]
            break;
 801241c:	e048      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 801241e:	4b27      	ldr	r3, [pc, #156]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012420:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	605a      	str	r2, [r3, #4]
            break;
 8012426:	e043      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012428:	4b24      	ldr	r3, [pc, #144]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801242a:	f993 20c5 	ldrsb.w	r2, [r3, #197]	; 0xc5
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	711a      	strb	r2, [r3, #4]
            break;
 8012432:	e03d      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012434:	4b21      	ldr	r3, [pc, #132]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012436:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	711a      	strb	r2, [r3, #4]
            break;
 801243e:	e037      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012440:	4b1e      	ldr	r3, [pc, #120]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012442:	f993 20c4 	ldrsb.w	r2, [r3, #196]	; 0xc4
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	711a      	strb	r2, [r3, #4]
            break;
 801244a:	e031      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 801244c:	4b1b      	ldr	r3, [pc, #108]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801244e:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	711a      	strb	r2, [r3, #4]
            break;
 8012456:	e02b      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8012458:	4b18      	ldr	r3, [pc, #96]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 801245a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	605a      	str	r2, [r3, #4]
            break;
 8012460:	e026      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8012462:	4b16      	ldr	r3, [pc, #88]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012464:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	711a      	strb	r2, [r3, #4]
            break;
 801246c:	e020      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 801246e:	4b13      	ldr	r3, [pc, #76]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012470:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	605a      	str	r2, [r3, #4]
            break;
 8012476:	e01b      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetNvmData( );
 8012478:	f7ff f934 	bl	80116e4 <GetNvmData>
 801247c:	4602      	mov	r2, r0
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	605a      	str	r2, [r3, #4]
            break;
 8012482:	e015      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8012484:	4b0d      	ldr	r3, [pc, #52]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012486:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	605a      	str	r2, [r3, #4]
            break;
 801248e:	e00f      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	4a0a      	ldr	r2, [pc, #40]	; (80124bc <LoRaMacMibGetRequestConfirm+0x2b8>)
 8012494:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8012498:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 801249a:	687c      	ldr	r4, [r7, #4]
 801249c:	f003 f84a 	bl	8015534 <RegionGetVersion>
 80124a0:	60a0      	str	r0, [r4, #8]
            break;
 80124a2:	e005      	b.n	80124b0 <LoRaMacMibGetRequestConfirm+0x2ac>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80124a4:	6878      	ldr	r0, [r7, #4]
 80124a6:	f000 fefd 	bl	80132a4 <LoRaMacClassBMibGetRequestConfirm>
 80124aa:	4603      	mov	r3, r0
 80124ac:	75fb      	strb	r3, [r7, #23]
            break;
 80124ae:	bf00      	nop
        }
    }
    return status;
 80124b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	371c      	adds	r7, #28
 80124b6:	46bd      	mov	sp, r7
 80124b8:	bd90      	pop	{r4, r7, pc}
 80124ba:	bf00      	nop
 80124bc:	20003540 	.word	0x20003540

080124c0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 80124c0:	b580      	push	{r7, lr}
 80124c2:	b086      	sub	sp, #24
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80124c8:	2300      	movs	r3, #0
 80124ca:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d101      	bne.n	80124d6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80124d2:	2303      	movs	r3, #3
 80124d4:	e32b      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 80124d6:	4bb4      	ldr	r3, [pc, #720]	; (80127a8 <LoRaMacMibSetRequestConfirm+0x2e8>)
 80124d8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80124dc:	f003 0302 	and.w	r3, r3, #2
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d001      	beq.n	80124e8 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80124e4:	2301      	movs	r3, #1
 80124e6:	e322      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
    }

    switch( mibSet->Type )
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	781b      	ldrb	r3, [r3, #0]
 80124ec:	2b27      	cmp	r3, #39	; 0x27
 80124ee:	f200 82fc 	bhi.w	8012aea <LoRaMacMibSetRequestConfirm+0x62a>
 80124f2:	a201      	add	r2, pc, #4	; (adr r2, 80124f8 <LoRaMacMibSetRequestConfirm+0x38>)
 80124f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124f8:	08012599 	.word	0x08012599
 80124fc:	080125a9 	.word	0x080125a9
 8012500:	080125c3 	.word	0x080125c3
 8012504:	080125db 	.word	0x080125db
 8012508:	080125f3 	.word	0x080125f3
 801250c:	080125ff 	.word	0x080125ff
 8012510:	0801260b 	.word	0x0801260b
 8012514:	08012617 	.word	0x08012617
 8012518:	0801263d 	.word	0x0801263d
 801251c:	08012663 	.word	0x08012663
 8012520:	08012689 	.word	0x08012689
 8012524:	080126af 	.word	0x080126af
 8012528:	080126d5 	.word	0x080126d5
 801252c:	080126fb 	.word	0x080126fb
 8012530:	08012721 	.word	0x08012721
 8012534:	08012747 	.word	0x08012747
 8012538:	08012767 	.word	0x08012767
 801253c:	08012aeb 	.word	0x08012aeb
 8012540:	08012773 	.word	0x08012773
 8012544:	080127f1 	.word	0x080127f1
 8012548:	08012831 	.word	0x08012831
 801254c:	08012893 	.word	0x08012893
 8012550:	08012903 	.word	0x08012903
 8012554:	080128d3 	.word	0x080128d3
 8012558:	08012933 	.word	0x08012933
 801255c:	08012955 	.word	0x08012955
 8012560:	0801295f 	.word	0x0801295f
 8012564:	08012969 	.word	0x08012969
 8012568:	08012973 	.word	0x08012973
 801256c:	0801297d 	.word	0x0801297d
 8012570:	08012987 	.word	0x08012987
 8012574:	080129b9 	.word	0x080129b9
 8012578:	08012a25 	.word	0x08012a25
 801257c:	080129f3 	.word	0x080129f3
 8012580:	08012a57 	.word	0x08012a57
 8012584:	08012a6d 	.word	0x08012a6d
 8012588:	08012a8d 	.word	0x08012a8d
 801258c:	08012a97 	.word	0x08012a97
 8012590:	08012aa3 	.word	0x08012aa3
 8012594:	08012ac1 	.word	0x08012ac1
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	791b      	ldrb	r3, [r3, #4]
 801259c:	4618      	mov	r0, r3
 801259e:	f7fd fbfb 	bl	800fd98 <SwitchClass>
 80125a2:	4603      	mov	r3, r0
 80125a4:	75fb      	strb	r3, [r7, #23]
            break;
 80125a6:	e2c1      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	791b      	ldrb	r3, [r3, #4]
 80125ac:	2b02      	cmp	r3, #2
 80125ae:	d005      	beq.n	80125bc <LoRaMacMibSetRequestConfirm+0xfc>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	791a      	ldrb	r2, [r3, #4]
 80125b4:	4b7d      	ldr	r3, [pc, #500]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 80125b6:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80125ba:	e2b7      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125bc:	2303      	movs	r3, #3
 80125be:	75fb      	strb	r3, [r7, #23]
            break;
 80125c0:	e2b4      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	685b      	ldr	r3, [r3, #4]
 80125c6:	4618      	mov	r0, r3
 80125c8:	f7fa ff10 	bl	800d3ec <SecureElementSetDevEui>
 80125cc:	4603      	mov	r3, r0
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	f000 8291 	beq.w	8012af6 <LoRaMacMibSetRequestConfirm+0x636>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125d4:	2303      	movs	r3, #3
 80125d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80125d8:	e28d      	b.n	8012af6 <LoRaMacMibSetRequestConfirm+0x636>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	685b      	ldr	r3, [r3, #4]
 80125de:	4618      	mov	r0, r3
 80125e0:	f7fa ff26 	bl	800d430 <SecureElementSetJoinEui>
 80125e4:	4603      	mov	r3, r0
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	f000 8287 	beq.w	8012afa <LoRaMacMibSetRequestConfirm+0x63a>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125ec:	2303      	movs	r3, #3
 80125ee:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80125f0:	e283      	b.n	8012afa <LoRaMacMibSetRequestConfirm+0x63a>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	791a      	ldrb	r2, [r3, #4]
 80125f6:	4b6d      	ldr	r3, [pc, #436]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 80125f8:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
            break;
 80125fc:	e296      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	685b      	ldr	r3, [r3, #4]
 8012602:	4a6a      	ldr	r2, [pc, #424]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 8012604:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
            break;
 8012608:	e290      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	685b      	ldr	r3, [r3, #4]
 801260e:	4a67      	ldr	r2, [pc, #412]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 8012610:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            break;
 8012614:	e28a      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	685b      	ldr	r3, [r3, #4]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d00b      	beq.n	8012636 <LoRaMacMibSetRequestConfirm+0x176>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	685b      	ldr	r3, [r3, #4]
 8012622:	4619      	mov	r1, r3
 8012624:	2000      	movs	r0, #0
 8012626:	f001 ff67 	bl	80144f8 <LoRaMacCryptoSetKey>
 801262a:	4603      	mov	r3, r0
 801262c:	2b00      	cmp	r3, #0
 801262e:	f000 8266 	beq.w	8012afe <LoRaMacMibSetRequestConfirm+0x63e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012632:	2311      	movs	r3, #17
 8012634:	e27b      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012636:	2303      	movs	r3, #3
 8012638:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801263a:	e260      	b.n	8012afe <LoRaMacMibSetRequestConfirm+0x63e>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	685b      	ldr	r3, [r3, #4]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d00b      	beq.n	801265c <LoRaMacMibSetRequestConfirm+0x19c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	685b      	ldr	r3, [r3, #4]
 8012648:	4619      	mov	r1, r3
 801264a:	2001      	movs	r0, #1
 801264c:	f001 ff54 	bl	80144f8 <LoRaMacCryptoSetKey>
 8012650:	4603      	mov	r3, r0
 8012652:	2b00      	cmp	r3, #0
 8012654:	f000 8255 	beq.w	8012b02 <LoRaMacMibSetRequestConfirm+0x642>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012658:	2311      	movs	r3, #17
 801265a:	e268      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801265c:	2303      	movs	r3, #3
 801265e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012660:	e24f      	b.n	8012b02 <LoRaMacMibSetRequestConfirm+0x642>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	685b      	ldr	r3, [r3, #4]
 8012666:	2b00      	cmp	r3, #0
 8012668:	d00b      	beq.n	8012682 <LoRaMacMibSetRequestConfirm+0x1c2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	685b      	ldr	r3, [r3, #4]
 801266e:	4619      	mov	r1, r3
 8012670:	2002      	movs	r0, #2
 8012672:	f001 ff41 	bl	80144f8 <LoRaMacCryptoSetKey>
 8012676:	4603      	mov	r3, r0
 8012678:	2b00      	cmp	r3, #0
 801267a:	f000 8244 	beq.w	8012b06 <LoRaMacMibSetRequestConfirm+0x646>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801267e:	2311      	movs	r3, #17
 8012680:	e255      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012682:	2303      	movs	r3, #3
 8012684:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012686:	e23e      	b.n	8012b06 <LoRaMacMibSetRequestConfirm+0x646>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	685b      	ldr	r3, [r3, #4]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d00b      	beq.n	80126a8 <LoRaMacMibSetRequestConfirm+0x1e8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	685b      	ldr	r3, [r3, #4]
 8012694:	4619      	mov	r1, r3
 8012696:	2003      	movs	r0, #3
 8012698:	f001 ff2e 	bl	80144f8 <LoRaMacCryptoSetKey>
 801269c:	4603      	mov	r3, r0
 801269e:	2b00      	cmp	r3, #0
 80126a0:	f000 8233 	beq.w	8012b0a <LoRaMacMibSetRequestConfirm+0x64a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126a4:	2311      	movs	r3, #17
 80126a6:	e242      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126a8:	2303      	movs	r3, #3
 80126aa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126ac:	e22d      	b.n	8012b0a <LoRaMacMibSetRequestConfirm+0x64a>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	685b      	ldr	r3, [r3, #4]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d00b      	beq.n	80126ce <LoRaMacMibSetRequestConfirm+0x20e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	685b      	ldr	r3, [r3, #4]
 80126ba:	4619      	mov	r1, r3
 80126bc:	207f      	movs	r0, #127	; 0x7f
 80126be:	f001 ff1b 	bl	80144f8 <LoRaMacCryptoSetKey>
 80126c2:	4603      	mov	r3, r0
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	f000 8222 	beq.w	8012b0e <LoRaMacMibSetRequestConfirm+0x64e>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126ca:	2311      	movs	r3, #17
 80126cc:	e22f      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126ce:	2303      	movs	r3, #3
 80126d0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126d2:	e21c      	b.n	8012b0e <LoRaMacMibSetRequestConfirm+0x64e>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	685b      	ldr	r3, [r3, #4]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d00b      	beq.n	80126f4 <LoRaMacMibSetRequestConfirm+0x234>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	685b      	ldr	r3, [r3, #4]
 80126e0:	4619      	mov	r1, r3
 80126e2:	2080      	movs	r0, #128	; 0x80
 80126e4:	f001 ff08 	bl	80144f8 <LoRaMacCryptoSetKey>
 80126e8:	4603      	mov	r3, r0
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	f000 8211 	beq.w	8012b12 <LoRaMacMibSetRequestConfirm+0x652>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80126f0:	2311      	movs	r3, #17
 80126f2:	e21c      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126f4:	2303      	movs	r3, #3
 80126f6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126f8:	e20b      	b.n	8012b12 <LoRaMacMibSetRequestConfirm+0x652>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	685b      	ldr	r3, [r3, #4]
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d00b      	beq.n	801271a <LoRaMacMibSetRequestConfirm+0x25a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	685b      	ldr	r3, [r3, #4]
 8012706:	4619      	mov	r1, r3
 8012708:	2081      	movs	r0, #129	; 0x81
 801270a:	f001 fef5 	bl	80144f8 <LoRaMacCryptoSetKey>
 801270e:	4603      	mov	r3, r0
 8012710:	2b00      	cmp	r3, #0
 8012712:	f000 8200 	beq.w	8012b16 <LoRaMacMibSetRequestConfirm+0x656>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012716:	2311      	movs	r3, #17
 8012718:	e209      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801271a:	2303      	movs	r3, #3
 801271c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801271e:	e1fa      	b.n	8012b16 <LoRaMacMibSetRequestConfirm+0x656>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	685b      	ldr	r3, [r3, #4]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d00b      	beq.n	8012740 <LoRaMacMibSetRequestConfirm+0x280>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	4619      	mov	r1, r3
 801272e:	2082      	movs	r0, #130	; 0x82
 8012730:	f001 fee2 	bl	80144f8 <LoRaMacCryptoSetKey>
 8012734:	4603      	mov	r3, r0
 8012736:	2b00      	cmp	r3, #0
 8012738:	f000 81ef 	beq.w	8012b1a <LoRaMacMibSetRequestConfirm+0x65a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801273c:	2311      	movs	r3, #17
 801273e:	e1f6      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012740:	2303      	movs	r3, #3
 8012742:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012744:	e1e9      	b.n	8012b1a <LoRaMacMibSetRequestConfirm+0x65a>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	791a      	ldrb	r2, [r3, #4]
 801274a:	4b18      	ldr	r3, [pc, #96]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 801274c:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012750:	4b17      	ldr	r3, [pc, #92]	; (80127b0 <LoRaMacMibSetRequestConfirm+0x2f0>)
 8012752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012754:	4a15      	ldr	r2, [pc, #84]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 8012756:	f892 20fd 	ldrb.w	r2, [r2, #253]	; 0xfd
 801275a:	4610      	mov	r0, r2
 801275c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801275e:	4b14      	ldr	r3, [pc, #80]	; (80127b0 <LoRaMacMibSetRequestConfirm+0x2f0>)
 8012760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012762:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8012764:	e1e2      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	791a      	ldrb	r2, [r3, #4]
 801276a:	4b10      	ldr	r3, [pc, #64]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 801276c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 8012770:	e1dc      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	7a1b      	ldrb	r3, [r3, #8]
 8012776:	b25b      	sxtb	r3, r3
 8012778:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801277a:	4b0c      	ldr	r3, [pc, #48]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 801277c:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8012780:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8012782:	4b0a      	ldr	r3, [pc, #40]	; (80127ac <LoRaMacMibSetRequestConfirm+0x2ec>)
 8012784:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012788:	f107 0108 	add.w	r1, r7, #8
 801278c:	2207      	movs	r2, #7
 801278e:	4618      	mov	r0, r3
 8012790:	f002 fcf7 	bl	8015182 <RegionVerify>
 8012794:	4603      	mov	r3, r0
 8012796:	f083 0301 	eor.w	r3, r3, #1
 801279a:	b2db      	uxtb	r3, r3
 801279c:	2b00      	cmp	r3, #0
 801279e:	d009      	beq.n	80127b4 <LoRaMacMibSetRequestConfirm+0x2f4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127a0:	2303      	movs	r3, #3
 80127a2:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 80127a4:	e1c2      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
 80127a6:	bf00      	nop
 80127a8:	20003038 	.word	0x20003038
 80127ac:	20003540 	.word	0x20003540
 80127b0:	0801e560 	.word	0x0801e560
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	685b      	ldr	r3, [r3, #4]
 80127b8:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80127ba:	4bb2      	ldr	r3, [pc, #712]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80127bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80127c0:	f107 0108 	add.w	r1, r7, #8
 80127c4:	2200      	movs	r2, #0
 80127c6:	4618      	mov	r0, r3
 80127c8:	f002 fcdb 	bl	8015182 <RegionVerify>
 80127cc:	4603      	mov	r3, r0
 80127ce:	f083 0301 	eor.w	r3, r3, #1
 80127d2:	b2db      	uxtb	r3, r3
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d002      	beq.n	80127de <LoRaMacMibSetRequestConfirm+0x31e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127d8:	2303      	movs	r3, #3
 80127da:	75fb      	strb	r3, [r7, #23]
            break;
 80127dc:	e1a6      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80127de:	4ba9      	ldr	r3, [pc, #676]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80127e0:	687a      	ldr	r2, [r7, #4]
 80127e2:	3364      	adds	r3, #100	; 0x64
 80127e4:	3204      	adds	r2, #4
 80127e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80127ea:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80127ee:	e19d      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	7a1b      	ldrb	r3, [r3, #8]
 80127f4:	b25b      	sxtb	r3, r3
 80127f6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80127f8:	4ba2      	ldr	r3, [pc, #648]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80127fa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80127fe:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012800:	4ba0      	ldr	r3, [pc, #640]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012806:	f107 0108 	add.w	r1, r7, #8
 801280a:	2207      	movs	r2, #7
 801280c:	4618      	mov	r0, r3
 801280e:	f002 fcb8 	bl	8015182 <RegionVerify>
 8012812:	4603      	mov	r3, r0
 8012814:	2b00      	cmp	r3, #0
 8012816:	d008      	beq.n	801282a <LoRaMacMibSetRequestConfirm+0x36a>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8012818:	4b9a      	ldr	r3, [pc, #616]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801281a:	687a      	ldr	r2, [r7, #4]
 801281c:	33a4      	adds	r3, #164	; 0xa4
 801281e:	3204      	adds	r2, #4
 8012820:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012824:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012828:	e180      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801282a:	2303      	movs	r3, #3
 801282c:	75fb      	strb	r3, [r7, #23]
            break;
 801282e:	e17d      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	7a1b      	ldrb	r3, [r3, #8]
 8012834:	b25b      	sxtb	r3, r3
 8012836:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012838:	4b92      	ldr	r3, [pc, #584]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801283a:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 801283e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012840:	4b90      	ldr	r3, [pc, #576]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012846:	f107 0108 	add.w	r1, r7, #8
 801284a:	2207      	movs	r2, #7
 801284c:	4618      	mov	r0, r3
 801284e:	f002 fc98 	bl	8015182 <RegionVerify>
 8012852:	4603      	mov	r3, r0
 8012854:	2b00      	cmp	r3, #0
 8012856:	d019      	beq.n	801288c <LoRaMacMibSetRequestConfirm+0x3cc>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012858:	4b8a      	ldr	r3, [pc, #552]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801285a:	687a      	ldr	r2, [r7, #4]
 801285c:	336c      	adds	r3, #108	; 0x6c
 801285e:	3204      	adds	r2, #4
 8012860:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012864:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8012868:	4b86      	ldr	r3, [pc, #536]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801286a:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 801286e:	2b02      	cmp	r3, #2
 8012870:	f040 8155 	bne.w	8012b1e <LoRaMacMibSetRequestConfirm+0x65e>
 8012874:	4b83      	ldr	r3, [pc, #524]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012876:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 801287a:	2b00      	cmp	r3, #0
 801287c:	f000 814f 	beq.w	8012b1e <LoRaMacMibSetRequestConfirm+0x65e>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8012880:	4b81      	ldr	r3, [pc, #516]	; (8012a88 <LoRaMacMibSetRequestConfirm+0x5c8>)
 8012882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012884:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8012886:	f7fe fcd9 	bl	801123c <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801288a:	e148      	b.n	8012b1e <LoRaMacMibSetRequestConfirm+0x65e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801288c:	2303      	movs	r3, #3
 801288e:	75fb      	strb	r3, [r7, #23]
            break;
 8012890:	e145      	b.n	8012b1e <LoRaMacMibSetRequestConfirm+0x65e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	7a1b      	ldrb	r3, [r3, #8]
 8012896:	b25b      	sxtb	r3, r3
 8012898:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801289a:	4b7a      	ldr	r3, [pc, #488]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801289c:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80128a0:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80128a2:	4b78      	ldr	r3, [pc, #480]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80128a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80128a8:	f107 0108 	add.w	r1, r7, #8
 80128ac:	2207      	movs	r2, #7
 80128ae:	4618      	mov	r0, r3
 80128b0:	f002 fc67 	bl	8015182 <RegionVerify>
 80128b4:	4603      	mov	r3, r0
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d008      	beq.n	80128cc <LoRaMacMibSetRequestConfirm+0x40c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80128ba:	4b72      	ldr	r3, [pc, #456]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80128bc:	687a      	ldr	r2, [r7, #4]
 80128be:	33ac      	adds	r3, #172	; 0xac
 80128c0:	3204      	adds	r2, #4
 80128c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80128c6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80128ca:	e12f      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128cc:	2303      	movs	r3, #3
 80128ce:	75fb      	strb	r3, [r7, #23]
            break;
 80128d0:	e12c      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	685b      	ldr	r3, [r3, #4]
 80128d6:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80128d8:	2301      	movs	r3, #1
 80128da:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80128dc:	4b69      	ldr	r3, [pc, #420]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80128de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80128e2:	f107 020c 	add.w	r2, r7, #12
 80128e6:	4611      	mov	r1, r2
 80128e8:	4618      	mov	r0, r3
 80128ea:	f002 fc83 	bl	80151f4 <RegionChanMaskSet>
 80128ee:	4603      	mov	r3, r0
 80128f0:	f083 0301 	eor.w	r3, r3, #1
 80128f4:	b2db      	uxtb	r3, r3
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	f000 8113 	beq.w	8012b22 <LoRaMacMibSetRequestConfirm+0x662>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128fc:	2303      	movs	r3, #3
 80128fe:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012900:	e10f      	b.n	8012b22 <LoRaMacMibSetRequestConfirm+0x662>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	685b      	ldr	r3, [r3, #4]
 8012906:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012908:	2300      	movs	r3, #0
 801290a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 801290c:	4b5d      	ldr	r3, [pc, #372]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801290e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012912:	f107 020c 	add.w	r2, r7, #12
 8012916:	4611      	mov	r1, r2
 8012918:	4618      	mov	r0, r3
 801291a:	f002 fc6b 	bl	80151f4 <RegionChanMaskSet>
 801291e:	4603      	mov	r3, r0
 8012920:	f083 0301 	eor.w	r3, r3, #1
 8012924:	b2db      	uxtb	r3, r3
 8012926:	2b00      	cmp	r3, #0
 8012928:	f000 80fd 	beq.w	8012b26 <LoRaMacMibSetRequestConfirm+0x666>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801292c:	2303      	movs	r3, #3
 801292e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012930:	e0f9      	b.n	8012b26 <LoRaMacMibSetRequestConfirm+0x666>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	791b      	ldrb	r3, [r3, #4]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d009      	beq.n	801294e <LoRaMacMibSetRequestConfirm+0x48e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801293e:	2b0f      	cmp	r3, #15
 8012940:	d805      	bhi.n	801294e <LoRaMacMibSetRequestConfirm+0x48e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	791a      	ldrb	r2, [r3, #4]
 8012946:	4b4f      	ldr	r3, [pc, #316]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012948:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801294c:	e0ee      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801294e:	2303      	movs	r3, #3
 8012950:	75fb      	strb	r3, [r7, #23]
            break;
 8012952:	e0eb      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	685b      	ldr	r3, [r3, #4]
 8012958:	4a4a      	ldr	r2, [pc, #296]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801295a:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 801295c:	e0e6      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	685b      	ldr	r3, [r3, #4]
 8012962:	4a48      	ldr	r2, [pc, #288]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012964:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 8012966:	e0e1      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	685b      	ldr	r3, [r3, #4]
 801296c:	4a45      	ldr	r2, [pc, #276]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 801296e:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 8012970:	e0dc      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	685b      	ldr	r3, [r3, #4]
 8012976:	4a43      	ldr	r2, [pc, #268]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012978:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 801297a:	e0d7      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	685b      	ldr	r3, [r3, #4]
 8012980:	4a40      	ldr	r2, [pc, #256]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012982:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 8012984:	e0d2      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801298c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801298e:	4b3d      	ldr	r3, [pc, #244]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012990:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012994:	f107 0108 	add.w	r1, r7, #8
 8012998:	2206      	movs	r2, #6
 801299a:	4618      	mov	r0, r3
 801299c:	f002 fbf1 	bl	8015182 <RegionVerify>
 80129a0:	4603      	mov	r3, r0
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d005      	beq.n	80129b2 <LoRaMacMibSetRequestConfirm+0x4f2>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80129a6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80129aa:	4b36      	ldr	r3, [pc, #216]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80129ac:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80129b0:	e0bc      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129b2:	2303      	movs	r3, #3
 80129b4:	75fb      	strb	r3, [r7, #23]
            break;
 80129b6:	e0b9      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80129be:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80129c0:	4b30      	ldr	r3, [pc, #192]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80129c2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80129c6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80129c8:	4b2e      	ldr	r3, [pc, #184]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80129ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80129ce:	f107 0108 	add.w	r1, r7, #8
 80129d2:	2205      	movs	r2, #5
 80129d4:	4618      	mov	r0, r3
 80129d6:	f002 fbd4 	bl	8015182 <RegionVerify>
 80129da:	4603      	mov	r3, r0
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d005      	beq.n	80129ec <LoRaMacMibSetRequestConfirm+0x52c>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80129e0:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80129e4:	4b27      	ldr	r3, [pc, #156]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80129e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80129ea:	e09f      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129ec:	2303      	movs	r3, #3
 80129ee:	75fb      	strb	r3, [r7, #23]
            break;
 80129f0:	e09c      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80129f8:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 80129fa:	4b22      	ldr	r3, [pc, #136]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 80129fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012a00:	f107 0108 	add.w	r1, r7, #8
 8012a04:	220a      	movs	r2, #10
 8012a06:	4618      	mov	r0, r3
 8012a08:	f002 fbbb 	bl	8015182 <RegionVerify>
 8012a0c:	4603      	mov	r3, r0
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d005      	beq.n	8012a1e <LoRaMacMibSetRequestConfirm+0x55e>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8012a12:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012a16:	4b1b      	ldr	r3, [pc, #108]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a18:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a1c:	e086      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a1e:	2303      	movs	r3, #3
 8012a20:	75fb      	strb	r3, [r7, #23]
            break;
 8012a22:	e083      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012a2a:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012a2c:	4b15      	ldr	r3, [pc, #84]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012a32:	f107 0108 	add.w	r1, r7, #8
 8012a36:	2209      	movs	r2, #9
 8012a38:	4618      	mov	r0, r3
 8012a3a:	f002 fba2 	bl	8015182 <RegionVerify>
 8012a3e:	4603      	mov	r3, r0
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d005      	beq.n	8012a50 <LoRaMacMibSetRequestConfirm+0x590>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8012a44:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012a48:	4b0e      	ldr	r3, [pc, #56]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a4e:	e06d      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a50:	2303      	movs	r3, #3
 8012a52:	75fb      	strb	r3, [r7, #23]
            break;
 8012a54:	e06a      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	685b      	ldr	r3, [r3, #4]
 8012a5a:	4a0a      	ldr	r2, [pc, #40]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a5c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8012a60:	4b08      	ldr	r3, [pc, #32]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a66:	4a07      	ldr	r2, [pc, #28]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a68:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 8012a6a:	e05f      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	791a      	ldrb	r2, [r3, #4]
 8012a70:	4b04      	ldr	r3, [pc, #16]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a72:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8012a76:	4b03      	ldr	r3, [pc, #12]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a78:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8012a7c:	4b01      	ldr	r3, [pc, #4]	; (8012a84 <LoRaMacMibSetRequestConfirm+0x5c4>)
 8012a7e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 8012a82:	e053      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
 8012a84:	20003540 	.word	0x20003540
 8012a88:	0801e560 	.word	0x0801e560
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	685b      	ldr	r3, [r3, #4]
 8012a90:	4a29      	ldr	r2, [pc, #164]	; (8012b38 <LoRaMacMibSetRequestConfirm+0x678>)
 8012a92:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 8012a94:	e04a      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	685b      	ldr	r3, [r3, #4]
 8012a9a:	4a27      	ldr	r2, [pc, #156]	; (8012b38 <LoRaMacMibSetRequestConfirm+0x678>)
 8012a9c:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
            break;
 8012aa0:	e044      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	685b      	ldr	r3, [r3, #4]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d007      	beq.n	8012aba <LoRaMacMibSetRequestConfirm+0x5fa>
            {
                status = RestoreNvmData( mibSet->Param.Contexts );
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	685b      	ldr	r3, [r3, #4]
 8012aae:	4618      	mov	r0, r3
 8012ab0:	f7fe fe22 	bl	80116f8 <RestoreNvmData>
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012ab8:	e038      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012aba:	2303      	movs	r3, #3
 8012abc:	75fb      	strb	r3, [r7, #23]
            break;
 8012abe:	e035      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	799b      	ldrb	r3, [r3, #6]
 8012ac4:	2b01      	cmp	r3, #1
 8012ac6:	d80d      	bhi.n	8012ae4 <LoRaMacMibSetRequestConfirm+0x624>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8012ac8:	4a1b      	ldr	r2, [pc, #108]	; (8012b38 <LoRaMacMibSetRequestConfirm+0x678>)
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	685b      	ldr	r3, [r3, #4]
 8012ace:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	6858      	ldr	r0, [r3, #4]
 8012ad6:	f001 fc49 	bl	801436c <LoRaMacCryptoSetLrWanVersion>
 8012ada:	4603      	mov	r3, r0
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d024      	beq.n	8012b2a <LoRaMacMibSetRequestConfirm+0x66a>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ae0:	2311      	movs	r3, #17
 8012ae2:	e024      	b.n	8012b2e <LoRaMacMibSetRequestConfirm+0x66e>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ae4:	2303      	movs	r3, #3
 8012ae6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012ae8:	e01f      	b.n	8012b2a <LoRaMacMibSetRequestConfirm+0x66a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012aea:	6878      	ldr	r0, [r7, #4]
 8012aec:	f000 fbe4 	bl	80132b8 <LoRaMacMibClassBSetRequestConfirm>
 8012af0:	4603      	mov	r3, r0
 8012af2:	75fb      	strb	r3, [r7, #23]
            break;
 8012af4:	e01a      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012af6:	bf00      	nop
 8012af8:	e018      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012afa:	bf00      	nop
 8012afc:	e016      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012afe:	bf00      	nop
 8012b00:	e014      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b02:	bf00      	nop
 8012b04:	e012      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b06:	bf00      	nop
 8012b08:	e010      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b0a:	bf00      	nop
 8012b0c:	e00e      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b0e:	bf00      	nop
 8012b10:	e00c      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b12:	bf00      	nop
 8012b14:	e00a      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b16:	bf00      	nop
 8012b18:	e008      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b1a:	bf00      	nop
 8012b1c:	e006      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b1e:	bf00      	nop
 8012b20:	e004      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b22:	bf00      	nop
 8012b24:	e002      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b26:	bf00      	nop
 8012b28:	e000      	b.n	8012b2c <LoRaMacMibSetRequestConfirm+0x66c>
            break;
 8012b2a:	bf00      	nop
        }
    }
    return status;
 8012b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	3718      	adds	r7, #24
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bd80      	pop	{r7, pc}
 8012b36:	bf00      	nop
 8012b38:	20003540 	.word	0x20003540

08012b3c <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b086      	sub	sp, #24
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012b44:	2302      	movs	r3, #2
 8012b46:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8012b48:	2300      	movs	r3, #0
 8012b4a:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d101      	bne.n	8012b56 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012b52:	2303      	movs	r3, #3
 8012b54:	e127      	b.n	8012da6 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacIsBusy( ) == true )
 8012b56:	f7fc fd23 	bl	800f5a0 <LoRaMacIsBusy>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d001      	beq.n	8012b64 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012b60:	2301      	movs	r3, #1
 8012b62:	e120      	b.n	8012da6 <LoRaMacMlmeRequest+0x26a>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8012b64:	f001 f8a6 	bl	8013cb4 <LoRaMacConfirmQueueIsFull>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d001      	beq.n	8012b72 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8012b6e:	2301      	movs	r3, #1
 8012b70:	e119      	b.n	8012da6 <LoRaMacMlmeRequest+0x26a>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012b72:	f001 f893 	bl	8013c9c <LoRaMacConfirmQueueGetCnt>
 8012b76:	4603      	mov	r3, r0
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d104      	bne.n	8012b86 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012b7c:	2214      	movs	r2, #20
 8012b7e:	2100      	movs	r1, #0
 8012b80:	488b      	ldr	r0, [pc, #556]	; (8012db0 <LoRaMacMlmeRequest+0x274>)
 8012b82:	f006 f9b9 	bl	8018ef8 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012b86:	4b8b      	ldr	r3, [pc, #556]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012b88:	2201      	movs	r2, #1
 8012b8a:	f883 244d 	strb.w	r2, [r3, #1101]	; 0x44d

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012b8e:	4a89      	ldr	r2, [pc, #548]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012b90:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012b94:	f043 0304 	orr.w	r3, r3, #4
 8012b98:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	781b      	ldrb	r3, [r3, #0]
 8012ba0:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012ba2:	2301      	movs	r3, #1
 8012ba4:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	781b      	ldrb	r3, [r3, #0]
 8012bae:	3b01      	subs	r3, #1
 8012bb0:	2b0d      	cmp	r3, #13
 8012bb2:	f200 80ce 	bhi.w	8012d52 <LoRaMacMlmeRequest+0x216>
 8012bb6:	a201      	add	r2, pc, #4	; (adr r2, 8012bbc <LoRaMacMlmeRequest+0x80>)
 8012bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bbc:	08012bf5 	.word	0x08012bf5
 8012bc0:	08012d53 	.word	0x08012d53
 8012bc4:	08012d53 	.word	0x08012d53
 8012bc8:	08012c5f 	.word	0x08012c5f
 8012bcc:	08012c7d 	.word	0x08012c7d
 8012bd0:	08012c8d 	.word	0x08012c8d
 8012bd4:	08012d53 	.word	0x08012d53
 8012bd8:	08012d53 	.word	0x08012d53
 8012bdc:	08012d53 	.word	0x08012d53
 8012be0:	08012ca9 	.word	0x08012ca9
 8012be4:	08012d53 	.word	0x08012d53
 8012be8:	08012d27 	.word	0x08012d27
 8012bec:	08012cc7 	.word	0x08012cc7
 8012bf0:	08012d09 	.word	0x08012d09
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012bf4:	4b6f      	ldr	r3, [pc, #444]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012bf6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8012bfa:	f003 0320 	and.w	r3, r3, #32
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d001      	beq.n	8012c06 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 8012c02:	2301      	movs	r3, #1
 8012c04:	e0cf      	b.n	8012da6 <LoRaMacMlmeRequest+0x26a>
            }

            ResetMacParameters( );
 8012c06:	f7fe f9fd 	bl	8011004 <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012c0a:	4b6b      	ldr	r3, [pc, #428]	; (8012db8 <LoRaMacMlmeRequest+0x27c>)
 8012c0c:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	791b      	ldrb	r3, [r3, #4]
 8012c14:	b25b      	sxtb	r3, r3
 8012c16:	2200      	movs	r2, #0
 8012c18:	4619      	mov	r1, r3
 8012c1a:	f002 fbfc 	bl	8015416 <RegionAlternateDr>
 8012c1e:	4603      	mov	r3, r0
 8012c20:	461a      	mov	r2, r3
 8012c22:	4b65      	ldr	r3, [pc, #404]	; (8012db8 <LoRaMacMlmeRequest+0x27c>)
 8012c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012c28:	2307      	movs	r3, #7
 8012c2a:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8012c2c:	20ff      	movs	r0, #255	; 0xff
 8012c2e:	f7fd ff61 	bl	8010af4 <SendReJoinReq>
 8012c32:	4603      	mov	r3, r0
 8012c34:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8012c36:	7dfb      	ldrb	r3, [r7, #23]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	f000 808c 	beq.w	8012d56 <LoRaMacMlmeRequest+0x21a>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8012c3e:	4b5e      	ldr	r3, [pc, #376]	; (8012db8 <LoRaMacMlmeRequest+0x27c>)
 8012c40:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	791b      	ldrb	r3, [r3, #4]
 8012c48:	b25b      	sxtb	r3, r3
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	4619      	mov	r1, r3
 8012c4e:	f002 fbe2 	bl	8015416 <RegionAlternateDr>
 8012c52:	4603      	mov	r3, r0
 8012c54:	461a      	mov	r2, r3
 8012c56:	4b58      	ldr	r3, [pc, #352]	; (8012db8 <LoRaMacMlmeRequest+0x27c>)
 8012c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            break;
 8012c5c:	e07b      	b.n	8012d56 <LoRaMacMlmeRequest+0x21a>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012c62:	f107 030c 	add.w	r3, r7, #12
 8012c66:	2200      	movs	r2, #0
 8012c68:	4619      	mov	r1, r3
 8012c6a:	2002      	movs	r0, #2
 8012c6c:	f000 fc88 	bl	8013580 <LoRaMacCommandsAddCmd>
 8012c70:	4603      	mov	r3, r0
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d071      	beq.n	8012d5a <LoRaMacMlmeRequest+0x21e>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012c76:	2313      	movs	r3, #19
 8012c78:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012c7a:	e06e      	b.n	8012d5a <LoRaMacMlmeRequest+0x21e>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	889b      	ldrh	r3, [r3, #4]
 8012c80:	4618      	mov	r0, r3
 8012c82:	f7fe fcdb 	bl	801163c <SetTxContinuousWave>
 8012c86:	4603      	mov	r3, r0
 8012c88:	75fb      	strb	r3, [r7, #23]
            break;
 8012c8a:	e06d      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	8898      	ldrh	r0, [r3, #4]
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	6899      	ldr	r1, [r3, #8]
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8012c9a:	b2db      	uxtb	r3, r3
 8012c9c:	461a      	mov	r2, r3
 8012c9e:	f7fe fd01 	bl	80116a4 <SetTxContinuousWave1>
 8012ca2:	4603      	mov	r3, r0
 8012ca4:	75fb      	strb	r3, [r7, #23]
            break;
 8012ca6:	e05f      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012ca8:	2300      	movs	r3, #0
 8012caa:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012cac:	f107 030c 	add.w	r3, r7, #12
 8012cb0:	2200      	movs	r2, #0
 8012cb2:	4619      	mov	r1, r3
 8012cb4:	200d      	movs	r0, #13
 8012cb6:	f000 fc63 	bl	8013580 <LoRaMacCommandsAddCmd>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d04e      	beq.n	8012d5e <LoRaMacMlmeRequest+0x222>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012cc0:	2313      	movs	r3, #19
 8012cc2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012cc4:	e04b      	b.n	8012d5e <LoRaMacMlmeRequest+0x222>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012cc6:	4b3c      	ldr	r3, [pc, #240]	; (8012db8 <LoRaMacMlmeRequest+0x27c>)
 8012cc8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d148      	bne.n	8012d62 <LoRaMacMlmeRequest+0x226>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	791b      	ldrb	r3, [r3, #4]
 8012cd4:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	791b      	ldrb	r3, [r3, #4]
 8012cda:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8012cde:	b2db      	uxtb	r3, r3
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	f000 fabe 	bl	8013262 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8012ce6:	7dbb      	ldrb	r3, [r7, #22]
 8012ce8:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8012cea:	2300      	movs	r3, #0
 8012cec:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8012cee:	f107 030c 	add.w	r3, r7, #12
 8012cf2:	2201      	movs	r2, #1
 8012cf4:	4619      	mov	r1, r3
 8012cf6:	2010      	movs	r0, #16
 8012cf8:	f000 fc42 	bl	8013580 <LoRaMacCommandsAddCmd>
 8012cfc:	4603      	mov	r3, r0
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d02f      	beq.n	8012d62 <LoRaMacMlmeRequest+0x226>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012d02:	2313      	movs	r3, #19
 8012d04:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8012d06:	e02c      	b.n	8012d62 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012d08:	2300      	movs	r3, #0
 8012d0a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012d0c:	f107 030c 	add.w	r3, r7, #12
 8012d10:	2200      	movs	r2, #0
 8012d12:	4619      	mov	r1, r3
 8012d14:	2012      	movs	r0, #18
 8012d16:	f000 fc33 	bl	8013580 <LoRaMacCommandsAddCmd>
 8012d1a:	4603      	mov	r3, r0
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d022      	beq.n	8012d66 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012d20:	2313      	movs	r3, #19
 8012d22:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012d24:	e01f      	b.n	8012d66 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8012d26:	2301      	movs	r3, #1
 8012d28:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012d2a:	f000 fa50 	bl	80131ce <LoRaMacClassBIsAcquisitionInProgress>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	f083 0301 	eor.w	r3, r3, #1
 8012d34:	b2db      	uxtb	r3, r3
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d008      	beq.n	8012d4c <LoRaMacMlmeRequest+0x210>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012d3a:	2000      	movs	r0, #0
 8012d3c:	f000 fa29 	bl	8013192 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012d40:	2000      	movs	r0, #0
 8012d42:	f000 fa4b 	bl	80131dc <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8012d46:	2300      	movs	r3, #0
 8012d48:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012d4a:	e00d      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
                status = LORAMAC_STATUS_BUSY;
 8012d4c:	2301      	movs	r3, #1
 8012d4e:	75fb      	strb	r3, [r7, #23]
            break;
 8012d50:	e00a      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
        }
        default:
            break;
 8012d52:	bf00      	nop
 8012d54:	e008      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
            break;
 8012d56:	bf00      	nop
 8012d58:	e006      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
            break;
 8012d5a:	bf00      	nop
 8012d5c:	e004      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
            break;
 8012d5e:	bf00      	nop
 8012d60:	e002      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
            break;
 8012d62:	bf00      	nop
 8012d64:	e000      	b.n	8012d68 <LoRaMacMlmeRequest+0x22c>
            break;
 8012d66:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012d68:	4b12      	ldr	r3, [pc, #72]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012d6a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8012d72:	7dfb      	ldrb	r3, [r7, #23]
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d010      	beq.n	8012d9a <LoRaMacMlmeRequest+0x25e>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012d78:	f000 ff90 	bl	8013c9c <LoRaMacConfirmQueueGetCnt>
 8012d7c:	4603      	mov	r3, r0
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d110      	bne.n	8012da4 <LoRaMacMlmeRequest+0x268>
        {
            MacCtx.NodeAckRequested = false;
 8012d82:	4b0c      	ldr	r3, [pc, #48]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012d84:	2200      	movs	r2, #0
 8012d86:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012d8a:	4a0a      	ldr	r2, [pc, #40]	; (8012db4 <LoRaMacMlmeRequest+0x278>)
 8012d8c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012d90:	f36f 0382 	bfc	r3, #2, #1
 8012d94:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8012d98:	e004      	b.n	8012da4 <LoRaMacMlmeRequest+0x268>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8012d9a:	f107 0310 	add.w	r3, r7, #16
 8012d9e:	4618      	mov	r0, r3
 8012da0:	f000 fe2e 	bl	8013a00 <LoRaMacConfirmQueueAdd>
    }
    return status;
 8012da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8012da6:	4618      	mov	r0, r3
 8012da8:	3718      	adds	r7, #24
 8012daa:	46bd      	mov	sp, r7
 8012dac:	bd80      	pop	{r7, pc}
 8012dae:	bf00      	nop
 8012db0:	20003484 	.word	0x20003484
 8012db4:	20003038 	.word	0x20003038
 8012db8:	20003540 	.word	0x20003540

08012dbc <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8012dbc:	b580      	push	{r7, lr}
 8012dbe:	b08c      	sub	sp, #48	; 0x30
 8012dc0:	af02      	add	r7, sp, #8
 8012dc2:	6078      	str	r0, [r7, #4]
 8012dc4:	460b      	mov	r3, r1
 8012dc6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012dc8:	2302      	movs	r3, #2
 8012dca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8012dce:	2300      	movs	r3, #0
 8012dd0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	623b      	str	r3, [r7, #32]
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8012dd8:	2300      	movs	r3, #0
 8012dda:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d101      	bne.n	8012dea <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012de6:	2303      	movs	r3, #3
 8012de8:	e0d4      	b.n	8012f94 <LoRaMacMcpsRequest+0x1d8>
    }
    if( LoRaMacIsBusy( ) == true )
 8012dea:	f7fc fbd9 	bl	800f5a0 <LoRaMacIsBusy>
 8012dee:	4603      	mov	r3, r0
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d001      	beq.n	8012df8 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 8012df4:	2301      	movs	r3, #1
 8012df6:	e0cd      	b.n	8012f94 <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8012dfc:	2214      	movs	r2, #20
 8012dfe:	2100      	movs	r1, #0
 8012e00:	4866      	ldr	r0, [pc, #408]	; (8012f9c <LoRaMacMcpsRequest+0x1e0>)
 8012e02:	f006 f879 	bl	8018ef8 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012e06:	4b66      	ldr	r3, [pc, #408]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012e08:	2201      	movs	r2, #1
 8012e0a:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8012e0e:	4b64      	ldr	r3, [pc, #400]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012e10:	2201      	movs	r2, #1
 8012e12:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	2b03      	cmp	r3, #3
 8012e1c:	d03d      	beq.n	8012e9a <LoRaMacMcpsRequest+0xde>
 8012e1e:	2b03      	cmp	r3, #3
 8012e20:	dc4f      	bgt.n	8012ec2 <LoRaMacMcpsRequest+0x106>
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d002      	beq.n	8012e2c <LoRaMacMcpsRequest+0x70>
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d019      	beq.n	8012e5e <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8012e2a:	e04a      	b.n	8012ec2 <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 8012e2c:	2301      	movs	r3, #1
 8012e2e:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8012e30:	4b5b      	ldr	r3, [pc, #364]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012e32:	2201      	movs	r2, #1
 8012e34:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8012e38:	7b3b      	ldrb	r3, [r7, #12]
 8012e3a:	2202      	movs	r2, #2
 8012e3c:	f362 1347 	bfi	r3, r2, #5, #3
 8012e40:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	791b      	ldrb	r3, [r3, #4]
 8012e46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	689b      	ldr	r3, [r3, #8]
 8012e4e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	899b      	ldrh	r3, [r3, #12]
 8012e54:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	7b9b      	ldrb	r3, [r3, #14]
 8012e5a:	777b      	strb	r3, [r7, #29]
            break;
 8012e5c:	e032      	b.n	8012ec4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8012e5e:	2301      	movs	r3, #1
 8012e60:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	7bdb      	ldrb	r3, [r3, #15]
 8012e66:	2b08      	cmp	r3, #8
 8012e68:	bf28      	it	cs
 8012e6a:	2308      	movcs	r3, #8
 8012e6c:	b2da      	uxtb	r2, r3
 8012e6e:	4b4c      	ldr	r3, [pc, #304]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012e70:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8012e74:	7b3b      	ldrb	r3, [r7, #12]
 8012e76:	2204      	movs	r2, #4
 8012e78:	f362 1347 	bfi	r3, r2, #5, #3
 8012e7c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	791b      	ldrb	r3, [r3, #4]
 8012e82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	689b      	ldr	r3, [r3, #8]
 8012e8a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	899b      	ldrh	r3, [r3, #12]
 8012e90:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	7b9b      	ldrb	r3, [r3, #14]
 8012e96:	777b      	strb	r3, [r7, #29]
            break;
 8012e98:	e014      	b.n	8012ec4 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8012e9a:	2301      	movs	r3, #1
 8012e9c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8012e9e:	4b40      	ldr	r3, [pc, #256]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012ea0:	2201      	movs	r2, #1
 8012ea2:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8012ea6:	7b3b      	ldrb	r3, [r7, #12]
 8012ea8:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8012eac:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	685b      	ldr	r3, [r3, #4]
 8012eb2:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	891b      	ldrh	r3, [r3, #8]
 8012eb8:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	7a9b      	ldrb	r3, [r3, #10]
 8012ebe:	777b      	strb	r3, [r7, #29]
            break;
 8012ec0:	e000      	b.n	8012ec4 <LoRaMacMcpsRequest+0x108>
            break;
 8012ec2:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8012ec4:	2302      	movs	r3, #2
 8012ec6:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012ec8:	4b36      	ldr	r3, [pc, #216]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012eca:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012ece:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012ed0:	4b34      	ldr	r3, [pc, #208]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012ed2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012ed6:	f107 0214 	add.w	r2, r7, #20
 8012eda:	4611      	mov	r1, r2
 8012edc:	4618      	mov	r0, r3
 8012ede:	f002 f900 	bl	80150e2 <RegionGetPhyParam>
 8012ee2:	4603      	mov	r3, r0
 8012ee4:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8012ee6:	693b      	ldr	r3, [r7, #16]
 8012ee8:	b25b      	sxtb	r3, r3
 8012eea:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8012eee:	4293      	cmp	r3, r2
 8012ef0:	bfb8      	it	lt
 8012ef2:	4613      	movlt	r3, r2
 8012ef4:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8012ef6:	7f3b      	ldrb	r3, [r7, #28]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d044      	beq.n	8012f86 <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 8012efc:	4b29      	ldr	r3, [pc, #164]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012efe:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 8012f02:	f083 0301 	eor.w	r3, r3, #1
 8012f06:	b2db      	uxtb	r3, r3
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d019      	beq.n	8012f40 <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 8012f0c:	7f7b      	ldrb	r3, [r7, #29]
 8012f0e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012f10:	4b24      	ldr	r3, [pc, #144]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012f12:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012f16:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012f18:	4b22      	ldr	r3, [pc, #136]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012f1e:	f107 0108 	add.w	r1, r7, #8
 8012f22:	2205      	movs	r2, #5
 8012f24:	4618      	mov	r0, r3
 8012f26:	f002 f92c 	bl	8015182 <RegionVerify>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d005      	beq.n	8012f3c <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012f30:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012f34:	4b1b      	ldr	r3, [pc, #108]	; (8012fa4 <LoRaMacMcpsRequest+0x1e8>)
 8012f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8012f3a:	e001      	b.n	8012f40 <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8012f3c:	2303      	movs	r3, #3
 8012f3e:	e029      	b.n	8012f94 <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8012f40:	8bfa      	ldrh	r2, [r7, #30]
 8012f42:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8012f46:	f107 000c 	add.w	r0, r7, #12
 8012f4a:	78fb      	ldrb	r3, [r7, #3]
 8012f4c:	9300      	str	r3, [sp, #0]
 8012f4e:	4613      	mov	r3, r2
 8012f50:	6a3a      	ldr	r2, [r7, #32]
 8012f52:	f7fd fcef 	bl	8010934 <Send>
 8012f56:	4603      	mov	r3, r0
 8012f58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8012f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d10c      	bne.n	8012f7e <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	781a      	ldrb	r2, [r3, #0]
 8012f68:	4b0d      	ldr	r3, [pc, #52]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012f6a:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8012f6e:	4a0c      	ldr	r2, [pc, #48]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012f70:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8012f74:	f043 0301 	orr.w	r3, r3, #1
 8012f78:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8012f7c:	e003      	b.n	8012f86 <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8012f7e:	4b08      	ldr	r3, [pc, #32]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012f80:	2200      	movs	r2, #0
 8012f82:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012f86:	4b06      	ldr	r3, [pc, #24]	; (8012fa0 <LoRaMacMcpsRequest+0x1e4>)
 8012f88:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	611a      	str	r2, [r3, #16]

    return status;
 8012f90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8012f94:	4618      	mov	r0, r3
 8012f96:	3728      	adds	r7, #40	; 0x28
 8012f98:	46bd      	mov	sp, r7
 8012f9a:	bd80      	pop	{r7, pc}
 8012f9c:	20003470 	.word	0x20003470
 8012fa0:	20003038 	.word	0x20003038
 8012fa4:	20003540 	.word	0x20003540

08012fa8 <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8012fa8:	b580      	push	{r7, lr}
 8012faa:	b084      	sub	sp, #16
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	4603      	mov	r3, r0
 8012fb0:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8012fb2:	79fb      	ldrb	r3, [r7, #7]
 8012fb4:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8012fb6:	4b0a      	ldr	r3, [pc, #40]	; (8012fe0 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012fbc:	f107 010c 	add.w	r1, r7, #12
 8012fc0:	220f      	movs	r2, #15
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	f002 f8dd 	bl	8015182 <RegionVerify>
 8012fc8:	4603      	mov	r3, r0
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d003      	beq.n	8012fd6 <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8012fce:	4a04      	ldr	r2, [pc, #16]	; (8012fe0 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012fd0:	79fb      	ldrb	r3, [r7, #7]
 8012fd2:	f882 3100 	strb.w	r3, [r2, #256]	; 0x100
    }
}
 8012fd6:	bf00      	nop
 8012fd8:	3710      	adds	r7, #16
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	bd80      	pop	{r7, pc}
 8012fde:	bf00      	nop
 8012fe0:	20003540 	.word	0x20003540

08012fe4 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b08c      	sub	sp, #48	; 0x30
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	60f8      	str	r0, [r7, #12]
 8012fec:	60b9      	str	r1, [r7, #8]
 8012fee:	607a      	str	r2, [r7, #4]
 8012ff0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	7c1b      	ldrb	r3, [r3, #16]
 8012ffc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	7c5b      	ldrb	r3, [r3, #17]
 8013004:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	689a      	ldr	r2, [r3, #8]
 801300c:	683b      	ldr	r3, [r7, #0]
 801300e:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	795b      	ldrb	r3, [r3, #5]
 8013014:	2b00      	cmp	r3, #0
 8013016:	f000 808b 	beq.w	8013130 <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801301a:	2302      	movs	r3, #2
 801301c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013020:	68fb      	ldr	r3, [r7, #12]
 8013022:	7c9b      	ldrb	r3, [r3, #18]
 8013024:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	7cdb      	ldrb	r3, [r3, #19]
 801302c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8013030:	4611      	mov	r1, r2
 8013032:	4618      	mov	r0, r3
 8013034:	f002 f855 	bl	80150e2 <RegionGetPhyParam>
 8013038:	4603      	mov	r3, r0
 801303a:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 801303c:	6a3b      	ldr	r3, [r7, #32]
 801303e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        datarate = MAX( datarate, minTxDatarate );
 8013042:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8013046:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 801304a:	4293      	cmp	r3, r2
 801304c:	bfb8      	it	lt
 801304e:	4613      	movlt	r3, r2
 8013050:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        if( datarate == minTxDatarate )
 8013054:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8013058:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 801305c:	429a      	cmp	r2, r3
 801305e:	d106      	bne.n	801306e <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	2200      	movs	r2, #0
 8013064:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8013066:	2300      	movs	r3, #0
 8013068:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801306c:	e060      	b.n	8013130 <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	689b      	ldr	r3, [r3, #8]
 8013072:	68fa      	ldr	r2, [r7, #12]
 8013074:	8992      	ldrh	r2, [r2, #12]
 8013076:	4293      	cmp	r3, r2
 8013078:	d303      	bcc.n	8013082 <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 801307a:	2301      	movs	r3, #1
 801307c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013080:	e002      	b.n	8013088 <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 8013082:	2300      	movs	r3, #0
 8013084:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	689b      	ldr	r3, [r3, #8]
 801308c:	68fa      	ldr	r2, [r7, #12]
 801308e:	8992      	ldrh	r2, [r2, #12]
 8013090:	4611      	mov	r1, r2
 8013092:	68fa      	ldr	r2, [r7, #12]
 8013094:	89d2      	ldrh	r2, [r2, #14]
 8013096:	440a      	add	r2, r1
 8013098:	4293      	cmp	r3, r2
 801309a:	d349      	bcc.n	8013130 <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 801309c:	2308      	movs	r3, #8
 801309e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	7cdb      	ldrb	r3, [r3, #19]
 80130a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80130aa:	4611      	mov	r1, r2
 80130ac:	4618      	mov	r0, r3
 80130ae:	f002 f818 	bl	80150e2 <RegionGetPhyParam>
 80130b2:	4603      	mov	r3, r0
 80130b4:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 80130b6:	6a3b      	ldr	r3, [r7, #32]
 80130b8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	689b      	ldr	r3, [r3, #8]
 80130c0:	68fa      	ldr	r2, [r7, #12]
 80130c2:	89d2      	ldrh	r2, [r2, #14]
 80130c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80130c8:	fb01 f202 	mul.w	r2, r1, r2
 80130cc:	1a9b      	subs	r3, r3, r2
 80130ce:	2b01      	cmp	r3, #1
 80130d0:	d12e      	bne.n	8013130 <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80130d2:	2322      	movs	r3, #34	; 0x22
 80130d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                    getPhy.Datarate = datarate;
 80130d8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130dc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	7c9b      	ldrb	r3, [r3, #18]
 80130e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	7cdb      	ldrb	r3, [r3, #19]
 80130ec:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80130f0:	4611      	mov	r1, r2
 80130f2:	4618      	mov	r0, r3
 80130f4:	f001 fff5 	bl	80150e2 <RegionGetPhyParam>
 80130f8:	4603      	mov	r3, r0
 80130fa:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 80130fc:	6a3b      	ldr	r3, [r7, #32]
 80130fe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                    if( datarate == minTxDatarate )
 8013102:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8013106:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 801310a:	429a      	cmp	r2, r3
 801310c:	d110      	bne.n	8013130 <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 801310e:	2300      	movs	r3, #0
 8013110:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if( adrNext->UpdateChanMask == true )
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	791b      	ldrb	r3, [r3, #4]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d009      	beq.n	8013130 <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801311c:	2302      	movs	r3, #2
 801311e:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	7cdb      	ldrb	r3, [r3, #19]
 8013124:	f107 0214 	add.w	r2, r7, #20
 8013128:	4611      	mov	r1, r2
 801312a:	4618      	mov	r0, r3
 801312c:	f002 f811 	bl	8015152 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8013136:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 801313e:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013140:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8013144:	4618      	mov	r0, r3
 8013146:	3730      	adds	r7, #48	; 0x30
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}

0801314c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b084      	sub	sp, #16
 8013150:	af00      	add	r7, sp, #0
 8013152:	60f8      	str	r0, [r7, #12]
 8013154:	60b9      	str	r1, [r7, #8]
 8013156:	607a      	str	r2, [r7, #4]
 8013158:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	789b      	ldrb	r3, [r3, #2]
 801315e:	2b00      	cmp	r3, #0
 8013160:	d107      	bne.n	8013172 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8013162:	683b      	ldr	r3, [r7, #0]
 8013164:	687a      	ldr	r2, [r7, #4]
 8013166:	68b9      	ldr	r1, [r7, #8]
 8013168:	68f8      	ldr	r0, [r7, #12]
 801316a:	f7ff ff3b 	bl	8012fe4 <CalcNextV10X>
 801316e:	4603      	mov	r3, r0
 8013170:	e000      	b.n	8013174 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8013172:	2300      	movs	r3, #0
}
 8013174:	4618      	mov	r0, r3
 8013176:	3710      	adds	r7, #16
 8013178:	46bd      	mov	sp, r7
 801317a:	bd80      	pop	{r7, pc}

0801317c <LoRaMacClassBInit>:
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks,
                        LoRaMacClassBNvmData_t* nvm )
{
 801317c:	b480      	push	{r7}
 801317e:	b085      	sub	sp, #20
 8013180:	af00      	add	r7, sp, #0
 8013182:	60f8      	str	r0, [r7, #12]
 8013184:	60b9      	str	r1, [r7, #8]
 8013186:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013188:	bf00      	nop
 801318a:	3714      	adds	r7, #20
 801318c:	46bd      	mov	sp, r7
 801318e:	bc80      	pop	{r7}
 8013190:	4770      	bx	lr

08013192 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013192:	b480      	push	{r7}
 8013194:	b083      	sub	sp, #12
 8013196:	af00      	add	r7, sp, #0
 8013198:	4603      	mov	r3, r0
 801319a:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801319c:	bf00      	nop
 801319e:	370c      	adds	r7, #12
 80131a0:	46bd      	mov	sp, r7
 80131a2:	bc80      	pop	{r7}
 80131a4:	4770      	bx	lr

080131a6 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80131a6:	b480      	push	{r7}
 80131a8:	b083      	sub	sp, #12
 80131aa:	af00      	add	r7, sp, #0
 80131ac:	4603      	mov	r3, r0
 80131ae:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131b0:	bf00      	nop
 80131b2:	370c      	adds	r7, #12
 80131b4:	46bd      	mov	sp, r7
 80131b6:	bc80      	pop	{r7}
 80131b8:	4770      	bx	lr

080131ba <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80131ba:	b480      	push	{r7}
 80131bc:	b083      	sub	sp, #12
 80131be:	af00      	add	r7, sp, #0
 80131c0:	4603      	mov	r3, r0
 80131c2:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131c4:	bf00      	nop
 80131c6:	370c      	adds	r7, #12
 80131c8:	46bd      	mov	sp, r7
 80131ca:	bc80      	pop	{r7}
 80131cc:	4770      	bx	lr

080131ce <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80131ce:	b480      	push	{r7}
 80131d0:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80131d2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bc80      	pop	{r7}
 80131da:	4770      	bx	lr

080131dc <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80131dc:	b480      	push	{r7}
 80131de:	b083      	sub	sp, #12
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131e4:	bf00      	nop
 80131e6:	370c      	adds	r7, #12
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bc80      	pop	{r7}
 80131ec:	4770      	bx	lr

080131ee <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80131ee:	b480      	push	{r7}
 80131f0:	b083      	sub	sp, #12
 80131f2:	af00      	add	r7, sp, #0
 80131f4:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131f6:	bf00      	nop
 80131f8:	370c      	adds	r7, #12
 80131fa:	46bd      	mov	sp, r7
 80131fc:	bc80      	pop	{r7}
 80131fe:	4770      	bx	lr

08013200 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8013200:	b480      	push	{r7}
 8013202:	b083      	sub	sp, #12
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013208:	bf00      	nop
 801320a:	370c      	adds	r7, #12
 801320c:	46bd      	mov	sp, r7
 801320e:	bc80      	pop	{r7}
 8013210:	4770      	bx	lr

08013212 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8013212:	b480      	push	{r7}
 8013214:	b083      	sub	sp, #12
 8013216:	af00      	add	r7, sp, #0
 8013218:	6078      	str	r0, [r7, #4]
 801321a:	460b      	mov	r3, r1
 801321c:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 801321e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013220:	4618      	mov	r0, r3
 8013222:	370c      	adds	r7, #12
 8013224:	46bd      	mov	sp, r7
 8013226:	bc80      	pop	{r7}
 8013228:	4770      	bx	lr

0801322a <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 801322a:	b480      	push	{r7}
 801322c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801322e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013230:	4618      	mov	r0, r3
 8013232:	46bd      	mov	sp, r7
 8013234:	bc80      	pop	{r7}
 8013236:	4770      	bx	lr

08013238 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8013238:	b480      	push	{r7}
 801323a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801323c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801323e:	4618      	mov	r0, r3
 8013240:	46bd      	mov	sp, r7
 8013242:	bc80      	pop	{r7}
 8013244:	4770      	bx	lr

08013246 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8013246:	b480      	push	{r7}
 8013248:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801324a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801324c:	4618      	mov	r0, r3
 801324e:	46bd      	mov	sp, r7
 8013250:	bc80      	pop	{r7}
 8013252:	4770      	bx	lr

08013254 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8013254:	b480      	push	{r7}
 8013256:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013258:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801325a:	4618      	mov	r0, r3
 801325c:	46bd      	mov	sp, r7
 801325e:	bc80      	pop	{r7}
 8013260:	4770      	bx	lr

08013262 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013262:	b480      	push	{r7}
 8013264:	b083      	sub	sp, #12
 8013266:	af00      	add	r7, sp, #0
 8013268:	4603      	mov	r3, r0
 801326a:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801326c:	bf00      	nop
 801326e:	370c      	adds	r7, #12
 8013270:	46bd      	mov	sp, r7
 8013272:	bc80      	pop	{r7}
 8013274:	4770      	bx	lr

08013276 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013276:	b480      	push	{r7}
 8013278:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801327a:	bf00      	nop
 801327c:	46bd      	mov	sp, r7
 801327e:	bc80      	pop	{r7}
 8013280:	4770      	bx	lr

08013282 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8013282:	b480      	push	{r7}
 8013284:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013286:	bf00      	nop
 8013288:	46bd      	mov	sp, r7
 801328a:	bc80      	pop	{r7}
 801328c:	4770      	bx	lr

0801328e <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801328e:	b480      	push	{r7}
 8013290:	b083      	sub	sp, #12
 8013292:	af00      	add	r7, sp, #0
 8013294:	4603      	mov	r3, r0
 8013296:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013298:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801329a:	4618      	mov	r0, r3
 801329c:	370c      	adds	r7, #12
 801329e:	46bd      	mov	sp, r7
 80132a0:	bc80      	pop	{r7}
 80132a2:	4770      	bx	lr

080132a4 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80132a4:	b480      	push	{r7}
 80132a6:	b083      	sub	sp, #12
 80132a8:	af00      	add	r7, sp, #0
 80132aa:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80132ac:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132ae:	4618      	mov	r0, r3
 80132b0:	370c      	adds	r7, #12
 80132b2:	46bd      	mov	sp, r7
 80132b4:	bc80      	pop	{r7}
 80132b6:	4770      	bx	lr

080132b8 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80132b8:	b480      	push	{r7}
 80132ba:	b083      	sub	sp, #12
 80132bc:	af00      	add	r7, sp, #0
 80132be:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80132c0:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132c2:	4618      	mov	r0, r3
 80132c4:	370c      	adds	r7, #12
 80132c6:	46bd      	mov	sp, r7
 80132c8:	bc80      	pop	{r7}
 80132ca:	4770      	bx	lr

080132cc <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80132cc:	b480      	push	{r7}
 80132ce:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132d0:	bf00      	nop
 80132d2:	46bd      	mov	sp, r7
 80132d4:	bc80      	pop	{r7}
 80132d6:	4770      	bx	lr

080132d8 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80132d8:	b480      	push	{r7}
 80132da:	b083      	sub	sp, #12
 80132dc:	af00      	add	r7, sp, #0
 80132de:	4603      	mov	r3, r0
 80132e0:	6039      	str	r1, [r7, #0]
 80132e2:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80132e4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	370c      	adds	r7, #12
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bc80      	pop	{r7}
 80132ee:	4770      	bx	lr

080132f0 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80132f0:	b480      	push	{r7}
 80132f2:	b083      	sub	sp, #12
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	4603      	mov	r3, r0
 80132f8:	603a      	str	r2, [r7, #0]
 80132fa:	80fb      	strh	r3, [r7, #6]
 80132fc:	460b      	mov	r3, r1
 80132fe:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013300:	bf00      	nop
 8013302:	370c      	adds	r7, #12
 8013304:	46bd      	mov	sp, r7
 8013306:	bc80      	pop	{r7}
 8013308:	4770      	bx	lr

0801330a <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 801330a:	b480      	push	{r7}
 801330c:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801330e:	bf00      	nop
 8013310:	46bd      	mov	sp, r7
 8013312:	bc80      	pop	{r7}
 8013314:	4770      	bx	lr

08013316 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8013316:	b480      	push	{r7}
 8013318:	b083      	sub	sp, #12
 801331a:	af00      	add	r7, sp, #0
 801331c:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 801331e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013320:	4618      	mov	r0, r3
 8013322:	370c      	adds	r7, #12
 8013324:	46bd      	mov	sp, r7
 8013326:	bc80      	pop	{r7}
 8013328:	4770      	bx	lr

0801332a <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 801332a:	b480      	push	{r7}
 801332c:	b083      	sub	sp, #12
 801332e:	af00      	add	r7, sp, #0
 8013330:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8013332:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013334:	4618      	mov	r0, r3
 8013336:	370c      	adds	r7, #12
 8013338:	46bd      	mov	sp, r7
 801333a:	bc80      	pop	{r7}
 801333c:	4770      	bx	lr

0801333e <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801333e:	b480      	push	{r7}
 8013340:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013342:	bf00      	nop
 8013344:	46bd      	mov	sp, r7
 8013346:	bc80      	pop	{r7}
 8013348:	4770      	bx	lr

0801334a <LoRaMacClassBProcess>:
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}

void LoRaMacClassBProcess( void )
{
 801334a:	b480      	push	{r7}
 801334c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801334e:	bf00      	nop
 8013350:	46bd      	mov	sp, r7
 8013352:	bc80      	pop	{r7}
 8013354:	4770      	bx	lr

08013356 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8013356:	b480      	push	{r7}
 8013358:	b085      	sub	sp, #20
 801335a:	af00      	add	r7, sp, #0
 801335c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013362:	2300      	movs	r3, #0
 8013364:	81fb      	strh	r3, [r7, #14]
 8013366:	e00a      	b.n	801337e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8013368:	89fb      	ldrh	r3, [r7, #14]
 801336a:	68ba      	ldr	r2, [r7, #8]
 801336c:	4413      	add	r3, r2
 801336e:	781b      	ldrb	r3, [r3, #0]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d001      	beq.n	8013378 <IsSlotFree+0x22>
        {
            return false;
 8013374:	2300      	movs	r3, #0
 8013376:	e006      	b.n	8013386 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013378:	89fb      	ldrh	r3, [r7, #14]
 801337a:	3301      	adds	r3, #1
 801337c:	81fb      	strh	r3, [r7, #14]
 801337e:	89fb      	ldrh	r3, [r7, #14]
 8013380:	2b0f      	cmp	r3, #15
 8013382:	d9f1      	bls.n	8013368 <IsSlotFree+0x12>
        }
    }
    return true;
 8013384:	2301      	movs	r3, #1
}
 8013386:	4618      	mov	r0, r3
 8013388:	3714      	adds	r7, #20
 801338a:	46bd      	mov	sp, r7
 801338c:	bc80      	pop	{r7}
 801338e:	4770      	bx	lr

08013390 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b082      	sub	sp, #8
 8013394:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8013396:	2300      	movs	r3, #0
 8013398:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801339a:	e007      	b.n	80133ac <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 801339c:	79fb      	ldrb	r3, [r7, #7]
 801339e:	3301      	adds	r3, #1
 80133a0:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80133a2:	79fb      	ldrb	r3, [r7, #7]
 80133a4:	2b0f      	cmp	r3, #15
 80133a6:	d101      	bne.n	80133ac <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80133a8:	2300      	movs	r3, #0
 80133aa:	e012      	b.n	80133d2 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80133ac:	79fb      	ldrb	r3, [r7, #7]
 80133ae:	011b      	lsls	r3, r3, #4
 80133b0:	3308      	adds	r3, #8
 80133b2:	4a0a      	ldr	r2, [pc, #40]	; (80133dc <MallocNewMacCommandSlot+0x4c>)
 80133b4:	4413      	add	r3, r2
 80133b6:	4618      	mov	r0, r3
 80133b8:	f7ff ffcd 	bl	8013356 <IsSlotFree>
 80133bc:	4603      	mov	r3, r0
 80133be:	f083 0301 	eor.w	r3, r3, #1
 80133c2:	b2db      	uxtb	r3, r3
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d1e9      	bne.n	801339c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80133c8:	79fb      	ldrb	r3, [r7, #7]
 80133ca:	011b      	lsls	r3, r3, #4
 80133cc:	3308      	adds	r3, #8
 80133ce:	4a03      	ldr	r2, [pc, #12]	; (80133dc <MallocNewMacCommandSlot+0x4c>)
 80133d0:	4413      	add	r3, r2
}
 80133d2:	4618      	mov	r0, r3
 80133d4:	3708      	adds	r7, #8
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	20003b68 	.word	0x20003b68

080133e0 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b082      	sub	sp, #8
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	d101      	bne.n	80133f2 <FreeMacCommandSlot+0x12>
    {
        return false;
 80133ee:	2300      	movs	r3, #0
 80133f0:	e005      	b.n	80133fe <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80133f2:	2210      	movs	r2, #16
 80133f4:	2100      	movs	r1, #0
 80133f6:	6878      	ldr	r0, [r7, #4]
 80133f8:	f005 fd7e 	bl	8018ef8 <memset1>

    return true;
 80133fc:	2301      	movs	r3, #1
}
 80133fe:	4618      	mov	r0, r3
 8013400:	3708      	adds	r7, #8
 8013402:	46bd      	mov	sp, r7
 8013404:	bd80      	pop	{r7, pc}

08013406 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8013406:	b480      	push	{r7}
 8013408:	b083      	sub	sp, #12
 801340a:	af00      	add	r7, sp, #0
 801340c:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d101      	bne.n	8013418 <LinkedListInit+0x12>
    {
        return false;
 8013414:	2300      	movs	r3, #0
 8013416:	e006      	b.n	8013426 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	2200      	movs	r2, #0
 801341c:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2200      	movs	r2, #0
 8013422:	605a      	str	r2, [r3, #4]

    return true;
 8013424:	2301      	movs	r3, #1
}
 8013426:	4618      	mov	r0, r3
 8013428:	370c      	adds	r7, #12
 801342a:	46bd      	mov	sp, r7
 801342c:	bc80      	pop	{r7}
 801342e:	4770      	bx	lr

08013430 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8013430:	b480      	push	{r7}
 8013432:	b083      	sub	sp, #12
 8013434:	af00      	add	r7, sp, #0
 8013436:	6078      	str	r0, [r7, #4]
 8013438:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d002      	beq.n	8013446 <LinkedListAdd+0x16>
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d101      	bne.n	801344a <LinkedListAdd+0x1a>
    {
        return false;
 8013446:	2300      	movs	r3, #0
 8013448:	e015      	b.n	8013476 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d102      	bne.n	8013458 <LinkedListAdd+0x28>
    {
        list->First = element;
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	683a      	ldr	r2, [r7, #0]
 8013456:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	685b      	ldr	r3, [r3, #4]
 801345c:	2b00      	cmp	r3, #0
 801345e:	d003      	beq.n	8013468 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	685b      	ldr	r3, [r3, #4]
 8013464:	683a      	ldr	r2, [r7, #0]
 8013466:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8013468:	683b      	ldr	r3, [r7, #0]
 801346a:	2200      	movs	r2, #0
 801346c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	683a      	ldr	r2, [r7, #0]
 8013472:	605a      	str	r2, [r3, #4]

    return true;
 8013474:	2301      	movs	r3, #1
}
 8013476:	4618      	mov	r0, r3
 8013478:	370c      	adds	r7, #12
 801347a:	46bd      	mov	sp, r7
 801347c:	bc80      	pop	{r7}
 801347e:	4770      	bx	lr

08013480 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013480:	b480      	push	{r7}
 8013482:	b085      	sub	sp, #20
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d002      	beq.n	8013496 <LinkedListGetPrevious+0x16>
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d101      	bne.n	801349a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8013496:	2300      	movs	r3, #0
 8013498:	e016      	b.n	80134c8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80134a0:	683a      	ldr	r2, [r7, #0]
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	429a      	cmp	r2, r3
 80134a6:	d00c      	beq.n	80134c2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80134a8:	e002      	b.n	80134b0 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d007      	beq.n	80134c6 <LinkedListGetPrevious+0x46>
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	683a      	ldr	r2, [r7, #0]
 80134bc:	429a      	cmp	r2, r3
 80134be:	d1f4      	bne.n	80134aa <LinkedListGetPrevious+0x2a>
 80134c0:	e001      	b.n	80134c6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80134c2:	2300      	movs	r3, #0
 80134c4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80134c6:	68fb      	ldr	r3, [r7, #12]
}
 80134c8:	4618      	mov	r0, r3
 80134ca:	3714      	adds	r7, #20
 80134cc:	46bd      	mov	sp, r7
 80134ce:	bc80      	pop	{r7}
 80134d0:	4770      	bx	lr

080134d2 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80134d2:	b580      	push	{r7, lr}
 80134d4:	b084      	sub	sp, #16
 80134d6:	af00      	add	r7, sp, #0
 80134d8:	6078      	str	r0, [r7, #4]
 80134da:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d002      	beq.n	80134e8 <LinkedListRemove+0x16>
 80134e2:	683b      	ldr	r3, [r7, #0]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d101      	bne.n	80134ec <LinkedListRemove+0x1a>
    {
        return false;
 80134e8:	2300      	movs	r3, #0
 80134ea:	e020      	b.n	801352e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80134ec:	6839      	ldr	r1, [r7, #0]
 80134ee:	6878      	ldr	r0, [r7, #4]
 80134f0:	f7ff ffc6 	bl	8013480 <LinkedListGetPrevious>
 80134f4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	683a      	ldr	r2, [r7, #0]
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d103      	bne.n	8013508 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	681a      	ldr	r2, [r3, #0]
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	685b      	ldr	r3, [r3, #4]
 801350c:	683a      	ldr	r2, [r7, #0]
 801350e:	429a      	cmp	r2, r3
 8013510:	d102      	bne.n	8013518 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	68fa      	ldr	r2, [r7, #12]
 8013516:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	2b00      	cmp	r3, #0
 801351c:	d003      	beq.n	8013526 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801351e:	683b      	ldr	r3, [r7, #0]
 8013520:	681a      	ldr	r2, [r3, #0]
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8013526:	683b      	ldr	r3, [r7, #0]
 8013528:	2200      	movs	r2, #0
 801352a:	601a      	str	r2, [r3, #0]

    return true;
 801352c:	2301      	movs	r3, #1
}
 801352e:	4618      	mov	r0, r3
 8013530:	3710      	adds	r7, #16
 8013532:	46bd      	mov	sp, r7
 8013534:	bd80      	pop	{r7, pc}

08013536 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013536:	b480      	push	{r7}
 8013538:	b083      	sub	sp, #12
 801353a:	af00      	add	r7, sp, #0
 801353c:	4603      	mov	r3, r0
 801353e:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8013540:	79fb      	ldrb	r3, [r7, #7]
 8013542:	2b05      	cmp	r3, #5
 8013544:	d004      	beq.n	8013550 <IsSticky+0x1a>
 8013546:	2b05      	cmp	r3, #5
 8013548:	db04      	blt.n	8013554 <IsSticky+0x1e>
 801354a:	3b08      	subs	r3, #8
 801354c:	2b02      	cmp	r3, #2
 801354e:	d801      	bhi.n	8013554 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8013550:	2301      	movs	r3, #1
 8013552:	e000      	b.n	8013556 <IsSticky+0x20>
        default:
            return false;
 8013554:	2300      	movs	r3, #0
    }
}
 8013556:	4618      	mov	r0, r3
 8013558:	370c      	adds	r7, #12
 801355a:	46bd      	mov	sp, r7
 801355c:	bc80      	pop	{r7}
 801355e:	4770      	bx	lr

08013560 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8013560:	b580      	push	{r7, lr}
 8013562:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013564:	22fc      	movs	r2, #252	; 0xfc
 8013566:	2100      	movs	r1, #0
 8013568:	4804      	ldr	r0, [pc, #16]	; (801357c <LoRaMacCommandsInit+0x1c>)
 801356a:	f005 fcc5 	bl	8018ef8 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 801356e:	4803      	ldr	r0, [pc, #12]	; (801357c <LoRaMacCommandsInit+0x1c>)
 8013570:	f7ff ff49 	bl	8013406 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013574:	2300      	movs	r3, #0
}
 8013576:	4618      	mov	r0, r3
 8013578:	bd80      	pop	{r7, pc}
 801357a:	bf00      	nop
 801357c:	20003b68 	.word	0x20003b68

08013580 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8013580:	b580      	push	{r7, lr}
 8013582:	b086      	sub	sp, #24
 8013584:	af00      	add	r7, sp, #0
 8013586:	4603      	mov	r3, r0
 8013588:	60b9      	str	r1, [r7, #8]
 801358a:	607a      	str	r2, [r7, #4]
 801358c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801358e:	68bb      	ldr	r3, [r7, #8]
 8013590:	2b00      	cmp	r3, #0
 8013592:	d101      	bne.n	8013598 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013594:	2301      	movs	r3, #1
 8013596:	e033      	b.n	8013600 <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013598:	f7ff fefa 	bl	8013390 <MallocNewMacCommandSlot>
 801359c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801359e:	697b      	ldr	r3, [r7, #20]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d101      	bne.n	80135a8 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80135a4:	2302      	movs	r3, #2
 80135a6:	e02b      	b.n	8013600 <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 80135a8:	6979      	ldr	r1, [r7, #20]
 80135aa:	4817      	ldr	r0, [pc, #92]	; (8013608 <LoRaMacCommandsAddCmd+0x88>)
 80135ac:	f7ff ff40 	bl	8013430 <LinkedListAdd>
 80135b0:	4603      	mov	r3, r0
 80135b2:	f083 0301 	eor.w	r3, r3, #1
 80135b6:	b2db      	uxtb	r3, r3
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d001      	beq.n	80135c0 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 80135bc:	2305      	movs	r3, #5
 80135be:	e01f      	b.n	8013600 <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 80135c0:	697b      	ldr	r3, [r7, #20]
 80135c2:	7bfa      	ldrb	r2, [r7, #15]
 80135c4:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 80135c6:	697b      	ldr	r3, [r7, #20]
 80135c8:	687a      	ldr	r2, [r7, #4]
 80135ca:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 80135cc:	697b      	ldr	r3, [r7, #20]
 80135ce:	3305      	adds	r3, #5
 80135d0:	687a      	ldr	r2, [r7, #4]
 80135d2:	b292      	uxth	r2, r2
 80135d4:	68b9      	ldr	r1, [r7, #8]
 80135d6:	4618      	mov	r0, r3
 80135d8:	f005 fc53 	bl	8018e82 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 80135dc:	7bfb      	ldrb	r3, [r7, #15]
 80135de:	4618      	mov	r0, r3
 80135e0:	f7ff ffa9 	bl	8013536 <IsSticky>
 80135e4:	4603      	mov	r3, r0
 80135e6:	461a      	mov	r2, r3
 80135e8:	697b      	ldr	r3, [r7, #20]
 80135ea:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80135ec:	4b06      	ldr	r3, [pc, #24]	; (8013608 <LoRaMacCommandsAddCmd+0x88>)
 80135ee:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	4413      	add	r3, r2
 80135f6:	3301      	adds	r3, #1
 80135f8:	4a03      	ldr	r2, [pc, #12]	; (8013608 <LoRaMacCommandsAddCmd+0x88>)
 80135fa:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 80135fe:	2300      	movs	r3, #0
}
 8013600:	4618      	mov	r0, r3
 8013602:	3718      	adds	r7, #24
 8013604:	46bd      	mov	sp, r7
 8013606:	bd80      	pop	{r7, pc}
 8013608:	20003b68 	.word	0x20003b68

0801360c <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 801360c:	b580      	push	{r7, lr}
 801360e:	b082      	sub	sp, #8
 8013610:	af00      	add	r7, sp, #0
 8013612:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d101      	bne.n	801361e <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801361a:	2301      	movs	r3, #1
 801361c:	e021      	b.n	8013662 <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 801361e:	6879      	ldr	r1, [r7, #4]
 8013620:	4812      	ldr	r0, [pc, #72]	; (801366c <LoRaMacCommandsRemoveCmd+0x60>)
 8013622:	f7ff ff56 	bl	80134d2 <LinkedListRemove>
 8013626:	4603      	mov	r3, r0
 8013628:	f083 0301 	eor.w	r3, r3, #1
 801362c:	b2db      	uxtb	r3, r3
 801362e:	2b00      	cmp	r3, #0
 8013630:	d001      	beq.n	8013636 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013632:	2303      	movs	r3, #3
 8013634:	e015      	b.n	8013662 <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8013636:	4b0d      	ldr	r3, [pc, #52]	; (801366c <LoRaMacCommandsRemoveCmd+0x60>)
 8013638:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	689b      	ldr	r3, [r3, #8]
 8013640:	1ad3      	subs	r3, r2, r3
 8013642:	3b01      	subs	r3, #1
 8013644:	4a09      	ldr	r2, [pc, #36]	; (801366c <LoRaMacCommandsRemoveCmd+0x60>)
 8013646:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801364a:	6878      	ldr	r0, [r7, #4]
 801364c:	f7ff fec8 	bl	80133e0 <FreeMacCommandSlot>
 8013650:	4603      	mov	r3, r0
 8013652:	f083 0301 	eor.w	r3, r3, #1
 8013656:	b2db      	uxtb	r3, r3
 8013658:	2b00      	cmp	r3, #0
 801365a:	d001      	beq.n	8013660 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 801365c:	2305      	movs	r3, #5
 801365e:	e000      	b.n	8013662 <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013660:	2300      	movs	r3, #0
}
 8013662:	4618      	mov	r0, r3
 8013664:	3708      	adds	r7, #8
 8013666:	46bd      	mov	sp, r7
 8013668:	bd80      	pop	{r7, pc}
 801366a:	bf00      	nop
 801366c:	20003b68 	.word	0x20003b68

08013670 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8013670:	b580      	push	{r7, lr}
 8013672:	b082      	sub	sp, #8
 8013674:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013676:	4b0f      	ldr	r3, [pc, #60]	; (80136b4 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801367c:	e012      	b.n	80136a4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	7b1b      	ldrb	r3, [r3, #12]
 8013682:	f083 0301 	eor.w	r3, r3, #1
 8013686:	b2db      	uxtb	r3, r3
 8013688:	2b00      	cmp	r3, #0
 801368a:	d008      	beq.n	801369e <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8013692:	6878      	ldr	r0, [r7, #4]
 8013694:	f7ff ffba 	bl	801360c <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8013698:	683b      	ldr	r3, [r7, #0]
 801369a:	607b      	str	r3, [r7, #4]
 801369c:	e002      	b.n	80136a4 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d1e9      	bne.n	801367e <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80136aa:	2300      	movs	r3, #0
}
 80136ac:	4618      	mov	r0, r3
 80136ae:	3708      	adds	r7, #8
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bd80      	pop	{r7, pc}
 80136b4:	20003b68 	.word	0x20003b68

080136b8 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80136b8:	b580      	push	{r7, lr}
 80136ba:	b082      	sub	sp, #8
 80136bc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80136be:	4b0e      	ldr	r3, [pc, #56]	; (80136f8 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80136c4:	e00f      	b.n	80136e6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	791b      	ldrb	r3, [r3, #4]
 80136d0:	4618      	mov	r0, r3
 80136d2:	f7ff ff30 	bl	8013536 <IsSticky>
 80136d6:	4603      	mov	r3, r0
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d002      	beq.n	80136e2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80136dc:	6878      	ldr	r0, [r7, #4]
 80136de:	f7ff ff95 	bl	801360c <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d1ec      	bne.n	80136c6 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80136ec:	2300      	movs	r3, #0
}
 80136ee:	4618      	mov	r0, r3
 80136f0:	3708      	adds	r7, #8
 80136f2:	46bd      	mov	sp, r7
 80136f4:	bd80      	pop	{r7, pc}
 80136f6:	bf00      	nop
 80136f8:	20003b68 	.word	0x20003b68

080136fc <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80136fc:	b480      	push	{r7}
 80136fe:	b083      	sub	sp, #12
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2b00      	cmp	r3, #0
 8013708:	d101      	bne.n	801370e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801370a:	2301      	movs	r3, #1
 801370c:	e005      	b.n	801371a <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 801370e:	4b05      	ldr	r3, [pc, #20]	; (8013724 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8013710:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013718:	2300      	movs	r3, #0
}
 801371a:	4618      	mov	r0, r3
 801371c:	370c      	adds	r7, #12
 801371e:	46bd      	mov	sp, r7
 8013720:	bc80      	pop	{r7}
 8013722:	4770      	bx	lr
 8013724:	20003b68 	.word	0x20003b68

08013728 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b088      	sub	sp, #32
 801372c:	af00      	add	r7, sp, #0
 801372e:	60f8      	str	r0, [r7, #12]
 8013730:	60b9      	str	r1, [r7, #8]
 8013732:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8013734:	4b25      	ldr	r3, [pc, #148]	; (80137cc <LoRaMacCommandsSerializeCmds+0xa4>)
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801373a:	2300      	movs	r3, #0
 801373c:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d002      	beq.n	801374a <LoRaMacCommandsSerializeCmds+0x22>
 8013744:	68bb      	ldr	r3, [r7, #8]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d126      	bne.n	8013798 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801374a:	2301      	movs	r3, #1
 801374c:	e039      	b.n	80137c2 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801374e:	7efb      	ldrb	r3, [r7, #27]
 8013750:	68fa      	ldr	r2, [r7, #12]
 8013752:	1ad2      	subs	r2, r2, r3
 8013754:	69fb      	ldr	r3, [r7, #28]
 8013756:	689b      	ldr	r3, [r3, #8]
 8013758:	3301      	adds	r3, #1
 801375a:	429a      	cmp	r2, r3
 801375c:	d320      	bcc.n	80137a0 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801375e:	7efb      	ldrb	r3, [r7, #27]
 8013760:	1c5a      	adds	r2, r3, #1
 8013762:	76fa      	strb	r2, [r7, #27]
 8013764:	461a      	mov	r2, r3
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	4413      	add	r3, r2
 801376a:	69fa      	ldr	r2, [r7, #28]
 801376c:	7912      	ldrb	r2, [r2, #4]
 801376e:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8013770:	7efb      	ldrb	r3, [r7, #27]
 8013772:	687a      	ldr	r2, [r7, #4]
 8013774:	18d0      	adds	r0, r2, r3
 8013776:	69fb      	ldr	r3, [r7, #28]
 8013778:	1d59      	adds	r1, r3, #5
 801377a:	69fb      	ldr	r3, [r7, #28]
 801377c:	689b      	ldr	r3, [r3, #8]
 801377e:	b29b      	uxth	r3, r3
 8013780:	461a      	mov	r2, r3
 8013782:	f005 fb7e 	bl	8018e82 <memcpy1>
            itr += curElement->PayloadSize;
 8013786:	69fb      	ldr	r3, [r7, #28]
 8013788:	689b      	ldr	r3, [r3, #8]
 801378a:	b2da      	uxtb	r2, r3
 801378c:	7efb      	ldrb	r3, [r7, #27]
 801378e:	4413      	add	r3, r2
 8013790:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8013792:	69fb      	ldr	r3, [r7, #28]
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013798:	69fb      	ldr	r3, [r7, #28]
 801379a:	2b00      	cmp	r3, #0
 801379c:	d1d7      	bne.n	801374e <LoRaMacCommandsSerializeCmds+0x26>
 801379e:	e009      	b.n	80137b4 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80137a0:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80137a2:	e007      	b.n	80137b4 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80137a4:	69fb      	ldr	r3, [r7, #28]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80137aa:	69f8      	ldr	r0, [r7, #28]
 80137ac:	f7ff ff2e 	bl	801360c <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80137b0:	697b      	ldr	r3, [r7, #20]
 80137b2:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80137b4:	69fb      	ldr	r3, [r7, #28]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d1f4      	bne.n	80137a4 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80137ba:	68b8      	ldr	r0, [r7, #8]
 80137bc:	f7ff ff9e 	bl	80136fc <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80137c0:	2300      	movs	r3, #0
}
 80137c2:	4618      	mov	r0, r3
 80137c4:	3720      	adds	r7, #32
 80137c6:	46bd      	mov	sp, r7
 80137c8:	bd80      	pop	{r7, pc}
 80137ca:	bf00      	nop
 80137cc:	20003b68 	.word	0x20003b68

080137d0 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80137d0:	b480      	push	{r7}
 80137d2:	b085      	sub	sp, #20
 80137d4:	af00      	add	r7, sp, #0
 80137d6:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d101      	bne.n	80137e2 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80137de:	2301      	movs	r3, #1
 80137e0:	e016      	b.n	8013810 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 80137e2:	4b0e      	ldr	r3, [pc, #56]	; (801381c <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80137e4:	681b      	ldr	r3, [r3, #0]
 80137e6:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	2200      	movs	r2, #0
 80137ec:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80137ee:	e00b      	b.n	8013808 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	7b1b      	ldrb	r3, [r3, #12]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d004      	beq.n	8013802 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	2201      	movs	r2, #1
 80137fc:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80137fe:	2300      	movs	r3, #0
 8013800:	e006      	b.n	8013810 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d1f0      	bne.n	80137f0 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801380e:	2300      	movs	r3, #0
}
 8013810:	4618      	mov	r0, r3
 8013812:	3714      	adds	r7, #20
 8013814:	46bd      	mov	sp, r7
 8013816:	bc80      	pop	{r7}
 8013818:	4770      	bx	lr
 801381a:	bf00      	nop
 801381c:	20003b68 	.word	0x20003b68

08013820 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8013820:	b480      	push	{r7}
 8013822:	b085      	sub	sp, #20
 8013824:	af00      	add	r7, sp, #0
 8013826:	4603      	mov	r3, r0
 8013828:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801382a:	2300      	movs	r3, #0
 801382c:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801382e:	79fb      	ldrb	r3, [r7, #7]
 8013830:	3b02      	subs	r3, #2
 8013832:	2b11      	cmp	r3, #17
 8013834:	d850      	bhi.n	80138d8 <LoRaMacCommandsGetCmdSize+0xb8>
 8013836:	a201      	add	r2, pc, #4	; (adr r2, 801383c <LoRaMacCommandsGetCmdSize+0x1c>)
 8013838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801383c:	08013885 	.word	0x08013885
 8013840:	0801388b 	.word	0x0801388b
 8013844:	08013891 	.word	0x08013891
 8013848:	08013897 	.word	0x08013897
 801384c:	0801389d 	.word	0x0801389d
 8013850:	080138a3 	.word	0x080138a3
 8013854:	080138a9 	.word	0x080138a9
 8013858:	080138af 	.word	0x080138af
 801385c:	080138b5 	.word	0x080138b5
 8013860:	080138d9 	.word	0x080138d9
 8013864:	080138d9 	.word	0x080138d9
 8013868:	080138bb 	.word	0x080138bb
 801386c:	080138d9 	.word	0x080138d9
 8013870:	080138d9 	.word	0x080138d9
 8013874:	080138c1 	.word	0x080138c1
 8013878:	080138c7 	.word	0x080138c7
 801387c:	080138cd 	.word	0x080138cd
 8013880:	080138d3 	.word	0x080138d3
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013884:	2303      	movs	r3, #3
 8013886:	73fb      	strb	r3, [r7, #15]
            break;
 8013888:	e027      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801388a:	2305      	movs	r3, #5
 801388c:	73fb      	strb	r3, [r7, #15]
            break;
 801388e:	e024      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8013890:	2302      	movs	r3, #2
 8013892:	73fb      	strb	r3, [r7, #15]
            break;
 8013894:	e021      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8013896:	2305      	movs	r3, #5
 8013898:	73fb      	strb	r3, [r7, #15]
            break;
 801389a:	e01e      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 801389c:	2301      	movs	r3, #1
 801389e:	73fb      	strb	r3, [r7, #15]
            break;
 80138a0:	e01b      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80138a2:	2306      	movs	r3, #6
 80138a4:	73fb      	strb	r3, [r7, #15]
            break;
 80138a6:	e018      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80138a8:	2302      	movs	r3, #2
 80138aa:	73fb      	strb	r3, [r7, #15]
            break;
 80138ac:	e015      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80138ae:	2302      	movs	r3, #2
 80138b0:	73fb      	strb	r3, [r7, #15]
            break;
 80138b2:	e012      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80138b4:	2305      	movs	r3, #5
 80138b6:	73fb      	strb	r3, [r7, #15]
            break;
 80138b8:	e00f      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80138ba:	2306      	movs	r3, #6
 80138bc:	73fb      	strb	r3, [r7, #15]
            break;
 80138be:	e00c      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80138c0:	2301      	movs	r3, #1
 80138c2:	73fb      	strb	r3, [r7, #15]
            break;
 80138c4:	e009      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80138c6:	2305      	movs	r3, #5
 80138c8:	73fb      	strb	r3, [r7, #15]
            break;
 80138ca:	e006      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80138cc:	2304      	movs	r3, #4
 80138ce:	73fb      	strb	r3, [r7, #15]
            break;
 80138d0:	e003      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80138d2:	2304      	movs	r3, #4
 80138d4:	73fb      	strb	r3, [r7, #15]
            break;
 80138d6:	e000      	b.n	80138da <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80138d8:	bf00      	nop
        }
    }
    return cidSize;
 80138da:	7bfb      	ldrb	r3, [r7, #15]
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3714      	adds	r7, #20
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bc80      	pop	{r7}
 80138e4:	4770      	bx	lr
 80138e6:	bf00      	nop

080138e8 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80138e8:	b480      	push	{r7}
 80138ea:	b083      	sub	sp, #12
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	4a07      	ldr	r2, [pc, #28]	; (8013910 <IncreaseBufferPointer+0x28>)
 80138f4:	4293      	cmp	r3, r2
 80138f6:	d102      	bne.n	80138fe <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80138f8:	4b06      	ldr	r3, [pc, #24]	; (8013914 <IncreaseBufferPointer+0x2c>)
 80138fa:	607b      	str	r3, [r7, #4]
 80138fc:	e002      	b.n	8013904 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	3304      	adds	r3, #4
 8013902:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8013904:	687b      	ldr	r3, [r7, #4]
}
 8013906:	4618      	mov	r0, r3
 8013908:	370c      	adds	r7, #12
 801390a:	46bd      	mov	sp, r7
 801390c:	bc80      	pop	{r7}
 801390e:	4770      	bx	lr
 8013910:	20003c80 	.word	0x20003c80
 8013914:	20003c70 	.word	0x20003c70

08013918 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013918:	b480      	push	{r7}
 801391a:	b083      	sub	sp, #12
 801391c:	af00      	add	r7, sp, #0
 801391e:	4603      	mov	r3, r0
 8013920:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8013922:	79fb      	ldrb	r3, [r7, #7]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d101      	bne.n	801392c <IsListEmpty+0x14>
    {
        return true;
 8013928:	2301      	movs	r3, #1
 801392a:	e000      	b.n	801392e <IsListEmpty+0x16>
    }
    return false;
 801392c:	2300      	movs	r3, #0
}
 801392e:	4618      	mov	r0, r3
 8013930:	370c      	adds	r7, #12
 8013932:	46bd      	mov	sp, r7
 8013934:	bc80      	pop	{r7}
 8013936:	4770      	bx	lr

08013938 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013938:	b480      	push	{r7}
 801393a:	b083      	sub	sp, #12
 801393c:	af00      	add	r7, sp, #0
 801393e:	4603      	mov	r3, r0
 8013940:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8013942:	79fb      	ldrb	r3, [r7, #7]
 8013944:	2b04      	cmp	r3, #4
 8013946:	d901      	bls.n	801394c <IsListFull+0x14>
    {
        return true;
 8013948:	2301      	movs	r3, #1
 801394a:	e000      	b.n	801394e <IsListFull+0x16>
    }
    return false;
 801394c:	2300      	movs	r3, #0
}
 801394e:	4618      	mov	r0, r3
 8013950:	370c      	adds	r7, #12
 8013952:	46bd      	mov	sp, r7
 8013954:	bc80      	pop	{r7}
 8013956:	4770      	bx	lr

08013958 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b086      	sub	sp, #24
 801395c:	af00      	add	r7, sp, #0
 801395e:	4603      	mov	r3, r0
 8013960:	60b9      	str	r1, [r7, #8]
 8013962:	607a      	str	r2, [r7, #4]
 8013964:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013966:	68bb      	ldr	r3, [r7, #8]
 8013968:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 801396a:	4b13      	ldr	r3, [pc, #76]	; (80139b8 <GetElement+0x60>)
 801396c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013970:	4618      	mov	r0, r3
 8013972:	f7ff ffd1 	bl	8013918 <IsListEmpty>
 8013976:	4603      	mov	r3, r0
 8013978:	2b00      	cmp	r3, #0
 801397a:	d001      	beq.n	8013980 <GetElement+0x28>
    {
        return NULL;
 801397c:	2300      	movs	r3, #0
 801397e:	e017      	b.n	80139b0 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013980:	2300      	movs	r3, #0
 8013982:	74fb      	strb	r3, [r7, #19]
 8013984:	e00d      	b.n	80139a2 <GetElement+0x4a>
    {
        if( element->Request == request )
 8013986:	697b      	ldr	r3, [r7, #20]
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	7bfa      	ldrb	r2, [r7, #15]
 801398c:	429a      	cmp	r2, r3
 801398e:	d101      	bne.n	8013994 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8013990:	697b      	ldr	r3, [r7, #20]
 8013992:	e00d      	b.n	80139b0 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013994:	6978      	ldr	r0, [r7, #20]
 8013996:	f7ff ffa7 	bl	80138e8 <IncreaseBufferPointer>
 801399a:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 801399c:	7cfb      	ldrb	r3, [r7, #19]
 801399e:	3301      	adds	r3, #1
 80139a0:	74fb      	strb	r3, [r7, #19]
 80139a2:	4b05      	ldr	r3, [pc, #20]	; (80139b8 <GetElement+0x60>)
 80139a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80139a8:	7cfa      	ldrb	r2, [r7, #19]
 80139aa:	429a      	cmp	r2, r3
 80139ac:	d3eb      	bcc.n	8013986 <GetElement+0x2e>
    }

    return NULL;
 80139ae:	2300      	movs	r3, #0
}
 80139b0:	4618      	mov	r0, r3
 80139b2:	3718      	adds	r7, #24
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}
 80139b8:	20003c64 	.word	0x20003c64

080139bc <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80139c4:	4a0c      	ldr	r2, [pc, #48]	; (80139f8 <LoRaMacConfirmQueueInit+0x3c>)
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80139ca:	4b0b      	ldr	r3, [pc, #44]	; (80139f8 <LoRaMacConfirmQueueInit+0x3c>)
 80139cc:	2200      	movs	r2, #0
 80139ce:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80139d2:	4b09      	ldr	r3, [pc, #36]	; (80139f8 <LoRaMacConfirmQueueInit+0x3c>)
 80139d4:	4a09      	ldr	r2, [pc, #36]	; (80139fc <LoRaMacConfirmQueueInit+0x40>)
 80139d6:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80139d8:	4b07      	ldr	r3, [pc, #28]	; (80139f8 <LoRaMacConfirmQueueInit+0x3c>)
 80139da:	4a08      	ldr	r2, [pc, #32]	; (80139fc <LoRaMacConfirmQueueInit+0x40>)
 80139dc:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80139de:	2214      	movs	r2, #20
 80139e0:	21ff      	movs	r1, #255	; 0xff
 80139e2:	4806      	ldr	r0, [pc, #24]	; (80139fc <LoRaMacConfirmQueueInit+0x40>)
 80139e4:	f005 fa88 	bl	8018ef8 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80139e8:	4b03      	ldr	r3, [pc, #12]	; (80139f8 <LoRaMacConfirmQueueInit+0x3c>)
 80139ea:	2201      	movs	r2, #1
 80139ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80139f0:	bf00      	nop
 80139f2:	3708      	adds	r7, #8
 80139f4:	46bd      	mov	sp, r7
 80139f6:	bd80      	pop	{r7, pc}
 80139f8:	20003c64 	.word	0x20003c64
 80139fc:	20003c70 	.word	0x20003c70

08013a00 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b082      	sub	sp, #8
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013a08:	4b19      	ldr	r3, [pc, #100]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a0e:	4618      	mov	r0, r3
 8013a10:	f7ff ff92 	bl	8013938 <IsListFull>
 8013a14:	4603      	mov	r3, r0
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d001      	beq.n	8013a1e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013a1a:	2300      	movs	r3, #0
 8013a1c:	e023      	b.n	8013a66 <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8013a1e:	4b14      	ldr	r3, [pc, #80]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a20:	689b      	ldr	r3, [r3, #8]
 8013a22:	687a      	ldr	r2, [r7, #4]
 8013a24:	7812      	ldrb	r2, [r2, #0]
 8013a26:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013a28:	4b11      	ldr	r3, [pc, #68]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a2a:	689b      	ldr	r3, [r3, #8]
 8013a2c:	687a      	ldr	r2, [r7, #4]
 8013a2e:	7852      	ldrb	r2, [r2, #1]
 8013a30:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8013a32:	4b0f      	ldr	r3, [pc, #60]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a34:	689b      	ldr	r3, [r3, #8]
 8013a36:	687a      	ldr	r2, [r7, #4]
 8013a38:	78d2      	ldrb	r2, [r2, #3]
 8013a3a:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8013a3c:	4b0c      	ldr	r3, [pc, #48]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a3e:	689b      	ldr	r3, [r3, #8]
 8013a40:	2200      	movs	r2, #0
 8013a42:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013a44:	4b0a      	ldr	r3, [pc, #40]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a4a:	3301      	adds	r3, #1
 8013a4c:	b2da      	uxtb	r2, r3
 8013a4e:	4b08      	ldr	r3, [pc, #32]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a50:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013a54:	4b06      	ldr	r3, [pc, #24]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a56:	689b      	ldr	r3, [r3, #8]
 8013a58:	4618      	mov	r0, r3
 8013a5a:	f7ff ff45 	bl	80138e8 <IncreaseBufferPointer>
 8013a5e:	4603      	mov	r3, r0
 8013a60:	4a03      	ldr	r2, [pc, #12]	; (8013a70 <LoRaMacConfirmQueueAdd+0x70>)
 8013a62:	6093      	str	r3, [r2, #8]

    return true;
 8013a64:	2301      	movs	r3, #1
}
 8013a66:	4618      	mov	r0, r3
 8013a68:	3708      	adds	r7, #8
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	bd80      	pop	{r7, pc}
 8013a6e:	bf00      	nop
 8013a70:	20003c64 	.word	0x20003c64

08013a74 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013a78:	4b0e      	ldr	r3, [pc, #56]	; (8013ab4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013a7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a7e:	4618      	mov	r0, r3
 8013a80:	f7ff ff4a 	bl	8013918 <IsListEmpty>
 8013a84:	4603      	mov	r3, r0
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d001      	beq.n	8013a8e <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013a8a:	2300      	movs	r3, #0
 8013a8c:	e010      	b.n	8013ab0 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8013a8e:	4b09      	ldr	r3, [pc, #36]	; (8013ab4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a94:	3b01      	subs	r3, #1
 8013a96:	b2da      	uxtb	r2, r3
 8013a98:	4b06      	ldr	r3, [pc, #24]	; (8013ab4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013a9a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8013a9e:	4b05      	ldr	r3, [pc, #20]	; (8013ab4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013aa0:	685b      	ldr	r3, [r3, #4]
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	f7ff ff20 	bl	80138e8 <IncreaseBufferPointer>
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	4a02      	ldr	r2, [pc, #8]	; (8013ab4 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013aac:	6053      	str	r3, [r2, #4]

    return true;
 8013aae:	2301      	movs	r3, #1
}
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	bd80      	pop	{r7, pc}
 8013ab4:	20003c64 	.word	0x20003c64

08013ab8 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013ab8:	b580      	push	{r7, lr}
 8013aba:	b084      	sub	sp, #16
 8013abc:	af00      	add	r7, sp, #0
 8013abe:	4603      	mov	r3, r0
 8013ac0:	460a      	mov	r2, r1
 8013ac2:	71fb      	strb	r3, [r7, #7]
 8013ac4:	4613      	mov	r3, r2
 8013ac6:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013ac8:	2300      	movs	r3, #0
 8013aca:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013acc:	4b10      	ldr	r3, [pc, #64]	; (8013b10 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013ace:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	f7ff ff20 	bl	8013918 <IsListEmpty>
 8013ad8:	4603      	mov	r3, r0
 8013ada:	f083 0301 	eor.w	r3, r3, #1
 8013ade:	b2db      	uxtb	r3, r3
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d011      	beq.n	8013b08 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013ae4:	4b0a      	ldr	r3, [pc, #40]	; (8013b10 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013ae6:	6859      	ldr	r1, [r3, #4]
 8013ae8:	4b09      	ldr	r3, [pc, #36]	; (8013b10 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013aea:	689a      	ldr	r2, [r3, #8]
 8013aec:	79bb      	ldrb	r3, [r7, #6]
 8013aee:	4618      	mov	r0, r3
 8013af0:	f7ff ff32 	bl	8013958 <GetElement>
 8013af4:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d005      	beq.n	8013b08 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	79fa      	ldrb	r2, [r7, #7]
 8013b00:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	2201      	movs	r2, #1
 8013b06:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8013b08:	bf00      	nop
 8013b0a:	3710      	adds	r7, #16
 8013b0c:	46bd      	mov	sp, r7
 8013b0e:	bd80      	pop	{r7, pc}
 8013b10:	20003c64 	.word	0x20003c64

08013b14 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8013b14:	b580      	push	{r7, lr}
 8013b16:	b084      	sub	sp, #16
 8013b18:	af00      	add	r7, sp, #0
 8013b1a:	4603      	mov	r3, r0
 8013b1c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8013b1e:	2300      	movs	r3, #0
 8013b20:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013b22:	4b10      	ldr	r3, [pc, #64]	; (8013b64 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b28:	4618      	mov	r0, r3
 8013b2a:	f7ff fef5 	bl	8013918 <IsListEmpty>
 8013b2e:	4603      	mov	r3, r0
 8013b30:	f083 0301 	eor.w	r3, r3, #1
 8013b34:	b2db      	uxtb	r3, r3
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d00e      	beq.n	8013b58 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013b3a:	4b0a      	ldr	r3, [pc, #40]	; (8013b64 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013b3c:	6859      	ldr	r1, [r3, #4]
 8013b3e:	4b09      	ldr	r3, [pc, #36]	; (8013b64 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013b40:	689a      	ldr	r2, [r3, #8]
 8013b42:	79fb      	ldrb	r3, [r7, #7]
 8013b44:	4618      	mov	r0, r3
 8013b46:	f7ff ff07 	bl	8013958 <GetElement>
 8013b4a:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d002      	beq.n	8013b58 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	785b      	ldrb	r3, [r3, #1]
 8013b56:	e000      	b.n	8013b5a <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013b58:	2301      	movs	r3, #1
}
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	3710      	adds	r7, #16
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	bd80      	pop	{r7, pc}
 8013b62:	bf00      	nop
 8013b64:	20003c64 	.word	0x20003c64

08013b68 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013b68:	b580      	push	{r7, lr}
 8013b6a:	b084      	sub	sp, #16
 8013b6c:	af00      	add	r7, sp, #0
 8013b6e:	4603      	mov	r3, r0
 8013b70:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8013b72:	4b16      	ldr	r3, [pc, #88]	; (8013bcc <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013b74:	685b      	ldr	r3, [r3, #4]
 8013b76:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013b78:	4a14      	ldr	r2, [pc, #80]	; (8013bcc <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013b7a:	79fb      	ldrb	r3, [r7, #7]
 8013b7c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013b80:	4b12      	ldr	r3, [pc, #72]	; (8013bcc <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b86:	4618      	mov	r0, r3
 8013b88:	f7ff fec6 	bl	8013918 <IsListEmpty>
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	f083 0301 	eor.w	r3, r3, #1
 8013b92:	b2db      	uxtb	r3, r3
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d015      	beq.n	8013bc4 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	79fa      	ldrb	r2, [r7, #7]
 8013b9c:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	78db      	ldrb	r3, [r3, #3]
 8013ba2:	f083 0301 	eor.w	r3, r3, #1
 8013ba6:	b2db      	uxtb	r3, r3
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d002      	beq.n	8013bb2 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	2201      	movs	r2, #1
 8013bb0:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8013bb2:	68f8      	ldr	r0, [r7, #12]
 8013bb4:	f7ff fe98 	bl	80138e8 <IncreaseBufferPointer>
 8013bb8:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8013bba:	4b04      	ldr	r3, [pc, #16]	; (8013bcc <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013bbc:	689b      	ldr	r3, [r3, #8]
 8013bbe:	68fa      	ldr	r2, [r7, #12]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	d1e9      	bne.n	8013b98 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8013bc4:	bf00      	nop
 8013bc6:	3710      	adds	r7, #16
 8013bc8:	46bd      	mov	sp, r7
 8013bca:	bd80      	pop	{r7, pc}
 8013bcc:	20003c64 	.word	0x20003c64

08013bd0 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8013bd0:	b580      	push	{r7, lr}
 8013bd2:	b082      	sub	sp, #8
 8013bd4:	af00      	add	r7, sp, #0
 8013bd6:	4603      	mov	r3, r0
 8013bd8:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8013bda:	4b09      	ldr	r3, [pc, #36]	; (8013c00 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013bdc:	6859      	ldr	r1, [r3, #4]
 8013bde:	4b08      	ldr	r3, [pc, #32]	; (8013c00 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013be0:	689a      	ldr	r2, [r3, #8]
 8013be2:	79fb      	ldrb	r3, [r7, #7]
 8013be4:	4618      	mov	r0, r3
 8013be6:	f7ff feb7 	bl	8013958 <GetElement>
 8013bea:	4603      	mov	r3, r0
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d001      	beq.n	8013bf4 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8013bf0:	2301      	movs	r3, #1
 8013bf2:	e000      	b.n	8013bf6 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8013bf4:	2300      	movs	r3, #0
}
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	3708      	adds	r7, #8
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	bd80      	pop	{r7, pc}
 8013bfe:	bf00      	nop
 8013c00:	20003c64 	.word	0x20003c64

08013c04 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b084      	sub	sp, #16
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013c0c:	4b22      	ldr	r3, [pc, #136]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013c12:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8013c14:	2300      	movs	r3, #0
 8013c16:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8013c18:	2300      	movs	r3, #0
 8013c1a:	73fb      	strb	r3, [r7, #15]
 8013c1c:	e032      	b.n	8013c84 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8013c1e:	4b1e      	ldr	r3, [pc, #120]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c20:	685b      	ldr	r3, [r3, #4]
 8013c22:	781a      	ldrb	r2, [r3, #0]
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8013c28:	4b1b      	ldr	r3, [pc, #108]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c2a:	685b      	ldr	r3, [r3, #4]
 8013c2c:	785a      	ldrb	r2, [r3, #1]
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8013c32:	4b19      	ldr	r3, [pc, #100]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c34:	685b      	ldr	r3, [r3, #4]
 8013c36:	789b      	ldrb	r3, [r3, #2]
 8013c38:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8013c3a:	7b7b      	ldrb	r3, [r7, #13]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d005      	beq.n	8013c4c <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8013c40:	4b15      	ldr	r3, [pc, #84]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	689b      	ldr	r3, [r3, #8]
 8013c46:	6878      	ldr	r0, [r7, #4]
 8013c48:	4798      	blx	r3
 8013c4a:	e00b      	b.n	8013c64 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013c4c:	4b12      	ldr	r3, [pc, #72]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c4e:	685b      	ldr	r3, [r3, #4]
 8013c50:	781b      	ldrb	r3, [r3, #0]
 8013c52:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013c54:	4b10      	ldr	r3, [pc, #64]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c56:	685b      	ldr	r3, [r3, #4]
 8013c58:	785b      	ldrb	r3, [r3, #1]
 8013c5a:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013c5c:	4b0e      	ldr	r3, [pc, #56]	; (8013c98 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013c5e:	685b      	ldr	r3, [r3, #4]
 8013c60:	78db      	ldrb	r3, [r3, #3]
 8013c62:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013c64:	f7ff ff06 	bl	8013a74 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013c68:	7b7b      	ldrb	r3, [r7, #13]
 8013c6a:	f083 0301 	eor.w	r3, r3, #1
 8013c6e:	b2db      	uxtb	r3, r3
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d004      	beq.n	8013c7e <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013c74:	f107 0308 	add.w	r3, r7, #8
 8013c78:	4618      	mov	r0, r3
 8013c7a:	f7ff fec1 	bl	8013a00 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8013c7e:	7bfb      	ldrb	r3, [r7, #15]
 8013c80:	3301      	adds	r3, #1
 8013c82:	73fb      	strb	r3, [r7, #15]
 8013c84:	7bfa      	ldrb	r2, [r7, #15]
 8013c86:	7bbb      	ldrb	r3, [r7, #14]
 8013c88:	429a      	cmp	r2, r3
 8013c8a:	d3c8      	bcc.n	8013c1e <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8013c8c:	bf00      	nop
 8013c8e:	bf00      	nop
 8013c90:	3710      	adds	r7, #16
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	20003c64 	.word	0x20003c64

08013c9c <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013ca0:	4b03      	ldr	r3, [pc, #12]	; (8013cb0 <LoRaMacConfirmQueueGetCnt+0x14>)
 8013ca2:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013ca6:	4618      	mov	r0, r3
 8013ca8:	46bd      	mov	sp, r7
 8013caa:	bc80      	pop	{r7}
 8013cac:	4770      	bx	lr
 8013cae:	bf00      	nop
 8013cb0:	20003c64 	.word	0x20003c64

08013cb4 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013cb8:	4b06      	ldr	r3, [pc, #24]	; (8013cd4 <LoRaMacConfirmQueueIsFull+0x20>)
 8013cba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	f7ff fe3a 	bl	8013938 <IsListFull>
 8013cc4:	4603      	mov	r3, r0
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d001      	beq.n	8013cce <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8013cca:	2301      	movs	r3, #1
 8013ccc:	e000      	b.n	8013cd0 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8013cce:	2300      	movs	r3, #0
    }
}
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	bd80      	pop	{r7, pc}
 8013cd4:	20003c64 	.word	0x20003c64

08013cd8 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	b08e      	sub	sp, #56	; 0x38
 8013cdc:	af00      	add	r7, sp, #0
 8013cde:	60f8      	str	r0, [r7, #12]
 8013ce0:	607b      	str	r3, [r7, #4]
 8013ce2:	460b      	mov	r3, r1
 8013ce4:	817b      	strh	r3, [r7, #10]
 8013ce6:	4613      	mov	r3, r2
 8013ce8:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8013cea:	68fb      	ldr	r3, [r7, #12]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d101      	bne.n	8013cf4 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013cf0:	230a      	movs	r3, #10
 8013cf2:	e086      	b.n	8013e02 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8013cfa:	2301      	movs	r3, #1
 8013cfc:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8013cfe:	2300      	movs	r3, #0
 8013d00:	623b      	str	r3, [r7, #32]
 8013d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013d06:	2200      	movs	r2, #0
 8013d08:	601a      	str	r2, [r3, #0]
 8013d0a:	605a      	str	r2, [r3, #4]
 8013d0c:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8013d0e:	2300      	movs	r3, #0
 8013d10:	613b      	str	r3, [r7, #16]
 8013d12:	f107 0314 	add.w	r3, r7, #20
 8013d16:	2200      	movs	r2, #0
 8013d18:	601a      	str	r2, [r3, #0]
 8013d1a:	605a      	str	r2, [r3, #4]
 8013d1c:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8013d1e:	2301      	movs	r3, #1
 8013d20:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8013d22:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8013d26:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	b2db      	uxtb	r3, r3
 8013d2c:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	0a1b      	lsrs	r3, r3, #8
 8013d32:	b2db      	uxtb	r3, r3
 8013d34:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	0c1b      	lsrs	r3, r3, #16
 8013d3a:	b2db      	uxtb	r3, r3
 8013d3c:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	0e1b      	lsrs	r3, r3, #24
 8013d42:	b2db      	uxtb	r3, r3
 8013d44:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8013d46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d48:	b2db      	uxtb	r3, r3
 8013d4a:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8013d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d4e:	0a1b      	lsrs	r3, r3, #8
 8013d50:	b2db      	uxtb	r3, r3
 8013d52:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8013d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d56:	0c1b      	lsrs	r3, r3, #16
 8013d58:	b2db      	uxtb	r3, r3
 8013d5a:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8013d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d5e:	0e1b      	lsrs	r3, r3, #24
 8013d60:	b2db      	uxtb	r3, r3
 8013d62:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8013d64:	e048      	b.n	8013df8 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8013d66:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013d68:	b2db      	uxtb	r3, r3
 8013d6a:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8013d6c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013d6e:	3301      	adds	r3, #1
 8013d70:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8013d72:	f107 0320 	add.w	r3, r7, #32
 8013d76:	7a7a      	ldrb	r2, [r7, #9]
 8013d78:	f107 0010 	add.w	r0, r7, #16
 8013d7c:	2110      	movs	r1, #16
 8013d7e:	f7f9 f9fa 	bl	800d176 <SecureElementAesEncrypt>
 8013d82:	4603      	mov	r3, r0
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d001      	beq.n	8013d8c <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013d88:	230f      	movs	r3, #15
 8013d8a:	e03a      	b.n	8013e02 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013d92:	e01e      	b.n	8013dd2 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8013d94:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8013d98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013d9c:	4413      	add	r3, r2
 8013d9e:	461a      	mov	r2, r3
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	4413      	add	r3, r2
 8013da4:	7819      	ldrb	r1, [r3, #0]
 8013da6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013daa:	3338      	adds	r3, #56	; 0x38
 8013dac:	443b      	add	r3, r7
 8013dae:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8013db2:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8013db6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013dba:	4403      	add	r3, r0
 8013dbc:	4618      	mov	r0, r3
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	4403      	add	r3, r0
 8013dc2:	404a      	eors	r2, r1
 8013dc4:	b2d2      	uxtb	r2, r2
 8013dc6:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013dc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013dcc:	3301      	adds	r3, #1
 8013dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013dd2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013dd6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8013dda:	2a10      	cmp	r2, #16
 8013ddc:	bfa8      	it	ge
 8013dde:	2210      	movge	r2, #16
 8013de0:	b212      	sxth	r2, r2
 8013de2:	4293      	cmp	r3, r2
 8013de4:	dbd6      	blt.n	8013d94 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8013de6:	897b      	ldrh	r3, [r7, #10]
 8013de8:	3b10      	subs	r3, #16
 8013dea:	b29b      	uxth	r3, r3
 8013dec:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8013dee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013df2:	3310      	adds	r3, #16
 8013df4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8013df8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	dcb2      	bgt.n	8013d66 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013e00:	2300      	movs	r3, #0
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	3738      	adds	r7, #56	; 0x38
 8013e06:	46bd      	mov	sp, r7
 8013e08:	bd80      	pop	{r7, pc}

08013e0a <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8013e0a:	b490      	push	{r4, r7}
 8013e0c:	b082      	sub	sp, #8
 8013e0e:	af00      	add	r7, sp, #0
 8013e10:	4604      	mov	r4, r0
 8013e12:	4608      	mov	r0, r1
 8013e14:	4611      	mov	r1, r2
 8013e16:	461a      	mov	r2, r3
 8013e18:	4623      	mov	r3, r4
 8013e1a:	80fb      	strh	r3, [r7, #6]
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	717b      	strb	r3, [r7, #5]
 8013e20:	460b      	mov	r3, r1
 8013e22:	713b      	strb	r3, [r7, #4]
 8013e24:	4613      	mov	r3, r2
 8013e26:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8013e28:	69bb      	ldr	r3, [r7, #24]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d101      	bne.n	8013e32 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013e2e:	230a      	movs	r3, #10
 8013e30:	e04e      	b.n	8013ed0 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8013e32:	69bb      	ldr	r3, [r7, #24]
 8013e34:	2249      	movs	r2, #73	; 0x49
 8013e36:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8013e38:	69bb      	ldr	r3, [r7, #24]
 8013e3a:	3301      	adds	r3, #1
 8013e3c:	2200      	movs	r2, #0
 8013e3e:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8013e40:	69bb      	ldr	r3, [r7, #24]
 8013e42:	3302      	adds	r3, #2
 8013e44:	2200      	movs	r2, #0
 8013e46:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8013e48:	69bb      	ldr	r3, [r7, #24]
 8013e4a:	3303      	adds	r3, #3
 8013e4c:	2200      	movs	r2, #0
 8013e4e:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8013e50:	69bb      	ldr	r3, [r7, #24]
 8013e52:	3304      	adds	r3, #4
 8013e54:	2200      	movs	r2, #0
 8013e56:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8013e58:	69bb      	ldr	r3, [r7, #24]
 8013e5a:	3305      	adds	r3, #5
 8013e5c:	78fa      	ldrb	r2, [r7, #3]
 8013e5e:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8013e60:	69bb      	ldr	r3, [r7, #24]
 8013e62:	3306      	adds	r3, #6
 8013e64:	693a      	ldr	r2, [r7, #16]
 8013e66:	b2d2      	uxtb	r2, r2
 8013e68:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8013e6a:	693b      	ldr	r3, [r7, #16]
 8013e6c:	0a1a      	lsrs	r2, r3, #8
 8013e6e:	69bb      	ldr	r3, [r7, #24]
 8013e70:	3307      	adds	r3, #7
 8013e72:	b2d2      	uxtb	r2, r2
 8013e74:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8013e76:	693b      	ldr	r3, [r7, #16]
 8013e78:	0c1a      	lsrs	r2, r3, #16
 8013e7a:	69bb      	ldr	r3, [r7, #24]
 8013e7c:	3308      	adds	r3, #8
 8013e7e:	b2d2      	uxtb	r2, r2
 8013e80:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8013e82:	693b      	ldr	r3, [r7, #16]
 8013e84:	0e1a      	lsrs	r2, r3, #24
 8013e86:	69bb      	ldr	r3, [r7, #24]
 8013e88:	3309      	adds	r3, #9
 8013e8a:	b2d2      	uxtb	r2, r2
 8013e8c:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8013e8e:	69bb      	ldr	r3, [r7, #24]
 8013e90:	330a      	adds	r3, #10
 8013e92:	697a      	ldr	r2, [r7, #20]
 8013e94:	b2d2      	uxtb	r2, r2
 8013e96:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8013e98:	697b      	ldr	r3, [r7, #20]
 8013e9a:	0a1a      	lsrs	r2, r3, #8
 8013e9c:	69bb      	ldr	r3, [r7, #24]
 8013e9e:	330b      	adds	r3, #11
 8013ea0:	b2d2      	uxtb	r2, r2
 8013ea2:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8013ea4:	697b      	ldr	r3, [r7, #20]
 8013ea6:	0c1a      	lsrs	r2, r3, #16
 8013ea8:	69bb      	ldr	r3, [r7, #24]
 8013eaa:	330c      	adds	r3, #12
 8013eac:	b2d2      	uxtb	r2, r2
 8013eae:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8013eb0:	697b      	ldr	r3, [r7, #20]
 8013eb2:	0e1a      	lsrs	r2, r3, #24
 8013eb4:	69bb      	ldr	r3, [r7, #24]
 8013eb6:	330d      	adds	r3, #13
 8013eb8:	b2d2      	uxtb	r2, r2
 8013eba:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8013ebc:	69bb      	ldr	r3, [r7, #24]
 8013ebe:	330e      	adds	r3, #14
 8013ec0:	2200      	movs	r2, #0
 8013ec2:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8013ec4:	69bb      	ldr	r3, [r7, #24]
 8013ec6:	330f      	adds	r3, #15
 8013ec8:	88fa      	ldrh	r2, [r7, #6]
 8013eca:	b2d2      	uxtb	r2, r2
 8013ecc:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013ece:	2300      	movs	r3, #0
}
 8013ed0:	4618      	mov	r0, r3
 8013ed2:	3708      	adds	r7, #8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bc90      	pop	{r4, r7}
 8013ed8:	4770      	bx	lr

08013eda <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8013eda:	b590      	push	{r4, r7, lr}
 8013edc:	b08b      	sub	sp, #44	; 0x2c
 8013ede:	af04      	add	r7, sp, #16
 8013ee0:	6078      	str	r0, [r7, #4]
 8013ee2:	4608      	mov	r0, r1
 8013ee4:	4611      	mov	r1, r2
 8013ee6:	461a      	mov	r2, r3
 8013ee8:	4603      	mov	r3, r0
 8013eea:	807b      	strh	r3, [r7, #2]
 8013eec:	460b      	mov	r3, r1
 8013eee:	707b      	strb	r3, [r7, #1]
 8013ef0:	4613      	mov	r3, r2
 8013ef2:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d002      	beq.n	8013f00 <ComputeCmacB0+0x26>
 8013efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d101      	bne.n	8013f04 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013f00:	230a      	movs	r3, #10
 8013f02:	e024      	b.n	8013f4e <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8013f04:	887b      	ldrh	r3, [r7, #2]
 8013f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013f0a:	d901      	bls.n	8013f10 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8013f0c:	230e      	movs	r3, #14
 8013f0e:	e01e      	b.n	8013f4e <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8013f10:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8013f14:	783a      	ldrb	r2, [r7, #0]
 8013f16:	7879      	ldrb	r1, [r7, #1]
 8013f18:	8878      	ldrh	r0, [r7, #2]
 8013f1a:	f107 0308 	add.w	r3, r7, #8
 8013f1e:	9302      	str	r3, [sp, #8]
 8013f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f22:	9301      	str	r3, [sp, #4]
 8013f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f26:	9300      	str	r3, [sp, #0]
 8013f28:	4623      	mov	r3, r4
 8013f2a:	f7ff ff6e 	bl	8013e0a <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8013f2e:	7879      	ldrb	r1, [r7, #1]
 8013f30:	887a      	ldrh	r2, [r7, #2]
 8013f32:	f107 0008 	add.w	r0, r7, #8
 8013f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f38:	9300      	str	r3, [sp, #0]
 8013f3a:	460b      	mov	r3, r1
 8013f3c:	6879      	ldr	r1, [r7, #4]
 8013f3e:	f7f9 f8cd 	bl	800d0dc <SecureElementComputeAesCmac>
 8013f42:	4603      	mov	r3, r0
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	d001      	beq.n	8013f4c <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013f48:	230f      	movs	r3, #15
 8013f4a:	e000      	b.n	8013f4e <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013f4c:	2300      	movs	r3, #0
}
 8013f4e:	4618      	mov	r0, r3
 8013f50:	371c      	adds	r7, #28
 8013f52:	46bd      	mov	sp, r7
 8013f54:	bd90      	pop	{r4, r7, pc}

08013f56 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8013f56:	b590      	push	{r4, r7, lr}
 8013f58:	b0cd      	sub	sp, #308	; 0x134
 8013f5a:	af04      	add	r7, sp, #16
 8013f5c:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8013f60:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8013f64:	6020      	str	r0, [r4, #0]
 8013f66:	460c      	mov	r4, r1
 8013f68:	4610      	mov	r0, r2
 8013f6a:	4619      	mov	r1, r3
 8013f6c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f70:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013f74:	4622      	mov	r2, r4
 8013f76:	801a      	strh	r2, [r3, #0]
 8013f78:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f7c:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8013f80:	4602      	mov	r2, r0
 8013f82:	701a      	strb	r2, [r3, #0]
 8013f84:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f88:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8013f8c:	460a      	mov	r2, r1
 8013f8e:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8013f90:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f94:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d101      	bne.n	8013fa2 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013f9e:	230a      	movs	r3, #10
 8013fa0:	e063      	b.n	801406a <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8013fa2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013fa6:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013faa:	881b      	ldrh	r3, [r3, #0]
 8013fac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013fb0:	d901      	bls.n	8013fb6 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8013fb2:	230e      	movs	r3, #14
 8013fb4:	e059      	b.n	801406a <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8013fb6:	f107 030c 	add.w	r3, r7, #12
 8013fba:	f44f 7288 	mov.w	r2, #272	; 0x110
 8013fbe:	2100      	movs	r1, #0
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	f004 ff99 	bl	8018ef8 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8013fc6:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8013fca:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013fce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8013fd2:	781a      	ldrb	r2, [r3, #0]
 8013fd4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013fd8:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8013fdc:	7819      	ldrb	r1, [r3, #0]
 8013fde:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013fe2:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013fe6:	8818      	ldrh	r0, [r3, #0]
 8013fe8:	f107 030c 	add.w	r3, r7, #12
 8013fec:	9302      	str	r3, [sp, #8]
 8013fee:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8013ff2:	9301      	str	r3, [sp, #4]
 8013ff4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8013ff8:	9300      	str	r3, [sp, #0]
 8013ffa:	4623      	mov	r3, r4
 8013ffc:	f7ff ff05 	bl	8013e0a <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8014000:	f107 030c 	add.w	r3, r7, #12
 8014004:	3310      	adds	r3, #16
 8014006:	f507 7290 	add.w	r2, r7, #288	; 0x120
 801400a:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 801400e:	8812      	ldrh	r2, [r2, #0]
 8014010:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8014014:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 8014018:	6809      	ldr	r1, [r1, #0]
 801401a:	4618      	mov	r0, r3
 801401c:	f004 ff31 	bl	8018e82 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8014020:	2306      	movs	r3, #6
 8014022:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8014026:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801402a:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801402e:	881b      	ldrh	r3, [r3, #0]
 8014030:	3310      	adds	r3, #16
 8014032:	b299      	uxth	r1, r3
 8014034:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8014038:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801403c:	781b      	ldrb	r3, [r3, #0]
 801403e:	f107 000c 	add.w	r0, r7, #12
 8014042:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8014046:	f7f9 f867 	bl	800d118 <SecureElementVerifyAesCmac>
 801404a:	4603      	mov	r3, r0
 801404c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8014050:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8014054:	2b00      	cmp	r3, #0
 8014056:	d101      	bne.n	801405c <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8014058:	2300      	movs	r3, #0
 801405a:	e006      	b.n	801406a <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 801405c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8014060:	2b01      	cmp	r3, #1
 8014062:	d101      	bne.n	8014068 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014064:	2301      	movs	r3, #1
 8014066:	e000      	b.n	801406a <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014068:	230f      	movs	r3, #15
}
 801406a:	4618      	mov	r0, r3
 801406c:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8014070:	46bd      	mov	sp, r7
 8014072:	bd90      	pop	{r4, r7, pc}

08014074 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8014074:	b480      	push	{r7}
 8014076:	b085      	sub	sp, #20
 8014078:	af00      	add	r7, sp, #0
 801407a:	4603      	mov	r3, r0
 801407c:	6039      	str	r1, [r7, #0]
 801407e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8014080:	2300      	movs	r3, #0
 8014082:	73fb      	strb	r3, [r7, #15]
 8014084:	e011      	b.n	80140aa <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8014086:	7bfb      	ldrb	r3, [r7, #15]
 8014088:	4a0c      	ldr	r2, [pc, #48]	; (80140bc <GetKeyAddrItem+0x48>)
 801408a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801408e:	79fa      	ldrb	r2, [r7, #7]
 8014090:	429a      	cmp	r2, r3
 8014092:	d107      	bne.n	80140a4 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8014094:	7bfb      	ldrb	r3, [r7, #15]
 8014096:	009b      	lsls	r3, r3, #2
 8014098:	4a08      	ldr	r2, [pc, #32]	; (80140bc <GetKeyAddrItem+0x48>)
 801409a:	441a      	add	r2, r3
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80140a0:	2300      	movs	r3, #0
 80140a2:	e006      	b.n	80140b2 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80140a4:	7bfb      	ldrb	r3, [r7, #15]
 80140a6:	3301      	adds	r3, #1
 80140a8:	73fb      	strb	r3, [r7, #15]
 80140aa:	7bfb      	ldrb	r3, [r7, #15]
 80140ac:	2b01      	cmp	r3, #1
 80140ae:	d9ea      	bls.n	8014086 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80140b0:	230c      	movs	r3, #12
}
 80140b2:	4618      	mov	r0, r3
 80140b4:	3714      	adds	r7, #20
 80140b6:	46bd      	mov	sp, r7
 80140b8:	bc80      	pop	{r7}
 80140ba:	4770      	bx	lr
 80140bc:	200000f8 	.word	0x200000f8

080140c0 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80140c0:	b580      	push	{r7, lr}
 80140c2:	b088      	sub	sp, #32
 80140c4:	af00      	add	r7, sp, #0
 80140c6:	60b9      	str	r1, [r7, #8]
 80140c8:	607a      	str	r2, [r7, #4]
 80140ca:	461a      	mov	r2, r3
 80140cc:	4603      	mov	r3, r0
 80140ce:	73fb      	strb	r3, [r7, #15]
 80140d0:	4613      	mov	r3, r2
 80140d2:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80140d4:	2300      	movs	r3, #0
 80140d6:	613b      	str	r3, [r7, #16]
 80140d8:	f107 0314 	add.w	r3, r7, #20
 80140dc:	2200      	movs	r2, #0
 80140de:	601a      	str	r2, [r3, #0]
 80140e0:	605a      	str	r2, [r3, #4]
 80140e2:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 80140e4:	7bfb      	ldrb	r3, [r7, #15]
 80140e6:	2b02      	cmp	r3, #2
 80140e8:	d002      	beq.n	80140f0 <DeriveSessionKey10x+0x30>
 80140ea:	2b03      	cmp	r3, #3
 80140ec:	d003      	beq.n	80140f6 <DeriveSessionKey10x+0x36>
 80140ee:	e005      	b.n	80140fc <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80140f0:	2301      	movs	r3, #1
 80140f2:	743b      	strb	r3, [r7, #16]
            break;
 80140f4:	e004      	b.n	8014100 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80140f6:	2302      	movs	r3, #2
 80140f8:	743b      	strb	r3, [r7, #16]
            break;
 80140fa:	e001      	b.n	8014100 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80140fc:	230b      	movs	r3, #11
 80140fe:	e02a      	b.n	8014156 <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014100:	68bb      	ldr	r3, [r7, #8]
 8014102:	b2db      	uxtb	r3, r3
 8014104:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014106:	68bb      	ldr	r3, [r7, #8]
 8014108:	0a1b      	lsrs	r3, r3, #8
 801410a:	b2db      	uxtb	r3, r3
 801410c:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	0c1b      	lsrs	r3, r3, #16
 8014112:	b2db      	uxtb	r3, r3
 8014114:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	b2db      	uxtb	r3, r3
 801411a:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	0a1b      	lsrs	r3, r3, #8
 8014120:	b2db      	uxtb	r3, r3
 8014122:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	0c1b      	lsrs	r3, r3, #16
 8014128:	b2db      	uxtb	r3, r3
 801412a:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 801412c:	89bb      	ldrh	r3, [r7, #12]
 801412e:	b2db      	uxtb	r3, r3
 8014130:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8014132:	89bb      	ldrh	r3, [r7, #12]
 8014134:	0a1b      	lsrs	r3, r3, #8
 8014136:	b29b      	uxth	r3, r3
 8014138:	b2db      	uxtb	r3, r3
 801413a:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801413c:	7bfa      	ldrb	r2, [r7, #15]
 801413e:	f107 0310 	add.w	r3, r7, #16
 8014142:	2101      	movs	r1, #1
 8014144:	4618      	mov	r0, r3
 8014146:	f7f9 f87d 	bl	800d244 <SecureElementDeriveAndStoreKey>
 801414a:	4603      	mov	r3, r0
 801414c:	2b00      	cmp	r3, #0
 801414e:	d001      	beq.n	8014154 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014150:	230f      	movs	r3, #15
 8014152:	e000      	b.n	8014156 <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014154:	2300      	movs	r3, #0
}
 8014156:	4618      	mov	r0, r3
 8014158:	3720      	adds	r7, #32
 801415a:	46bd      	mov	sp, r7
 801415c:	bd80      	pop	{r7, pc}
	...

08014160 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8014160:	b480      	push	{r7}
 8014162:	b083      	sub	sp, #12
 8014164:	af00      	add	r7, sp, #0
 8014166:	4603      	mov	r3, r0
 8014168:	6039      	str	r1, [r7, #0]
 801416a:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 801416c:	683b      	ldr	r3, [r7, #0]
 801416e:	2b00      	cmp	r3, #0
 8014170:	d101      	bne.n	8014176 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014172:	230a      	movs	r3, #10
 8014174:	e03b      	b.n	80141ee <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8014176:	79fb      	ldrb	r3, [r7, #7]
 8014178:	3b01      	subs	r3, #1
 801417a:	2b03      	cmp	r3, #3
 801417c:	d834      	bhi.n	80141e8 <GetLastFcntDown+0x88>
 801417e:	a201      	add	r2, pc, #4	; (adr r2, 8014184 <GetLastFcntDown+0x24>)
 8014180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014184:	08014195 	.word	0x08014195
 8014188:	080141ad 	.word	0x080141ad
 801418c:	080141c5 	.word	0x080141c5
 8014190:	080141dd 	.word	0x080141dd
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8014194:	4b18      	ldr	r3, [pc, #96]	; (80141f8 <GetLastFcntDown+0x98>)
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	691a      	ldr	r2, [r3, #16]
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 801419e:	4b16      	ldr	r3, [pc, #88]	; (80141f8 <GetLastFcntDown+0x98>)
 80141a0:	681a      	ldr	r2, [r3, #0]
 80141a2:	4b15      	ldr	r3, [pc, #84]	; (80141f8 <GetLastFcntDown+0x98>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	6912      	ldr	r2, [r2, #16]
 80141a8:	621a      	str	r2, [r3, #32]
            break;
 80141aa:	e01f      	b.n	80141ec <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80141ac:	4b12      	ldr	r3, [pc, #72]	; (80141f8 <GetLastFcntDown+0x98>)
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	695a      	ldr	r2, [r3, #20]
 80141b2:	683b      	ldr	r3, [r7, #0]
 80141b4:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 80141b6:	4b10      	ldr	r3, [pc, #64]	; (80141f8 <GetLastFcntDown+0x98>)
 80141b8:	681a      	ldr	r2, [r3, #0]
 80141ba:	4b0f      	ldr	r3, [pc, #60]	; (80141f8 <GetLastFcntDown+0x98>)
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	6952      	ldr	r2, [r2, #20]
 80141c0:	621a      	str	r2, [r3, #32]
            break;
 80141c2:	e013      	b.n	80141ec <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80141c4:	4b0c      	ldr	r3, [pc, #48]	; (80141f8 <GetLastFcntDown+0x98>)
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	699a      	ldr	r2, [r3, #24]
 80141ca:	683b      	ldr	r3, [r7, #0]
 80141cc:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80141ce:	4b0a      	ldr	r3, [pc, #40]	; (80141f8 <GetLastFcntDown+0x98>)
 80141d0:	681a      	ldr	r2, [r3, #0]
 80141d2:	4b09      	ldr	r3, [pc, #36]	; (80141f8 <GetLastFcntDown+0x98>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	6992      	ldr	r2, [r2, #24]
 80141d8:	621a      	str	r2, [r3, #32]
            break;
 80141da:	e007      	b.n	80141ec <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80141dc:	4b06      	ldr	r3, [pc, #24]	; (80141f8 <GetLastFcntDown+0x98>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	69da      	ldr	r2, [r3, #28]
 80141e2:	683b      	ldr	r3, [r7, #0]
 80141e4:	601a      	str	r2, [r3, #0]
            break;
 80141e6:	e001      	b.n	80141ec <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80141e8:	2305      	movs	r3, #5
 80141ea:	e000      	b.n	80141ee <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80141ec:	2300      	movs	r3, #0
}
 80141ee:	4618      	mov	r0, r3
 80141f0:	370c      	adds	r7, #12
 80141f2:	46bd      	mov	sp, r7
 80141f4:	bc80      	pop	{r7}
 80141f6:	4770      	bx	lr
 80141f8:	20003c88 	.word	0x20003c88

080141fc <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b084      	sub	sp, #16
 8014200:	af00      	add	r7, sp, #0
 8014202:	4603      	mov	r3, r0
 8014204:	6039      	str	r1, [r7, #0]
 8014206:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014208:	2300      	movs	r3, #0
 801420a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 801420c:	f107 020c 	add.w	r2, r7, #12
 8014210:	79fb      	ldrb	r3, [r7, #7]
 8014212:	4611      	mov	r1, r2
 8014214:	4618      	mov	r0, r3
 8014216:	f7ff ffa3 	bl	8014160 <GetLastFcntDown>
 801421a:	4603      	mov	r3, r0
 801421c:	2b00      	cmp	r3, #0
 801421e:	d001      	beq.n	8014224 <CheckFCntDown+0x28>
    {
        return false;
 8014220:	2300      	movs	r3, #0
 8014222:	e00a      	b.n	801423a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	683a      	ldr	r2, [r7, #0]
 8014228:	429a      	cmp	r2, r3
 801422a:	d803      	bhi.n	8014234 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 801422c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801422e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014232:	d101      	bne.n	8014238 <CheckFCntDown+0x3c>
    {
        return true;
 8014234:	2301      	movs	r3, #1
 8014236:	e000      	b.n	801423a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014238:	2300      	movs	r3, #0
    }
}
 801423a:	4618      	mov	r0, r3
 801423c:	3710      	adds	r7, #16
 801423e:	46bd      	mov	sp, r7
 8014240:	bd80      	pop	{r7, pc}
	...

08014244 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014244:	b480      	push	{r7}
 8014246:	b083      	sub	sp, #12
 8014248:	af00      	add	r7, sp, #0
 801424a:	4603      	mov	r3, r0
 801424c:	6039      	str	r1, [r7, #0]
 801424e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8014250:	79fb      	ldrb	r3, [r7, #7]
 8014252:	3b01      	subs	r3, #1
 8014254:	2b03      	cmp	r3, #3
 8014256:	d81f      	bhi.n	8014298 <UpdateFCntDown+0x54>
 8014258:	a201      	add	r2, pc, #4	; (adr r2, 8014260 <UpdateFCntDown+0x1c>)
 801425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801425e:	bf00      	nop
 8014260:	08014271 	.word	0x08014271
 8014264:	0801427b 	.word	0x0801427b
 8014268:	08014285 	.word	0x08014285
 801426c:	0801428f 	.word	0x0801428f
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8014270:	4b0c      	ldr	r3, [pc, #48]	; (80142a4 <UpdateFCntDown+0x60>)
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	683a      	ldr	r2, [r7, #0]
 8014276:	611a      	str	r2, [r3, #16]
            break;
 8014278:	e00f      	b.n	801429a <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801427a:	4b0a      	ldr	r3, [pc, #40]	; (80142a4 <UpdateFCntDown+0x60>)
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	683a      	ldr	r2, [r7, #0]
 8014280:	615a      	str	r2, [r3, #20]
            break;
 8014282:	e00a      	b.n	801429a <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8014284:	4b07      	ldr	r3, [pc, #28]	; (80142a4 <UpdateFCntDown+0x60>)
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	683a      	ldr	r2, [r7, #0]
 801428a:	619a      	str	r2, [r3, #24]
            break;
 801428c:	e005      	b.n	801429a <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 801428e:	4b05      	ldr	r3, [pc, #20]	; (80142a4 <UpdateFCntDown+0x60>)
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	683a      	ldr	r2, [r7, #0]
 8014294:	61da      	str	r2, [r3, #28]
            break;
 8014296:	e000      	b.n	801429a <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8014298:	bf00      	nop
    }
}
 801429a:	bf00      	nop
 801429c:	370c      	adds	r7, #12
 801429e:	46bd      	mov	sp, r7
 80142a0:	bc80      	pop	{r7}
 80142a2:	4770      	bx	lr
 80142a4:	20003c88 	.word	0x20003c88

080142a8 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80142a8:	b480      	push	{r7}
 80142aa:	b083      	sub	sp, #12
 80142ac:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80142ae:	4b18      	ldr	r3, [pc, #96]	; (8014310 <ResetFCnts+0x68>)
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	2200      	movs	r2, #0
 80142b4:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80142b6:	4b16      	ldr	r3, [pc, #88]	; (8014310 <ResetFCnts+0x68>)
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	f04f 32ff 	mov.w	r2, #4294967295
 80142be:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80142c0:	4b13      	ldr	r3, [pc, #76]	; (8014310 <ResetFCnts+0x68>)
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	f04f 32ff 	mov.w	r2, #4294967295
 80142c8:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80142ca:	4b11      	ldr	r3, [pc, #68]	; (8014310 <ResetFCnts+0x68>)
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	f04f 32ff 	mov.w	r2, #4294967295
 80142d2:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80142d4:	4b0e      	ldr	r3, [pc, #56]	; (8014310 <ResetFCnts+0x68>)
 80142d6:	681a      	ldr	r2, [r3, #0]
 80142d8:	4b0d      	ldr	r3, [pc, #52]	; (8014310 <ResetFCnts+0x68>)
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	6992      	ldr	r2, [r2, #24]
 80142de:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80142e0:	2300      	movs	r3, #0
 80142e2:	607b      	str	r3, [r7, #4]
 80142e4:	e00b      	b.n	80142fe <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 80142e6:	4b0a      	ldr	r3, [pc, #40]	; (8014310 <ResetFCnts+0x68>)
 80142e8:	681a      	ldr	r2, [r3, #0]
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	3306      	adds	r3, #6
 80142ee:	009b      	lsls	r3, r3, #2
 80142f0:	4413      	add	r3, r2
 80142f2:	f04f 32ff 	mov.w	r2, #4294967295
 80142f6:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	3301      	adds	r3, #1
 80142fc:	607b      	str	r3, [r7, #4]
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	2b00      	cmp	r3, #0
 8014302:	ddf0      	ble.n	80142e6 <ResetFCnts+0x3e>
    }
}
 8014304:	bf00      	nop
 8014306:	bf00      	nop
 8014308:	370c      	adds	r7, #12
 801430a:	46bd      	mov	sp, r7
 801430c:	bc80      	pop	{r7}
 801430e:	4770      	bx	lr
 8014310:	20003c88 	.word	0x20003c88

08014314 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8014314:	b580      	push	{r7, lr}
 8014316:	b082      	sub	sp, #8
 8014318:	af00      	add	r7, sp, #0
 801431a:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d101      	bne.n	8014326 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8014322:	2309      	movs	r3, #9
 8014324:	e01c      	b.n	8014360 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8014326:	4a10      	ldr	r2, [pc, #64]	; (8014368 <LoRaMacCryptoInit+0x54>)
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 801432c:	4b0e      	ldr	r3, [pc, #56]	; (8014368 <LoRaMacCryptoInit+0x54>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	2228      	movs	r2, #40	; 0x28
 8014332:	2100      	movs	r1, #0
 8014334:	4618      	mov	r0, r3
 8014336:	f004 fddf 	bl	8018ef8 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 801433a:	4b0b      	ldr	r3, [pc, #44]	; (8014368 <LoRaMacCryptoInit+0x54>)
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	2201      	movs	r2, #1
 8014340:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8014342:	4b09      	ldr	r3, [pc, #36]	; (8014368 <LoRaMacCryptoInit+0x54>)
 8014344:	681b      	ldr	r3, [r3, #0]
 8014346:	2201      	movs	r2, #1
 8014348:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 801434a:	4b07      	ldr	r3, [pc, #28]	; (8014368 <LoRaMacCryptoInit+0x54>)
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	2201      	movs	r2, #1
 8014350:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8014352:	4b05      	ldr	r3, [pc, #20]	; (8014368 <LoRaMacCryptoInit+0x54>)
 8014354:	681b      	ldr	r3, [r3, #0]
 8014356:	2200      	movs	r2, #0
 8014358:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 801435a:	f7ff ffa5 	bl	80142a8 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801435e:	2300      	movs	r3, #0
}
 8014360:	4618      	mov	r0, r3
 8014362:	3708      	adds	r7, #8
 8014364:	46bd      	mov	sp, r7
 8014366:	bd80      	pop	{r7, pc}
 8014368:	20003c88 	.word	0x20003c88

0801436c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 801436c:	b480      	push	{r7}
 801436e:	b083      	sub	sp, #12
 8014370:	af00      	add	r7, sp, #0
 8014372:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8014374:	4b04      	ldr	r3, [pc, #16]	; (8014388 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	687a      	ldr	r2, [r7, #4]
 801437a:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 801437c:	2300      	movs	r3, #0
}
 801437e:	4618      	mov	r0, r3
 8014380:	370c      	adds	r7, #12
 8014382:	46bd      	mov	sp, r7
 8014384:	bc80      	pop	{r7}
 8014386:	4770      	bx	lr
 8014388:	20003c88 	.word	0x20003c88

0801438c <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 801438c:	b480      	push	{r7}
 801438e:	b083      	sub	sp, #12
 8014390:	af00      	add	r7, sp, #0
 8014392:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2b00      	cmp	r3, #0
 8014398:	d101      	bne.n	801439e <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801439a:	230a      	movs	r3, #10
 801439c:	e006      	b.n	80143ac <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801439e:	4b06      	ldr	r3, [pc, #24]	; (80143b8 <LoRaMacCryptoGetFCntUp+0x2c>)
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	68db      	ldr	r3, [r3, #12]
 80143a4:	1c5a      	adds	r2, r3, #1
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80143aa:	2300      	movs	r3, #0
}
 80143ac:	4618      	mov	r0, r3
 80143ae:	370c      	adds	r7, #12
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bc80      	pop	{r7}
 80143b4:	4770      	bx	lr
 80143b6:	bf00      	nop
 80143b8:	20003c88 	.word	0x20003c88

080143bc <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 80143bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80143c0:	b08a      	sub	sp, #40	; 0x28
 80143c2:	af00      	add	r7, sp, #0
 80143c4:	613a      	str	r2, [r7, #16]
 80143c6:	60fb      	str	r3, [r7, #12]
 80143c8:	4603      	mov	r3, r0
 80143ca:	75fb      	strb	r3, [r7, #23]
 80143cc:	460b      	mov	r3, r1
 80143ce:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 80143d0:	2300      	movs	r3, #0
 80143d2:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 80143d4:	2300      	movs	r3, #0
 80143d6:	627b      	str	r3, [r7, #36]	; 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80143d8:	2313      	movs	r3, #19
 80143da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if( currentDown == NULL )
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d101      	bne.n	80143e8 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80143e4:	230a      	movs	r3, #10
 80143e6:	e057      	b.n	8014498 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80143e8:	f107 021c 	add.w	r2, r7, #28
 80143ec:	7dfb      	ldrb	r3, [r7, #23]
 80143ee:	4611      	mov	r1, r2
 80143f0:	4618      	mov	r0, r3
 80143f2:	f7ff feb5 	bl	8014160 <GetLastFcntDown>
 80143f6:	4603      	mov	r3, r0
 80143f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80143fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014400:	2b00      	cmp	r3, #0
 8014402:	d002      	beq.n	801440a <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 8014404:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014408:	e046      	b.n	8014498 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 801440a:	69fb      	ldr	r3, [r7, #28]
 801440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014410:	d103      	bne.n	801441a <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	693a      	ldr	r2, [r7, #16]
 8014416:	601a      	str	r2, [r3, #0]
 8014418:	e01e      	b.n	8014458 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 801441a:	69fb      	ldr	r3, [r7, #28]
 801441c:	b29b      	uxth	r3, r3
 801441e:	693a      	ldr	r2, [r7, #16]
 8014420:	1ad3      	subs	r3, r2, r3
 8014422:	627b      	str	r3, [r7, #36]	; 0x24

        if( fCntDiff > 0 )
 8014424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014426:	2b00      	cmp	r3, #0
 8014428:	dd05      	ble.n	8014436 <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 801442a:	69fa      	ldr	r2, [r7, #28]
 801442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801442e:	441a      	add	r2, r3
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	601a      	str	r2, [r3, #0]
 8014434:	e010      	b.n	8014458 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 8014436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014438:	2b00      	cmp	r3, #0
 801443a:	d104      	bne.n	8014446 <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801443c:	69fa      	ldr	r2, [r7, #28]
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8014442:	2307      	movs	r3, #7
 8014444:	e028      	b.n	8014498 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014446:	69fb      	ldr	r3, [r7, #28]
 8014448:	0c1b      	lsrs	r3, r3, #16
 801444a:	041b      	lsls	r3, r3, #16
 801444c:	693a      	ldr	r2, [r7, #16]
 801444e:	4413      	add	r3, r2
 8014450:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014458:	4b12      	ldr	r3, [pc, #72]	; (80144a4 <LoRaMacCryptoGetFCntDown+0xe8>)
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	789b      	ldrb	r3, [r3, #2]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d119      	bne.n	8014496 <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	681b      	ldr	r3, [r3, #0]
 8014466:	2200      	movs	r2, #0
 8014468:	603b      	str	r3, [r7, #0]
 801446a:	607a      	str	r2, [r7, #4]
 801446c:	69fb      	ldr	r3, [r7, #28]
 801446e:	2200      	movs	r2, #0
 8014470:	469a      	mov	sl, r3
 8014472:	4693      	mov	fp, r2
 8014474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014478:	4611      	mov	r1, r2
 801447a:	ebb1 040a 	subs.w	r4, r1, sl
 801447e:	eb63 050b 	sbc.w	r5, r3, fp
 8014482:	8abb      	ldrh	r3, [r7, #20]
 8014484:	2200      	movs	r2, #0
 8014486:	4698      	mov	r8, r3
 8014488:	4691      	mov	r9, r2
 801448a:	4544      	cmp	r4, r8
 801448c:	eb75 0309 	sbcs.w	r3, r5, r9
 8014490:	db01      	blt.n	8014496 <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8014492:	2308      	movs	r3, #8
 8014494:	e000      	b.n	8014498 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014496:	2300      	movs	r3, #0
}
 8014498:	4618      	mov	r0, r3
 801449a:	3728      	adds	r7, #40	; 0x28
 801449c:	46bd      	mov	sp, r7
 801449e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80144a2:	bf00      	nop
 80144a4:	20003c88 	.word	0x20003c88

080144a8 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80144a8:	b480      	push	{r7}
 80144aa:	b085      	sub	sp, #20
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d101      	bne.n	80144ba <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80144b6:	230a      	movs	r3, #10
 80144b8:	e017      	b.n	80144ea <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80144ba:	2300      	movs	r3, #0
 80144bc:	60fb      	str	r3, [r7, #12]
 80144be:	e010      	b.n	80144e2 <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 80144c0:	4b0c      	ldr	r3, [pc, #48]	; (80144f4 <LoRaMacCryptoSetMulticastReference+0x4c>)
 80144c2:	6819      	ldr	r1, [r3, #0]
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	222c      	movs	r2, #44	; 0x2c
 80144c8:	fb02 f303 	mul.w	r3, r2, r3
 80144cc:	687a      	ldr	r2, [r7, #4]
 80144ce:	4413      	add	r3, r2
 80144d0:	68fa      	ldr	r2, [r7, #12]
 80144d2:	3206      	adds	r2, #6
 80144d4:	0092      	lsls	r2, r2, #2
 80144d6:	440a      	add	r2, r1
 80144d8:	3204      	adds	r2, #4
 80144da:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80144dc:	68fb      	ldr	r3, [r7, #12]
 80144de:	3301      	adds	r3, #1
 80144e0:	60fb      	str	r3, [r7, #12]
 80144e2:	68fb      	ldr	r3, [r7, #12]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	ddeb      	ble.n	80144c0 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80144e8:	2300      	movs	r3, #0
}
 80144ea:	4618      	mov	r0, r3
 80144ec:	3714      	adds	r7, #20
 80144ee:	46bd      	mov	sp, r7
 80144f0:	bc80      	pop	{r7}
 80144f2:	4770      	bx	lr
 80144f4:	20003c88 	.word	0x20003c88

080144f8 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80144f8:	b580      	push	{r7, lr}
 80144fa:	b082      	sub	sp, #8
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	4603      	mov	r3, r0
 8014500:	6039      	str	r1, [r7, #0]
 8014502:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8014504:	79fb      	ldrb	r3, [r7, #7]
 8014506:	6839      	ldr	r1, [r7, #0]
 8014508:	4618      	mov	r0, r3
 801450a:	f7f8 fd89 	bl	800d020 <SecureElementSetKey>
 801450e:	4603      	mov	r3, r0
 8014510:	2b00      	cmp	r3, #0
 8014512:	d001      	beq.n	8014518 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014514:	230f      	movs	r3, #15
 8014516:	e018      	b.n	801454a <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 8014518:	79fb      	ldrb	r3, [r7, #7]
 801451a:	2b00      	cmp	r3, #0
 801451c:	d114      	bne.n	8014548 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 801451e:	4b0d      	ldr	r3, [pc, #52]	; (8014554 <LoRaMacCryptoSetKey+0x5c>)
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	789b      	ldrb	r3, [r3, #2]
 8014524:	79fa      	ldrb	r2, [r7, #7]
 8014526:	4611      	mov	r1, r2
 8014528:	4618      	mov	r0, r3
 801452a:	f000 fa3f 	bl	80149ac <LoRaMacCryptoDeriveMcRootKey>
 801452e:	4603      	mov	r3, r0
 8014530:	2b00      	cmp	r3, #0
 8014532:	d001      	beq.n	8014538 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014534:	230f      	movs	r3, #15
 8014536:	e008      	b.n	801454a <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014538:	2004      	movs	r0, #4
 801453a:	f000 fa62 	bl	8014a02 <LoRaMacCryptoDeriveMcKEKey>
 801453e:	4603      	mov	r3, r0
 8014540:	2b00      	cmp	r3, #0
 8014542:	d001      	beq.n	8014548 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014544:	230f      	movs	r3, #15
 8014546:	e000      	b.n	801454a <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014548:	2300      	movs	r3, #0
}
 801454a:	4618      	mov	r0, r3
 801454c:	3708      	adds	r7, #8
 801454e:	46bd      	mov	sp, r7
 8014550:	bd80      	pop	{r7, pc}
 8014552:	bf00      	nop
 8014554:	20003c88 	.word	0x20003c88

08014558 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014558:	b580      	push	{r7, lr}
 801455a:	b086      	sub	sp, #24
 801455c:	af02      	add	r7, sp, #8
 801455e:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	2b00      	cmp	r3, #0
 8014564:	d101      	bne.n	801456a <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014566:	230a      	movs	r3, #10
 8014568:	e033      	b.n	80145d2 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 801456a:	2301      	movs	r3, #1
 801456c:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 801456e:	2300      	movs	r3, #0
 8014570:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8014572:	f107 0308 	add.w	r3, r7, #8
 8014576:	4618      	mov	r0, r3
 8014578:	f7f8 ff22 	bl	800d3c0 <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 801457c:	68ba      	ldr	r2, [r7, #8]
 801457e:	4b17      	ldr	r3, [pc, #92]	; (80145dc <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	b292      	uxth	r2, r2
 8014584:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014586:	4b15      	ldr	r3, [pc, #84]	; (80145dc <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	889a      	ldrh	r2, [r3, #4]
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014590:	6878      	ldr	r0, [r7, #4]
 8014592:	f000 fc18 	bl	8014dc6 <LoRaMacSerializerJoinRequest>
 8014596:	4603      	mov	r3, r0
 8014598:	2b00      	cmp	r3, #0
 801459a:	d001      	beq.n	80145a0 <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801459c:	2311      	movs	r3, #17
 801459e:	e018      	b.n	80145d2 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	6819      	ldr	r1, [r3, #0]
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	3318      	adds	r3, #24
 80145a8:	7bfa      	ldrb	r2, [r7, #15]
 80145aa:	9300      	str	r3, [sp, #0]
 80145ac:	4613      	mov	r3, r2
 80145ae:	2213      	movs	r2, #19
 80145b0:	2000      	movs	r0, #0
 80145b2:	f7f8 fd93 	bl	800d0dc <SecureElementComputeAesCmac>
 80145b6:	4603      	mov	r3, r0
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d001      	beq.n	80145c0 <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80145bc:	230f      	movs	r3, #15
 80145be:	e008      	b.n	80145d2 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	f000 fc00 	bl	8014dc6 <LoRaMacSerializerJoinRequest>
 80145c6:	4603      	mov	r3, r0
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d001      	beq.n	80145d0 <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80145cc:	2311      	movs	r3, #17
 80145ce:	e000      	b.n	80145d2 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80145d0:	2300      	movs	r3, #0
}
 80145d2:	4618      	mov	r0, r3
 80145d4:	3710      	adds	r7, #16
 80145d6:	46bd      	mov	sp, r7
 80145d8:	bd80      	pop	{r7, pc}
 80145da:	bf00      	nop
 80145dc:	20003c88 	.word	0x20003c88

080145e0 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80145e0:	b590      	push	{r4, r7, lr}
 80145e2:	b097      	sub	sp, #92	; 0x5c
 80145e4:	af04      	add	r7, sp, #16
 80145e6:	4603      	mov	r3, r0
 80145e8:	60b9      	str	r1, [r7, #8]
 80145ea:	607a      	str	r2, [r7, #4]
 80145ec:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d002      	beq.n	80145fa <LoRaMacCryptoHandleJoinAccept+0x1a>
 80145f4:	68bb      	ldr	r3, [r7, #8]
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d101      	bne.n	80145fe <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80145fa:	230a      	movs	r3, #10
 80145fc:	e0bd      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80145fe:	2313      	movs	r3, #19
 8014600:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8014604:	2300      	movs	r3, #0
 8014606:	61bb      	str	r3, [r7, #24]
 8014608:	f107 031c 	add.w	r3, r7, #28
 801460c:	221d      	movs	r2, #29
 801460e:	2100      	movs	r1, #0
 8014610:	4618      	mov	r0, r3
 8014612:	f009 f89d 	bl	801d750 <memset>
    uint8_t versionMinor         = 0;
 8014616:	2300      	movs	r3, #0
 8014618:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 801461a:	4b5a      	ldr	r3, [pc, #360]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	889b      	ldrh	r3, [r3, #4]
 8014620:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	681c      	ldr	r4, [r3, #0]
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	791b      	ldrb	r3, [r3, #4]
 801462c:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 8014630:	7bf8      	ldrb	r0, [r7, #15]
 8014632:	f107 0217 	add.w	r2, r7, #23
 8014636:	9202      	str	r2, [sp, #8]
 8014638:	f107 0218 	add.w	r2, r7, #24
 801463c:	9201      	str	r2, [sp, #4]
 801463e:	9300      	str	r3, [sp, #0]
 8014640:	4623      	mov	r3, r4
 8014642:	460a      	mov	r2, r1
 8014644:	68b9      	ldr	r1, [r7, #8]
 8014646:	f7f8 fe3d 	bl	800d2c4 <SecureElementProcessJoinAccept>
 801464a:	4603      	mov	r3, r0
 801464c:	2b00      	cmp	r3, #0
 801464e:	d001      	beq.n	8014654 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014650:	230f      	movs	r3, #15
 8014652:	e092      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	6818      	ldr	r0, [r3, #0]
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	791b      	ldrb	r3, [r3, #4]
 801465c:	b29a      	uxth	r2, r3
 801465e:	f107 0318 	add.w	r3, r7, #24
 8014662:	4619      	mov	r1, r3
 8014664:	f004 fc0d 	bl	8018e82 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014668:	6878      	ldr	r0, [r7, #4]
 801466a:	f000 f9ed 	bl	8014a48 <LoRaMacParserJoinAccept>
 801466e:	4603      	mov	r3, r0
 8014670:	2b00      	cmp	r3, #0
 8014672:	d001      	beq.n	8014678 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014674:	2310      	movs	r3, #16
 8014676:	e080      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	799b      	ldrb	r3, [r3, #6]
 801467c:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	79db      	ldrb	r3, [r3, #7]
 8014682:	021b      	lsls	r3, r3, #8
 8014684:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014686:	4313      	orrs	r3, r2
 8014688:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	7a1b      	ldrb	r3, [r3, #8]
 801468e:	041b      	lsls	r3, r3, #16
 8014690:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014692:	4313      	orrs	r3, r2
 8014694:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 8014696:	4b3b      	ldr	r3, [pc, #236]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	689b      	ldr	r3, [r3, #8]
 801469c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801469e:	429a      	cmp	r2, r3
 80146a0:	d010      	beq.n	80146c4 <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 80146a2:	4b38      	ldr	r3, [pc, #224]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80146a8:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 80146aa:	7dfb      	ldrb	r3, [r7, #23]
 80146ac:	2100      	movs	r1, #0
 80146ae:	4618      	mov	r0, r3
 80146b0:	f000 f97c 	bl	80149ac <LoRaMacCryptoDeriveMcRootKey>
 80146b4:	4603      	mov	r3, r0
 80146b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80146ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d005      	beq.n	80146ce <LoRaMacCryptoHandleJoinAccept+0xee>
 80146c2:	e001      	b.n	80146c8 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80146c4:	2303      	movs	r3, #3
 80146c6:	e058      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 80146c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80146cc:	e055      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80146ce:	2004      	movs	r0, #4
 80146d0:	f000 f997 	bl	8014a02 <LoRaMacCryptoDeriveMcKEKey>
 80146d4:	4603      	mov	r3, r0
 80146d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80146da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d002      	beq.n	80146e8 <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 80146e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80146e6:	e048      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	7a5b      	ldrb	r3, [r3, #9]
 80146ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	7a9b      	ldrb	r3, [r3, #10]
 80146f2:	021b      	lsls	r3, r3, #8
 80146f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80146f6:	4313      	orrs	r3, r2
 80146f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	7adb      	ldrb	r3, [r3, #11]
 80146fe:	041b      	lsls	r3, r3, #16
 8014700:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014702:	4313      	orrs	r3, r2
 8014704:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8014706:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801470a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801470c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801470e:	2003      	movs	r0, #3
 8014710:	f7ff fcd6 	bl	80140c0 <DeriveSessionKey10x>
 8014714:	4603      	mov	r3, r0
 8014716:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801471a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801471e:	2b00      	cmp	r3, #0
 8014720:	d002      	beq.n	8014728 <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 8014722:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014726:	e028      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8014728:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801472c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801472e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014730:	2002      	movs	r0, #2
 8014732:	f7ff fcc5 	bl	80140c0 <DeriveSessionKey10x>
 8014736:	4603      	mov	r3, r0
 8014738:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801473c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014740:	2b00      	cmp	r3, #0
 8014742:	d002      	beq.n	801474a <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 8014744:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014748:	e017      	b.n	801477a <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 801474a:	4b0e      	ldr	r3, [pc, #56]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	7dfa      	ldrb	r2, [r7, #23]
 8014750:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 8014752:	4b0c      	ldr	r3, [pc, #48]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	2200      	movs	r2, #0
 8014758:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 801475a:	4b0a      	ldr	r3, [pc, #40]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	f04f 32ff 	mov.w	r2, #4294967295
 8014762:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8014764:	4b07      	ldr	r3, [pc, #28]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	f04f 32ff 	mov.w	r2, #4294967295
 801476c:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801476e:	4b05      	ldr	r3, [pc, #20]	; (8014784 <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	f04f 32ff 	mov.w	r2, #4294967295
 8014776:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8014778:	2300      	movs	r3, #0
}
 801477a:	4618      	mov	r0, r3
 801477c:	374c      	adds	r7, #76	; 0x4c
 801477e:	46bd      	mov	sp, r7
 8014780:	bd90      	pop	{r4, r7, pc}
 8014782:	bf00      	nop
 8014784:	20003c88 	.word	0x20003c88

08014788 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014788:	b590      	push	{r4, r7, lr}
 801478a:	b08b      	sub	sp, #44	; 0x2c
 801478c:	af04      	add	r7, sp, #16
 801478e:	60f8      	str	r0, [r7, #12]
 8014790:	607b      	str	r3, [r7, #4]
 8014792:	460b      	mov	r3, r1
 8014794:	72fb      	strb	r3, [r7, #11]
 8014796:	4613      	mov	r3, r2
 8014798:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801479a:	2313      	movs	r3, #19
 801479c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801479e:	2303      	movs	r3, #3
 80147a0:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d101      	bne.n	80147ac <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80147a8:	230a      	movs	r3, #10
 80147aa:	e05f      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 80147ac:	4b31      	ldr	r3, [pc, #196]	; (8014874 <LoRaMacCryptoSecureMessage+0xec>)
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	68db      	ldr	r3, [r3, #12]
 80147b2:	68fa      	ldr	r2, [r7, #12]
 80147b4:	429a      	cmp	r2, r3
 80147b6:	d201      	bcs.n	80147bc <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80147b8:	2306      	movs	r3, #6
 80147ba:	e057      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d101      	bne.n	80147ca <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80147c6:	2302      	movs	r3, #2
 80147c8:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 80147ca:	4b2a      	ldr	r3, [pc, #168]	; (8014874 <LoRaMacCryptoSecureMessage+0xec>)
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	68db      	ldr	r3, [r3, #12]
 80147d0:	68fa      	ldr	r2, [r7, #12]
 80147d2:	429a      	cmp	r2, r3
 80147d4:	d916      	bls.n	8014804 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80147e0:	b219      	sxth	r1, r3
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	689c      	ldr	r4, [r3, #8]
 80147e6:	7dfa      	ldrb	r2, [r7, #23]
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	9301      	str	r3, [sp, #4]
 80147ec:	2300      	movs	r3, #0
 80147ee:	9300      	str	r3, [sp, #0]
 80147f0:	4623      	mov	r3, r4
 80147f2:	f7ff fa71 	bl	8013cd8 <PayloadEncrypt>
 80147f6:	4603      	mov	r3, r0
 80147f8:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80147fa:	7dbb      	ldrb	r3, [r7, #22]
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d001      	beq.n	8014804 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8014800:	7dbb      	ldrb	r3, [r7, #22]
 8014802:	e033      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014804:	6878      	ldr	r0, [r7, #4]
 8014806:	f000 fb60 	bl	8014eca <LoRaMacSerializerData>
 801480a:	4603      	mov	r3, r0
 801480c:	2b00      	cmp	r3, #0
 801480e:	d001      	beq.n	8014814 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014810:	2311      	movs	r3, #17
 8014812:	e02b      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014814:	2302      	movs	r3, #2
 8014816:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	6818      	ldr	r0, [r3, #0]
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	791b      	ldrb	r3, [r3, #4]
 8014820:	b29b      	uxth	r3, r3
 8014822:	3b04      	subs	r3, #4
 8014824:	b299      	uxth	r1, r3
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	689b      	ldr	r3, [r3, #8]
 801482a:	687a      	ldr	r2, [r7, #4]
 801482c:	322c      	adds	r2, #44	; 0x2c
 801482e:	7dfc      	ldrb	r4, [r7, #23]
 8014830:	9203      	str	r2, [sp, #12]
 8014832:	68fa      	ldr	r2, [r7, #12]
 8014834:	9202      	str	r2, [sp, #8]
 8014836:	9301      	str	r3, [sp, #4]
 8014838:	2300      	movs	r3, #0
 801483a:	9300      	str	r3, [sp, #0]
 801483c:	2300      	movs	r3, #0
 801483e:	4622      	mov	r2, r4
 8014840:	f7ff fb4b 	bl	8013eda <ComputeCmacB0>
 8014844:	4603      	mov	r3, r0
 8014846:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014848:	7dbb      	ldrb	r3, [r7, #22]
 801484a:	2b00      	cmp	r3, #0
 801484c:	d001      	beq.n	8014852 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 801484e:	7dbb      	ldrb	r3, [r7, #22]
 8014850:	e00c      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014852:	6878      	ldr	r0, [r7, #4]
 8014854:	f000 fb39 	bl	8014eca <LoRaMacSerializerData>
 8014858:	4603      	mov	r3, r0
 801485a:	2b00      	cmp	r3, #0
 801485c:	d001      	beq.n	8014862 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801485e:	2311      	movs	r3, #17
 8014860:	e004      	b.n	801486c <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8014862:	4b04      	ldr	r3, [pc, #16]	; (8014874 <LoRaMacCryptoSecureMessage+0xec>)
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	68fa      	ldr	r2, [r7, #12]
 8014868:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 801486a:	2300      	movs	r3, #0
}
 801486c:	4618      	mov	r0, r3
 801486e:	371c      	adds	r7, #28
 8014870:	46bd      	mov	sp, r7
 8014872:	bd90      	pop	{r4, r7, pc}
 8014874:	20003c88 	.word	0x20003c88

08014878 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8014878:	b590      	push	{r4, r7, lr}
 801487a:	b08b      	sub	sp, #44	; 0x2c
 801487c:	af04      	add	r7, sp, #16
 801487e:	60b9      	str	r1, [r7, #8]
 8014880:	607b      	str	r3, [r7, #4]
 8014882:	4603      	mov	r3, r0
 8014884:	73fb      	strb	r3, [r7, #15]
 8014886:	4613      	mov	r3, r2
 8014888:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801488a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801488c:	2b00      	cmp	r3, #0
 801488e:	d101      	bne.n	8014894 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014890:	230a      	movs	r3, #10
 8014892:	e084      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8014894:	7bbb      	ldrb	r3, [r7, #14]
 8014896:	6879      	ldr	r1, [r7, #4]
 8014898:	4618      	mov	r0, r3
 801489a:	f7ff fcaf 	bl	80141fc <CheckFCntDown>
 801489e:	4603      	mov	r3, r0
 80148a0:	f083 0301 	eor.w	r3, r3, #1
 80148a4:	b2db      	uxtb	r3, r3
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d001      	beq.n	80148ae <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80148aa:	2306      	movs	r3, #6
 80148ac:	e077      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80148ae:	2313      	movs	r3, #19
 80148b0:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80148b2:	2303      	movs	r3, #3
 80148b4:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80148b6:	2302      	movs	r3, #2
 80148b8:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80148ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80148bc:	f000 f98f 	bl	8014bde <LoRaMacParserData>
 80148c0:	4603      	mov	r3, r0
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d001      	beq.n	80148ca <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80148c6:	2310      	movs	r3, #16
 80148c8:	e069      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80148ca:	f107 0210 	add.w	r2, r7, #16
 80148ce:	7bfb      	ldrb	r3, [r7, #15]
 80148d0:	4611      	mov	r1, r2
 80148d2:	4618      	mov	r0, r3
 80148d4:	f7ff fbce 	bl	8014074 <GetKeyAddrItem>
 80148d8:	4603      	mov	r3, r0
 80148da:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80148dc:	7d7b      	ldrb	r3, [r7, #21]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d001      	beq.n	80148e6 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80148e2:	7d7b      	ldrb	r3, [r7, #21]
 80148e4:	e05b      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80148e6:	693b      	ldr	r3, [r7, #16]
 80148e8:	785b      	ldrb	r3, [r3, #1]
 80148ea:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 80148ec:	693b      	ldr	r3, [r7, #16]
 80148ee:	789b      	ldrb	r3, [r3, #2]
 80148f0:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 80148f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148f4:	689b      	ldr	r3, [r3, #8]
 80148f6:	68ba      	ldr	r2, [r7, #8]
 80148f8:	429a      	cmp	r2, r3
 80148fa:	d001      	beq.n	8014900 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 80148fc:	2302      	movs	r3, #2
 80148fe:	e04e      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8014900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014902:	7b1b      	ldrb	r3, [r3, #12]
 8014904:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014908:	b2db      	uxtb	r3, r3
 801490a:	2b00      	cmp	r3, #0
 801490c:	bf14      	ite	ne
 801490e:	2301      	movne	r3, #1
 8014910:	2300      	moveq	r3, #0
 8014912:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014914:	4b24      	ldr	r3, [pc, #144]	; (80149a8 <LoRaMacCryptoUnsecureMessage+0x130>)
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	789b      	ldrb	r3, [r3, #2]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d101      	bne.n	8014922 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801491e:	2300      	movs	r3, #0
 8014920:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8014922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014924:	6818      	ldr	r0, [r3, #0]
 8014926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014928:	791b      	ldrb	r3, [r3, #4]
 801492a:	b29b      	uxth	r3, r3
 801492c:	3b04      	subs	r3, #4
 801492e:	b299      	uxth	r1, r3
 8014930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014934:	7dbc      	ldrb	r4, [r7, #22]
 8014936:	7d3a      	ldrb	r2, [r7, #20]
 8014938:	9303      	str	r3, [sp, #12]
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	9302      	str	r3, [sp, #8]
 801493e:	68bb      	ldr	r3, [r7, #8]
 8014940:	9301      	str	r3, [sp, #4]
 8014942:	2301      	movs	r3, #1
 8014944:	9300      	str	r3, [sp, #0]
 8014946:	4623      	mov	r3, r4
 8014948:	f7ff fb05 	bl	8013f56 <VerifyCmacB0>
 801494c:	4603      	mov	r3, r0
 801494e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014950:	7d7b      	ldrb	r3, [r7, #21]
 8014952:	2b00      	cmp	r3, #0
 8014954:	d001      	beq.n	801495a <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8014956:	7d7b      	ldrb	r3, [r7, #21]
 8014958:	e021      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 801495a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801495c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d101      	bne.n	8014968 <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014964:	2302      	movs	r3, #2
 8014966:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8014968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801496a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801496c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801496e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014972:	b219      	sxth	r1, r3
 8014974:	7dfa      	ldrb	r2, [r7, #23]
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	9301      	str	r3, [sp, #4]
 801497a:	2301      	movs	r3, #1
 801497c:	9300      	str	r3, [sp, #0]
 801497e:	68bb      	ldr	r3, [r7, #8]
 8014980:	f7ff f9aa 	bl	8013cd8 <PayloadEncrypt>
 8014984:	4603      	mov	r3, r0
 8014986:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014988:	7d7b      	ldrb	r3, [r7, #21]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d001      	beq.n	8014992 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801498e:	7d7b      	ldrb	r3, [r7, #21]
 8014990:	e005      	b.n	801499e <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8014992:	7bbb      	ldrb	r3, [r7, #14]
 8014994:	6879      	ldr	r1, [r7, #4]
 8014996:	4618      	mov	r0, r3
 8014998:	f7ff fc54 	bl	8014244 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801499c:	2300      	movs	r3, #0
}
 801499e:	4618      	mov	r0, r3
 80149a0:	371c      	adds	r7, #28
 80149a2:	46bd      	mov	sp, r7
 80149a4:	bd90      	pop	{r4, r7, pc}
 80149a6:	bf00      	nop
 80149a8:	20003c88 	.word	0x20003c88

080149ac <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b086      	sub	sp, #24
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	4603      	mov	r3, r0
 80149b4:	460a      	mov	r2, r1
 80149b6:	71fb      	strb	r3, [r7, #7]
 80149b8:	4613      	mov	r3, r2
 80149ba:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80149bc:	79bb      	ldrb	r3, [r7, #6]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d001      	beq.n	80149c6 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80149c2:	230b      	movs	r3, #11
 80149c4:	e019      	b.n	80149fa <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 80149c6:	2300      	movs	r3, #0
 80149c8:	60bb      	str	r3, [r7, #8]
 80149ca:	f107 030c 	add.w	r3, r7, #12
 80149ce:	2200      	movs	r2, #0
 80149d0:	601a      	str	r2, [r3, #0]
 80149d2:	605a      	str	r2, [r3, #4]
 80149d4:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 80149d6:	79fb      	ldrb	r3, [r7, #7]
 80149d8:	2b01      	cmp	r3, #1
 80149da:	d101      	bne.n	80149e0 <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 80149dc:	2320      	movs	r3, #32
 80149de:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 80149e0:	79b9      	ldrb	r1, [r7, #6]
 80149e2:	f107 0308 	add.w	r3, r7, #8
 80149e6:	2204      	movs	r2, #4
 80149e8:	4618      	mov	r0, r3
 80149ea:	f7f8 fc2b 	bl	800d244 <SecureElementDeriveAndStoreKey>
 80149ee:	4603      	mov	r3, r0
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d001      	beq.n	80149f8 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80149f4:	230f      	movs	r3, #15
 80149f6:	e000      	b.n	80149fa <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80149f8:	2300      	movs	r3, #0
}
 80149fa:	4618      	mov	r0, r3
 80149fc:	3718      	adds	r7, #24
 80149fe:	46bd      	mov	sp, r7
 8014a00:	bd80      	pop	{r7, pc}

08014a02 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8014a02:	b580      	push	{r7, lr}
 8014a04:	b086      	sub	sp, #24
 8014a06:	af00      	add	r7, sp, #0
 8014a08:	4603      	mov	r3, r0
 8014a0a:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8014a0c:	79fb      	ldrb	r3, [r7, #7]
 8014a0e:	2b04      	cmp	r3, #4
 8014a10:	d001      	beq.n	8014a16 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014a12:	230b      	movs	r3, #11
 8014a14:	e014      	b.n	8014a40 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 8014a16:	2300      	movs	r3, #0
 8014a18:	60bb      	str	r3, [r7, #8]
 8014a1a:	f107 030c 	add.w	r3, r7, #12
 8014a1e:	2200      	movs	r2, #0
 8014a20:	601a      	str	r2, [r3, #0]
 8014a22:	605a      	str	r2, [r3, #4]
 8014a24:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8014a26:	79f9      	ldrb	r1, [r7, #7]
 8014a28:	f107 0308 	add.w	r3, r7, #8
 8014a2c:	227f      	movs	r2, #127	; 0x7f
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f7f8 fc08 	bl	800d244 <SecureElementDeriveAndStoreKey>
 8014a34:	4603      	mov	r3, r0
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d001      	beq.n	8014a3e <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a3a:	230f      	movs	r3, #15
 8014a3c:	e000      	b.n	8014a40 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014a3e:	2300      	movs	r3, #0
}
 8014a40:	4618      	mov	r0, r3
 8014a42:	3718      	adds	r7, #24
 8014a44:	46bd      	mov	sp, r7
 8014a46:	bd80      	pop	{r7, pc}

08014a48 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b084      	sub	sp, #16
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d003      	beq.n	8014a5e <LoRaMacParserJoinAccept+0x16>
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d101      	bne.n	8014a62 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014a5e:	2302      	movs	r3, #2
 8014a60:	e0b9      	b.n	8014bd6 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8014a62:	2300      	movs	r3, #0
 8014a64:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	681a      	ldr	r2, [r3, #0]
 8014a6a:	89fb      	ldrh	r3, [r7, #14]
 8014a6c:	1c59      	adds	r1, r3, #1
 8014a6e:	81f9      	strh	r1, [r7, #14]
 8014a70:	4413      	add	r3, r2
 8014a72:	781a      	ldrb	r2, [r3, #0]
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	1d98      	adds	r0, r3, #6
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	681a      	ldr	r2, [r3, #0]
 8014a80:	89fb      	ldrh	r3, [r7, #14]
 8014a82:	4413      	add	r3, r2
 8014a84:	2203      	movs	r2, #3
 8014a86:	4619      	mov	r1, r3
 8014a88:	f004 f9fb 	bl	8018e82 <memcpy1>
    bufItr = bufItr + 3;
 8014a8c:	89fb      	ldrh	r3, [r7, #14]
 8014a8e:	3303      	adds	r3, #3
 8014a90:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	f103 0009 	add.w	r0, r3, #9
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	681a      	ldr	r2, [r3, #0]
 8014a9c:	89fb      	ldrh	r3, [r7, #14]
 8014a9e:	4413      	add	r3, r2
 8014aa0:	2203      	movs	r2, #3
 8014aa2:	4619      	mov	r1, r3
 8014aa4:	f004 f9ed 	bl	8018e82 <memcpy1>
    bufItr = bufItr + 3;
 8014aa8:	89fb      	ldrh	r3, [r7, #14]
 8014aaa:	3303      	adds	r3, #3
 8014aac:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	681a      	ldr	r2, [r3, #0]
 8014ab2:	89fb      	ldrh	r3, [r7, #14]
 8014ab4:	1c59      	adds	r1, r3, #1
 8014ab6:	81f9      	strh	r1, [r7, #14]
 8014ab8:	4413      	add	r3, r2
 8014aba:	781b      	ldrb	r3, [r3, #0]
 8014abc:	461a      	mov	r2, r3
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	681a      	ldr	r2, [r3, #0]
 8014ac6:	89fb      	ldrh	r3, [r7, #14]
 8014ac8:	1c59      	adds	r1, r3, #1
 8014aca:	81f9      	strh	r1, [r7, #14]
 8014acc:	4413      	add	r3, r2
 8014ace:	781b      	ldrb	r3, [r3, #0]
 8014ad0:	021a      	lsls	r2, r3, #8
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	68db      	ldr	r3, [r3, #12]
 8014ad6:	431a      	orrs	r2, r3
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	681a      	ldr	r2, [r3, #0]
 8014ae0:	89fb      	ldrh	r3, [r7, #14]
 8014ae2:	1c59      	adds	r1, r3, #1
 8014ae4:	81f9      	strh	r1, [r7, #14]
 8014ae6:	4413      	add	r3, r2
 8014ae8:	781b      	ldrb	r3, [r3, #0]
 8014aea:	041a      	lsls	r2, r3, #16
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	68db      	ldr	r3, [r3, #12]
 8014af0:	431a      	orrs	r2, r3
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	681a      	ldr	r2, [r3, #0]
 8014afa:	89fb      	ldrh	r3, [r7, #14]
 8014afc:	1c59      	adds	r1, r3, #1
 8014afe:	81f9      	strh	r1, [r7, #14]
 8014b00:	4413      	add	r3, r2
 8014b02:	781b      	ldrb	r3, [r3, #0]
 8014b04:	061a      	lsls	r2, r3, #24
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	68db      	ldr	r3, [r3, #12]
 8014b0a:	431a      	orrs	r2, r3
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	681a      	ldr	r2, [r3, #0]
 8014b14:	89fb      	ldrh	r3, [r7, #14]
 8014b16:	1c59      	adds	r1, r3, #1
 8014b18:	81f9      	strh	r1, [r7, #14]
 8014b1a:	4413      	add	r3, r2
 8014b1c:	781a      	ldrb	r2, [r3, #0]
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	681a      	ldr	r2, [r3, #0]
 8014b26:	89fb      	ldrh	r3, [r7, #14]
 8014b28:	1c59      	adds	r1, r3, #1
 8014b2a:	81f9      	strh	r1, [r7, #14]
 8014b2c:	4413      	add	r3, r2
 8014b2e:	781a      	ldrb	r2, [r3, #0]
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	791b      	ldrb	r3, [r3, #4]
 8014b38:	1f1a      	subs	r2, r3, #4
 8014b3a:	89fb      	ldrh	r3, [r7, #14]
 8014b3c:	1ad3      	subs	r3, r2, r3
 8014b3e:	2b10      	cmp	r3, #16
 8014b40:	d10e      	bne.n	8014b60 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	f103 0012 	add.w	r0, r3, #18
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	89fb      	ldrh	r3, [r7, #14]
 8014b4e:	4413      	add	r3, r2
 8014b50:	2210      	movs	r2, #16
 8014b52:	4619      	mov	r1, r3
 8014b54:	f004 f995 	bl	8018e82 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8014b58:	89fb      	ldrh	r3, [r7, #14]
 8014b5a:	3310      	adds	r3, #16
 8014b5c:	81fb      	strh	r3, [r7, #14]
 8014b5e:	e008      	b.n	8014b72 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	791b      	ldrb	r3, [r3, #4]
 8014b64:	1f1a      	subs	r2, r3, #4
 8014b66:	89fb      	ldrh	r3, [r7, #14]
 8014b68:	1ad3      	subs	r3, r2, r3
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	dd01      	ble.n	8014b72 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8014b6e:	2301      	movs	r3, #1
 8014b70:	e031      	b.n	8014bd6 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	681a      	ldr	r2, [r3, #0]
 8014b76:	89fb      	ldrh	r3, [r7, #14]
 8014b78:	1c59      	adds	r1, r3, #1
 8014b7a:	81f9      	strh	r1, [r7, #14]
 8014b7c:	4413      	add	r3, r2
 8014b7e:	781b      	ldrb	r3, [r3, #0]
 8014b80:	461a      	mov	r2, r3
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	681a      	ldr	r2, [r3, #0]
 8014b8a:	89fb      	ldrh	r3, [r7, #14]
 8014b8c:	1c59      	adds	r1, r3, #1
 8014b8e:	81f9      	strh	r1, [r7, #14]
 8014b90:	4413      	add	r3, r2
 8014b92:	781b      	ldrb	r3, [r3, #0]
 8014b94:	021a      	lsls	r2, r3, #8
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b9a:	431a      	orrs	r2, r3
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	681a      	ldr	r2, [r3, #0]
 8014ba4:	89fb      	ldrh	r3, [r7, #14]
 8014ba6:	1c59      	adds	r1, r3, #1
 8014ba8:	81f9      	strh	r1, [r7, #14]
 8014baa:	4413      	add	r3, r2
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	041a      	lsls	r2, r3, #16
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014bb4:	431a      	orrs	r2, r3
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	681a      	ldr	r2, [r3, #0]
 8014bbe:	89fb      	ldrh	r3, [r7, #14]
 8014bc0:	1c59      	adds	r1, r3, #1
 8014bc2:	81f9      	strh	r1, [r7, #14]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	781b      	ldrb	r3, [r3, #0]
 8014bc8:	061a      	lsls	r2, r3, #24
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014bce:	431a      	orrs	r2, r3
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8014bd4:	2300      	movs	r3, #0
}
 8014bd6:	4618      	mov	r0, r3
 8014bd8:	3710      	adds	r7, #16
 8014bda:	46bd      	mov	sp, r7
 8014bdc:	bd80      	pop	{r7, pc}

08014bde <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014bde:	b580      	push	{r7, lr}
 8014be0:	b084      	sub	sp, #16
 8014be2:	af00      	add	r7, sp, #0
 8014be4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d003      	beq.n	8014bf4 <LoRaMacParserData+0x16>
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d101      	bne.n	8014bf8 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014bf4:	2302      	movs	r3, #2
 8014bf6:	e0e2      	b.n	8014dbe <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8014bf8:	2300      	movs	r3, #0
 8014bfa:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	681a      	ldr	r2, [r3, #0]
 8014c00:	89fb      	ldrh	r3, [r7, #14]
 8014c02:	1c59      	adds	r1, r3, #1
 8014c04:	81f9      	strh	r1, [r7, #14]
 8014c06:	4413      	add	r3, r2
 8014c08:	781a      	ldrb	r2, [r3, #0]
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	681a      	ldr	r2, [r3, #0]
 8014c12:	89fb      	ldrh	r3, [r7, #14]
 8014c14:	1c59      	adds	r1, r3, #1
 8014c16:	81f9      	strh	r1, [r7, #14]
 8014c18:	4413      	add	r3, r2
 8014c1a:	781b      	ldrb	r3, [r3, #0]
 8014c1c:	461a      	mov	r2, r3
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	681a      	ldr	r2, [r3, #0]
 8014c26:	89fb      	ldrh	r3, [r7, #14]
 8014c28:	1c59      	adds	r1, r3, #1
 8014c2a:	81f9      	strh	r1, [r7, #14]
 8014c2c:	4413      	add	r3, r2
 8014c2e:	781b      	ldrb	r3, [r3, #0]
 8014c30:	021a      	lsls	r2, r3, #8
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	689b      	ldr	r3, [r3, #8]
 8014c36:	431a      	orrs	r2, r3
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	681a      	ldr	r2, [r3, #0]
 8014c40:	89fb      	ldrh	r3, [r7, #14]
 8014c42:	1c59      	adds	r1, r3, #1
 8014c44:	81f9      	strh	r1, [r7, #14]
 8014c46:	4413      	add	r3, r2
 8014c48:	781b      	ldrb	r3, [r3, #0]
 8014c4a:	041a      	lsls	r2, r3, #16
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	689b      	ldr	r3, [r3, #8]
 8014c50:	431a      	orrs	r2, r3
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	681a      	ldr	r2, [r3, #0]
 8014c5a:	89fb      	ldrh	r3, [r7, #14]
 8014c5c:	1c59      	adds	r1, r3, #1
 8014c5e:	81f9      	strh	r1, [r7, #14]
 8014c60:	4413      	add	r3, r2
 8014c62:	781b      	ldrb	r3, [r3, #0]
 8014c64:	061a      	lsls	r2, r3, #24
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	689b      	ldr	r3, [r3, #8]
 8014c6a:	431a      	orrs	r2, r3
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	681a      	ldr	r2, [r3, #0]
 8014c74:	89fb      	ldrh	r3, [r7, #14]
 8014c76:	1c59      	adds	r1, r3, #1
 8014c78:	81f9      	strh	r1, [r7, #14]
 8014c7a:	4413      	add	r3, r2
 8014c7c:	781a      	ldrb	r2, [r3, #0]
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	681a      	ldr	r2, [r3, #0]
 8014c86:	89fb      	ldrh	r3, [r7, #14]
 8014c88:	1c59      	adds	r1, r3, #1
 8014c8a:	81f9      	strh	r1, [r7, #14]
 8014c8c:	4413      	add	r3, r2
 8014c8e:	781b      	ldrb	r3, [r3, #0]
 8014c90:	b29a      	uxth	r2, r3
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	681a      	ldr	r2, [r3, #0]
 8014c9a:	89fb      	ldrh	r3, [r7, #14]
 8014c9c:	1c59      	adds	r1, r3, #1
 8014c9e:	81f9      	strh	r1, [r7, #14]
 8014ca0:	4413      	add	r3, r2
 8014ca2:	781b      	ldrb	r3, [r3, #0]
 8014ca4:	0219      	lsls	r1, r3, #8
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	89db      	ldrh	r3, [r3, #14]
 8014caa:	b21a      	sxth	r2, r3
 8014cac:	b20b      	sxth	r3, r1
 8014cae:	4313      	orrs	r3, r2
 8014cb0:	b21b      	sxth	r3, r3
 8014cb2:	b29a      	uxth	r2, r3
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	f103 0010 	add.w	r0, r3, #16
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	681a      	ldr	r2, [r3, #0]
 8014cc2:	89fb      	ldrh	r3, [r7, #14]
 8014cc4:	18d1      	adds	r1, r2, r3
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	7b1b      	ldrb	r3, [r3, #12]
 8014cca:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014cce:	b2db      	uxtb	r3, r3
 8014cd0:	b29b      	uxth	r3, r3
 8014cd2:	461a      	mov	r2, r3
 8014cd4:	f004 f8d5 	bl	8018e82 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	7b1b      	ldrb	r3, [r3, #12]
 8014cdc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014ce0:	b2db      	uxtb	r3, r3
 8014ce2:	b29a      	uxth	r2, r3
 8014ce4:	89fb      	ldrh	r3, [r7, #14]
 8014ce6:	4413      	add	r3, r2
 8014ce8:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	2200      	movs	r2, #0
 8014cee:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	791b      	ldrb	r3, [r3, #4]
 8014cfe:	461a      	mov	r2, r3
 8014d00:	89fb      	ldrh	r3, [r7, #14]
 8014d02:	1ad3      	subs	r3, r2, r3
 8014d04:	2b04      	cmp	r3, #4
 8014d06:	dd28      	ble.n	8014d5a <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	681a      	ldr	r2, [r3, #0]
 8014d0c:	89fb      	ldrh	r3, [r7, #14]
 8014d0e:	1c59      	adds	r1, r3, #1
 8014d10:	81f9      	strh	r1, [r7, #14]
 8014d12:	4413      	add	r3, r2
 8014d14:	781a      	ldrb	r2, [r3, #0]
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	791a      	ldrb	r2, [r3, #4]
 8014d20:	89fb      	ldrh	r3, [r7, #14]
 8014d22:	b2db      	uxtb	r3, r3
 8014d24:	1ad3      	subs	r3, r2, r3
 8014d26:	b2db      	uxtb	r3, r3
 8014d28:	3b04      	subs	r3, #4
 8014d2a:	b2da      	uxtb	r2, r3
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	681a      	ldr	r2, [r3, #0]
 8014d3a:	89fb      	ldrh	r3, [r7, #14]
 8014d3c:	18d1      	adds	r1, r2, r3
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014d44:	b29b      	uxth	r3, r3
 8014d46:	461a      	mov	r2, r3
 8014d48:	f004 f89b 	bl	8018e82 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014d52:	b29a      	uxth	r2, r3
 8014d54:	89fb      	ldrh	r3, [r7, #14]
 8014d56:	4413      	add	r3, r2
 8014d58:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	681a      	ldr	r2, [r3, #0]
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	791b      	ldrb	r3, [r3, #4]
 8014d62:	3b04      	subs	r3, #4
 8014d64:	4413      	add	r3, r2
 8014d66:	781b      	ldrb	r3, [r3, #0]
 8014d68:	461a      	mov	r2, r3
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	6819      	ldr	r1, [r3, #0]
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	791b      	ldrb	r3, [r3, #4]
 8014d7a:	3b03      	subs	r3, #3
 8014d7c:	440b      	add	r3, r1
 8014d7e:	781b      	ldrb	r3, [r3, #0]
 8014d80:	021b      	lsls	r3, r3, #8
 8014d82:	431a      	orrs	r2, r3
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	6819      	ldr	r1, [r3, #0]
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	791b      	ldrb	r3, [r3, #4]
 8014d94:	3b02      	subs	r3, #2
 8014d96:	440b      	add	r3, r1
 8014d98:	781b      	ldrb	r3, [r3, #0]
 8014d9a:	041b      	lsls	r3, r3, #16
 8014d9c:	431a      	orrs	r2, r3
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	6819      	ldr	r1, [r3, #0]
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	791b      	ldrb	r3, [r3, #4]
 8014dae:	3b01      	subs	r3, #1
 8014db0:	440b      	add	r3, r1
 8014db2:	781b      	ldrb	r3, [r3, #0]
 8014db4:	061b      	lsls	r3, r3, #24
 8014db6:	431a      	orrs	r2, r3
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8014dbc:	2300      	movs	r3, #0
}
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	3710      	adds	r7, #16
 8014dc2:	46bd      	mov	sp, r7
 8014dc4:	bd80      	pop	{r7, pc}

08014dc6 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014dc6:	b580      	push	{r7, lr}
 8014dc8:	b084      	sub	sp, #16
 8014dca:	af00      	add	r7, sp, #0
 8014dcc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d003      	beq.n	8014ddc <LoRaMacSerializerJoinRequest+0x16>
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	681b      	ldr	r3, [r3, #0]
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	d101      	bne.n	8014de0 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014ddc:	2301      	movs	r3, #1
 8014dde:	e070      	b.n	8014ec2 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8014de0:	2300      	movs	r3, #0
 8014de2:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	791b      	ldrb	r3, [r3, #4]
 8014de8:	2b16      	cmp	r3, #22
 8014dea:	d801      	bhi.n	8014df0 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014dec:	2302      	movs	r3, #2
 8014dee:	e068      	b.n	8014ec2 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	681a      	ldr	r2, [r3, #0]
 8014df4:	89fb      	ldrh	r3, [r7, #14]
 8014df6:	1c59      	adds	r1, r3, #1
 8014df8:	81f9      	strh	r1, [r7, #14]
 8014dfa:	4413      	add	r3, r2
 8014dfc:	687a      	ldr	r2, [r7, #4]
 8014dfe:	7952      	ldrb	r2, [r2, #5]
 8014e00:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	681a      	ldr	r2, [r3, #0]
 8014e06:	89fb      	ldrh	r3, [r7, #14]
 8014e08:	18d0      	adds	r0, r2, r3
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	3306      	adds	r3, #6
 8014e0e:	2208      	movs	r2, #8
 8014e10:	4619      	mov	r1, r3
 8014e12:	f004 f851 	bl	8018eb8 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8014e16:	89fb      	ldrh	r3, [r7, #14]
 8014e18:	3308      	adds	r3, #8
 8014e1a:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	681a      	ldr	r2, [r3, #0]
 8014e20:	89fb      	ldrh	r3, [r7, #14]
 8014e22:	18d0      	adds	r0, r2, r3
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	330e      	adds	r3, #14
 8014e28:	2208      	movs	r2, #8
 8014e2a:	4619      	mov	r1, r3
 8014e2c:	f004 f844 	bl	8018eb8 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8014e30:	89fb      	ldrh	r3, [r7, #14]
 8014e32:	3308      	adds	r3, #8
 8014e34:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	8ad9      	ldrh	r1, [r3, #22]
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	681a      	ldr	r2, [r3, #0]
 8014e3e:	89fb      	ldrh	r3, [r7, #14]
 8014e40:	1c58      	adds	r0, r3, #1
 8014e42:	81f8      	strh	r0, [r7, #14]
 8014e44:	4413      	add	r3, r2
 8014e46:	b2ca      	uxtb	r2, r1
 8014e48:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	8adb      	ldrh	r3, [r3, #22]
 8014e4e:	0a1b      	lsrs	r3, r3, #8
 8014e50:	b299      	uxth	r1, r3
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	681a      	ldr	r2, [r3, #0]
 8014e56:	89fb      	ldrh	r3, [r7, #14]
 8014e58:	1c58      	adds	r0, r3, #1
 8014e5a:	81f8      	strh	r0, [r7, #14]
 8014e5c:	4413      	add	r3, r2
 8014e5e:	b2ca      	uxtb	r2, r1
 8014e60:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	6999      	ldr	r1, [r3, #24]
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	681a      	ldr	r2, [r3, #0]
 8014e6a:	89fb      	ldrh	r3, [r7, #14]
 8014e6c:	1c58      	adds	r0, r3, #1
 8014e6e:	81f8      	strh	r0, [r7, #14]
 8014e70:	4413      	add	r3, r2
 8014e72:	b2ca      	uxtb	r2, r1
 8014e74:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	699b      	ldr	r3, [r3, #24]
 8014e7a:	0a19      	lsrs	r1, r3, #8
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	681a      	ldr	r2, [r3, #0]
 8014e80:	89fb      	ldrh	r3, [r7, #14]
 8014e82:	1c58      	adds	r0, r3, #1
 8014e84:	81f8      	strh	r0, [r7, #14]
 8014e86:	4413      	add	r3, r2
 8014e88:	b2ca      	uxtb	r2, r1
 8014e8a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	699b      	ldr	r3, [r3, #24]
 8014e90:	0c19      	lsrs	r1, r3, #16
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	681a      	ldr	r2, [r3, #0]
 8014e96:	89fb      	ldrh	r3, [r7, #14]
 8014e98:	1c58      	adds	r0, r3, #1
 8014e9a:	81f8      	strh	r0, [r7, #14]
 8014e9c:	4413      	add	r3, r2
 8014e9e:	b2ca      	uxtb	r2, r1
 8014ea0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	699b      	ldr	r3, [r3, #24]
 8014ea6:	0e19      	lsrs	r1, r3, #24
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	681a      	ldr	r2, [r3, #0]
 8014eac:	89fb      	ldrh	r3, [r7, #14]
 8014eae:	1c58      	adds	r0, r3, #1
 8014eb0:	81f8      	strh	r0, [r7, #14]
 8014eb2:	4413      	add	r3, r2
 8014eb4:	b2ca      	uxtb	r2, r1
 8014eb6:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014eb8:	89fb      	ldrh	r3, [r7, #14]
 8014eba:	b2da      	uxtb	r2, r3
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014ec0:	2300      	movs	r3, #0
}
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	3710      	adds	r7, #16
 8014ec6:	46bd      	mov	sp, r7
 8014ec8:	bd80      	pop	{r7, pc}

08014eca <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8014eca:	b580      	push	{r7, lr}
 8014ecc:	b084      	sub	sp, #16
 8014ece:	af00      	add	r7, sp, #0
 8014ed0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d003      	beq.n	8014ee0 <LoRaMacSerializerData+0x16>
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d101      	bne.n	8014ee4 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014ee0:	2301      	movs	r3, #1
 8014ee2:	e0e5      	b.n	80150b0 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8014ee8:	2308      	movs	r3, #8
 8014eea:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	7b1b      	ldrb	r3, [r3, #12]
 8014ef0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014ef4:	b2db      	uxtb	r3, r3
 8014ef6:	b29a      	uxth	r2, r3
 8014ef8:	89bb      	ldrh	r3, [r7, #12]
 8014efa:	4413      	add	r3, r2
 8014efc:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d002      	beq.n	8014f0e <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8014f08:	89bb      	ldrh	r3, [r7, #12]
 8014f0a:	3301      	adds	r3, #1
 8014f0c:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f14:	b29a      	uxth	r2, r3
 8014f16:	89bb      	ldrh	r3, [r7, #12]
 8014f18:	4413      	add	r3, r2
 8014f1a:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8014f1c:	89bb      	ldrh	r3, [r7, #12]
 8014f1e:	3304      	adds	r3, #4
 8014f20:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	791b      	ldrb	r3, [r3, #4]
 8014f26:	b29b      	uxth	r3, r3
 8014f28:	89ba      	ldrh	r2, [r7, #12]
 8014f2a:	429a      	cmp	r2, r3
 8014f2c:	d901      	bls.n	8014f32 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014f2e:	2302      	movs	r3, #2
 8014f30:	e0be      	b.n	80150b0 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	681a      	ldr	r2, [r3, #0]
 8014f36:	89fb      	ldrh	r3, [r7, #14]
 8014f38:	1c59      	adds	r1, r3, #1
 8014f3a:	81f9      	strh	r1, [r7, #14]
 8014f3c:	4413      	add	r3, r2
 8014f3e:	687a      	ldr	r2, [r7, #4]
 8014f40:	7952      	ldrb	r2, [r2, #5]
 8014f42:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	6899      	ldr	r1, [r3, #8]
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	681a      	ldr	r2, [r3, #0]
 8014f4c:	89fb      	ldrh	r3, [r7, #14]
 8014f4e:	1c58      	adds	r0, r3, #1
 8014f50:	81f8      	strh	r0, [r7, #14]
 8014f52:	4413      	add	r3, r2
 8014f54:	b2ca      	uxtb	r2, r1
 8014f56:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	689b      	ldr	r3, [r3, #8]
 8014f5c:	0a19      	lsrs	r1, r3, #8
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	681a      	ldr	r2, [r3, #0]
 8014f62:	89fb      	ldrh	r3, [r7, #14]
 8014f64:	1c58      	adds	r0, r3, #1
 8014f66:	81f8      	strh	r0, [r7, #14]
 8014f68:	4413      	add	r3, r2
 8014f6a:	b2ca      	uxtb	r2, r1
 8014f6c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	689b      	ldr	r3, [r3, #8]
 8014f72:	0c19      	lsrs	r1, r3, #16
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	681a      	ldr	r2, [r3, #0]
 8014f78:	89fb      	ldrh	r3, [r7, #14]
 8014f7a:	1c58      	adds	r0, r3, #1
 8014f7c:	81f8      	strh	r0, [r7, #14]
 8014f7e:	4413      	add	r3, r2
 8014f80:	b2ca      	uxtb	r2, r1
 8014f82:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	689b      	ldr	r3, [r3, #8]
 8014f88:	0e19      	lsrs	r1, r3, #24
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	681a      	ldr	r2, [r3, #0]
 8014f8e:	89fb      	ldrh	r3, [r7, #14]
 8014f90:	1c58      	adds	r0, r3, #1
 8014f92:	81f8      	strh	r0, [r7, #14]
 8014f94:	4413      	add	r3, r2
 8014f96:	b2ca      	uxtb	r2, r1
 8014f98:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	681a      	ldr	r2, [r3, #0]
 8014f9e:	89fb      	ldrh	r3, [r7, #14]
 8014fa0:	1c59      	adds	r1, r3, #1
 8014fa2:	81f9      	strh	r1, [r7, #14]
 8014fa4:	4413      	add	r3, r2
 8014fa6:	687a      	ldr	r2, [r7, #4]
 8014fa8:	7b12      	ldrb	r2, [r2, #12]
 8014faa:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	89d9      	ldrh	r1, [r3, #14]
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	681a      	ldr	r2, [r3, #0]
 8014fb4:	89fb      	ldrh	r3, [r7, #14]
 8014fb6:	1c58      	adds	r0, r3, #1
 8014fb8:	81f8      	strh	r0, [r7, #14]
 8014fba:	4413      	add	r3, r2
 8014fbc:	b2ca      	uxtb	r2, r1
 8014fbe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	89db      	ldrh	r3, [r3, #14]
 8014fc4:	0a1b      	lsrs	r3, r3, #8
 8014fc6:	b299      	uxth	r1, r3
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	681a      	ldr	r2, [r3, #0]
 8014fcc:	89fb      	ldrh	r3, [r7, #14]
 8014fce:	1c58      	adds	r0, r3, #1
 8014fd0:	81f8      	strh	r0, [r7, #14]
 8014fd2:	4413      	add	r3, r2
 8014fd4:	b2ca      	uxtb	r2, r1
 8014fd6:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	681a      	ldr	r2, [r3, #0]
 8014fdc:	89fb      	ldrh	r3, [r7, #14]
 8014fde:	18d0      	adds	r0, r2, r3
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	f103 0110 	add.w	r1, r3, #16
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	7b1b      	ldrb	r3, [r3, #12]
 8014fea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014fee:	b2db      	uxtb	r3, r3
 8014ff0:	b29b      	uxth	r3, r3
 8014ff2:	461a      	mov	r2, r3
 8014ff4:	f003 ff45 	bl	8018e82 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	7b1b      	ldrb	r3, [r3, #12]
 8014ffc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015000:	b2db      	uxtb	r3, r3
 8015002:	b29a      	uxth	r2, r3
 8015004:	89fb      	ldrh	r3, [r7, #14]
 8015006:	4413      	add	r3, r2
 8015008:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015010:	2b00      	cmp	r3, #0
 8015012:	d009      	beq.n	8015028 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	681a      	ldr	r2, [r3, #0]
 8015018:	89fb      	ldrh	r3, [r7, #14]
 801501a:	1c59      	adds	r1, r3, #1
 801501c:	81f9      	strh	r1, [r7, #14]
 801501e:	4413      	add	r3, r2
 8015020:	687a      	ldr	r2, [r7, #4]
 8015022:	f892 2020 	ldrb.w	r2, [r2, #32]
 8015026:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	681a      	ldr	r2, [r3, #0]
 801502c:	89fb      	ldrh	r3, [r7, #14]
 801502e:	18d0      	adds	r0, r2, r3
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801503a:	b29b      	uxth	r3, r3
 801503c:	461a      	mov	r2, r3
 801503e:	f003 ff20 	bl	8018e82 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015048:	b29a      	uxth	r2, r3
 801504a:	89fb      	ldrh	r3, [r7, #14]
 801504c:	4413      	add	r3, r2
 801504e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	681a      	ldr	r2, [r3, #0]
 8015058:	89fb      	ldrh	r3, [r7, #14]
 801505a:	1c58      	adds	r0, r3, #1
 801505c:	81f8      	strh	r0, [r7, #14]
 801505e:	4413      	add	r3, r2
 8015060:	b2ca      	uxtb	r2, r1
 8015062:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015068:	0a19      	lsrs	r1, r3, #8
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	681a      	ldr	r2, [r3, #0]
 801506e:	89fb      	ldrh	r3, [r7, #14]
 8015070:	1c58      	adds	r0, r3, #1
 8015072:	81f8      	strh	r0, [r7, #14]
 8015074:	4413      	add	r3, r2
 8015076:	b2ca      	uxtb	r2, r1
 8015078:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801507e:	0c19      	lsrs	r1, r3, #16
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	681a      	ldr	r2, [r3, #0]
 8015084:	89fb      	ldrh	r3, [r7, #14]
 8015086:	1c58      	adds	r0, r3, #1
 8015088:	81f8      	strh	r0, [r7, #14]
 801508a:	4413      	add	r3, r2
 801508c:	b2ca      	uxtb	r2, r1
 801508e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015094:	0e19      	lsrs	r1, r3, #24
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	681a      	ldr	r2, [r3, #0]
 801509a:	89fb      	ldrh	r3, [r7, #14]
 801509c:	1c58      	adds	r0, r3, #1
 801509e:	81f8      	strh	r0, [r7, #14]
 80150a0:	4413      	add	r3, r2
 80150a2:	b2ca      	uxtb	r2, r1
 80150a4:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80150a6:	89fb      	ldrh	r3, [r7, #14]
 80150a8:	b2da      	uxtb	r2, r3
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80150ae:	2300      	movs	r3, #0
}
 80150b0:	4618      	mov	r0, r3
 80150b2:	3710      	adds	r7, #16
 80150b4:	46bd      	mov	sp, r7
 80150b6:	bd80      	pop	{r7, pc}

080150b8 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80150b8:	b480      	push	{r7}
 80150ba:	b083      	sub	sp, #12
 80150bc:	af00      	add	r7, sp, #0
 80150be:	4603      	mov	r3, r0
 80150c0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80150c2:	79fb      	ldrb	r3, [r7, #7]
 80150c4:	2b05      	cmp	r3, #5
 80150c6:	d002      	beq.n	80150ce <RegionIsActive+0x16>
 80150c8:	2b08      	cmp	r3, #8
 80150ca:	d002      	beq.n	80150d2 <RegionIsActive+0x1a>
 80150cc:	e003      	b.n	80150d6 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80150ce:	2301      	movs	r3, #1
 80150d0:	e002      	b.n	80150d8 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 80150d2:	2301      	movs	r3, #1
 80150d4:	e000      	b.n	80150d8 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80150d6:	2300      	movs	r3, #0
        }
    }
}
 80150d8:	4618      	mov	r0, r3
 80150da:	370c      	adds	r7, #12
 80150dc:	46bd      	mov	sp, r7
 80150de:	bc80      	pop	{r7}
 80150e0:	4770      	bx	lr

080150e2 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80150e2:	b580      	push	{r7, lr}
 80150e4:	b084      	sub	sp, #16
 80150e6:	af00      	add	r7, sp, #0
 80150e8:	4603      	mov	r3, r0
 80150ea:	6039      	str	r1, [r7, #0]
 80150ec:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80150ee:	2300      	movs	r3, #0
 80150f0:	60bb      	str	r3, [r7, #8]
    switch( region )
 80150f2:	79fb      	ldrb	r3, [r7, #7]
 80150f4:	2b05      	cmp	r3, #5
 80150f6:	d002      	beq.n	80150fe <RegionGetPhyParam+0x1c>
 80150f8:	2b08      	cmp	r3, #8
 80150fa:	d006      	beq.n	801510a <RegionGetPhyParam+0x28>
 80150fc:	e00b      	b.n	8015116 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 80150fe:	6838      	ldr	r0, [r7, #0]
 8015100:	f001 fae8 	bl	80166d4 <RegionEU868GetPhyParam>
 8015104:	4603      	mov	r3, r0
 8015106:	60fb      	str	r3, [r7, #12]
 8015108:	e007      	b.n	801511a <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 801510a:	6838      	ldr	r0, [r7, #0]
 801510c:	f002 fcb6 	bl	8017a7c <RegionUS915GetPhyParam>
 8015110:	4603      	mov	r3, r0
 8015112:	60fb      	str	r3, [r7, #12]
 8015114:	e001      	b.n	801511a <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	60fb      	str	r3, [r7, #12]
        }
    }
}
 801511a:	68fb      	ldr	r3, [r7, #12]
 801511c:	4618      	mov	r0, r3
 801511e:	3710      	adds	r7, #16
 8015120:	46bd      	mov	sp, r7
 8015122:	bd80      	pop	{r7, pc}

08015124 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8015124:	b580      	push	{r7, lr}
 8015126:	b082      	sub	sp, #8
 8015128:	af00      	add	r7, sp, #0
 801512a:	4603      	mov	r3, r0
 801512c:	6039      	str	r1, [r7, #0]
 801512e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015130:	79fb      	ldrb	r3, [r7, #7]
 8015132:	2b05      	cmp	r3, #5
 8015134:	d002      	beq.n	801513c <RegionSetBandTxDone+0x18>
 8015136:	2b08      	cmp	r3, #8
 8015138:	d004      	beq.n	8015144 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 801513a:	e007      	b.n	801514c <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 801513c:	6838      	ldr	r0, [r7, #0]
 801513e:	f001 fc15 	bl	801696c <RegionEU868SetBandTxDone>
 8015142:	e003      	b.n	801514c <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 8015144:	6838      	ldr	r0, [r7, #0]
 8015146:	f002 fdfb 	bl	8017d40 <RegionUS915SetBandTxDone>
 801514a:	bf00      	nop
        }
    }
}
 801514c:	3708      	adds	r7, #8
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}

08015152 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8015152:	b580      	push	{r7, lr}
 8015154:	b082      	sub	sp, #8
 8015156:	af00      	add	r7, sp, #0
 8015158:	4603      	mov	r3, r0
 801515a:	6039      	str	r1, [r7, #0]
 801515c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801515e:	79fb      	ldrb	r3, [r7, #7]
 8015160:	2b05      	cmp	r3, #5
 8015162:	d002      	beq.n	801516a <RegionInitDefaults+0x18>
 8015164:	2b08      	cmp	r3, #8
 8015166:	d004      	beq.n	8015172 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015168:	e007      	b.n	801517a <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 801516a:	6838      	ldr	r0, [r7, #0]
 801516c:	f001 fc2a 	bl	80169c4 <RegionEU868InitDefaults>
 8015170:	e003      	b.n	801517a <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8015172:	6838      	ldr	r0, [r7, #0]
 8015174:	f002 fe10 	bl	8017d98 <RegionUS915InitDefaults>
 8015178:	bf00      	nop
        }
    }
}
 801517a:	bf00      	nop
 801517c:	3708      	adds	r7, #8
 801517e:	46bd      	mov	sp, r7
 8015180:	bd80      	pop	{r7, pc}

08015182 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015182:	b580      	push	{r7, lr}
 8015184:	b082      	sub	sp, #8
 8015186:	af00      	add	r7, sp, #0
 8015188:	4603      	mov	r3, r0
 801518a:	6039      	str	r1, [r7, #0]
 801518c:	71fb      	strb	r3, [r7, #7]
 801518e:	4613      	mov	r3, r2
 8015190:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8015192:	79fb      	ldrb	r3, [r7, #7]
 8015194:	2b05      	cmp	r3, #5
 8015196:	d002      	beq.n	801519e <RegionVerify+0x1c>
 8015198:	2b08      	cmp	r3, #8
 801519a:	d007      	beq.n	80151ac <RegionVerify+0x2a>
 801519c:	e00d      	b.n	80151ba <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 801519e:	79bb      	ldrb	r3, [r7, #6]
 80151a0:	4619      	mov	r1, r3
 80151a2:	6838      	ldr	r0, [r7, #0]
 80151a4:	f001 fcac 	bl	8016b00 <RegionEU868Verify>
 80151a8:	4603      	mov	r3, r0
 80151aa:	e007      	b.n	80151bc <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80151ac:	79bb      	ldrb	r3, [r7, #6]
 80151ae:	4619      	mov	r1, r3
 80151b0:	6838      	ldr	r0, [r7, #0]
 80151b2:	f002 ff23 	bl	8017ffc <RegionUS915Verify>
 80151b6:	4603      	mov	r3, r0
 80151b8:	e000      	b.n	80151bc <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 80151ba:	2300      	movs	r3, #0
        }
    }
}
 80151bc:	4618      	mov	r0, r3
 80151be:	3708      	adds	r7, #8
 80151c0:	46bd      	mov	sp, r7
 80151c2:	bd80      	pop	{r7, pc}

080151c4 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b082      	sub	sp, #8
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	4603      	mov	r3, r0
 80151cc:	6039      	str	r1, [r7, #0]
 80151ce:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80151d0:	79fb      	ldrb	r3, [r7, #7]
 80151d2:	2b05      	cmp	r3, #5
 80151d4:	d002      	beq.n	80151dc <RegionApplyCFList+0x18>
 80151d6:	2b08      	cmp	r3, #8
 80151d8:	d004      	beq.n	80151e4 <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 80151da:	e007      	b.n	80151ec <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 80151dc:	6838      	ldr	r0, [r7, #0]
 80151de:	f001 fd0b 	bl	8016bf8 <RegionEU868ApplyCFList>
 80151e2:	e003      	b.n	80151ec <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 80151e4:	6838      	ldr	r0, [r7, #0]
 80151e6:	f002 ff71 	bl	80180cc <RegionUS915ApplyCFList>
 80151ea:	bf00      	nop
        }
    }
}
 80151ec:	bf00      	nop
 80151ee:	3708      	adds	r7, #8
 80151f0:	46bd      	mov	sp, r7
 80151f2:	bd80      	pop	{r7, pc}

080151f4 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b082      	sub	sp, #8
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	4603      	mov	r3, r0
 80151fc:	6039      	str	r1, [r7, #0]
 80151fe:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015200:	79fb      	ldrb	r3, [r7, #7]
 8015202:	2b05      	cmp	r3, #5
 8015204:	d002      	beq.n	801520c <RegionChanMaskSet+0x18>
 8015206:	2b08      	cmp	r3, #8
 8015208:	d005      	beq.n	8015216 <RegionChanMaskSet+0x22>
 801520a:	e009      	b.n	8015220 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 801520c:	6838      	ldr	r0, [r7, #0]
 801520e:	f001 fd67 	bl	8016ce0 <RegionEU868ChanMaskSet>
 8015212:	4603      	mov	r3, r0
 8015214:	e005      	b.n	8015222 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8015216:	6838      	ldr	r0, [r7, #0]
 8015218:	f002 ffce 	bl	80181b8 <RegionUS915ChanMaskSet>
 801521c:	4603      	mov	r3, r0
 801521e:	e000      	b.n	8015222 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8015220:	2300      	movs	r3, #0
        }
    }
}
 8015222:	4618      	mov	r0, r3
 8015224:	3708      	adds	r7, #8
 8015226:	46bd      	mov	sp, r7
 8015228:	bd80      	pop	{r7, pc}

0801522a <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801522a:	b580      	push	{r7, lr}
 801522c:	b082      	sub	sp, #8
 801522e:	af00      	add	r7, sp, #0
 8015230:	603b      	str	r3, [r7, #0]
 8015232:	4603      	mov	r3, r0
 8015234:	71fb      	strb	r3, [r7, #7]
 8015236:	460b      	mov	r3, r1
 8015238:	71bb      	strb	r3, [r7, #6]
 801523a:	4613      	mov	r3, r2
 801523c:	717b      	strb	r3, [r7, #5]
    switch( region )
 801523e:	79fb      	ldrb	r3, [r7, #7]
 8015240:	2b05      	cmp	r3, #5
 8015242:	d002      	beq.n	801524a <RegionComputeRxWindowParameters+0x20>
 8015244:	2b08      	cmp	r3, #8
 8015246:	d008      	beq.n	801525a <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8015248:	e00f      	b.n	801526a <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 801524a:	7979      	ldrb	r1, [r7, #5]
 801524c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015250:	693b      	ldr	r3, [r7, #16]
 8015252:	683a      	ldr	r2, [r7, #0]
 8015254:	f001 fd6e 	bl	8016d34 <RegionEU868ComputeRxWindowParameters>
 8015258:	e007      	b.n	801526a <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801525a:	7979      	ldrb	r1, [r7, #5]
 801525c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015260:	693b      	ldr	r3, [r7, #16]
 8015262:	683a      	ldr	r2, [r7, #0]
 8015264:	f003 f812 	bl	801828c <RegionUS915ComputeRxWindowParameters>
 8015268:	bf00      	nop
        }
    }
}
 801526a:	bf00      	nop
 801526c:	3708      	adds	r7, #8
 801526e:	46bd      	mov	sp, r7
 8015270:	bd80      	pop	{r7, pc}

08015272 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015272:	b580      	push	{r7, lr}
 8015274:	b084      	sub	sp, #16
 8015276:	af00      	add	r7, sp, #0
 8015278:	4603      	mov	r3, r0
 801527a:	60b9      	str	r1, [r7, #8]
 801527c:	607a      	str	r2, [r7, #4]
 801527e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015280:	7bfb      	ldrb	r3, [r7, #15]
 8015282:	2b05      	cmp	r3, #5
 8015284:	d002      	beq.n	801528c <RegionRxConfig+0x1a>
 8015286:	2b08      	cmp	r3, #8
 8015288:	d006      	beq.n	8015298 <RegionRxConfig+0x26>
 801528a:	e00b      	b.n	80152a4 <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 801528c:	6879      	ldr	r1, [r7, #4]
 801528e:	68b8      	ldr	r0, [r7, #8]
 8015290:	f001 fdaa 	bl	8016de8 <RegionEU868RxConfig>
 8015294:	4603      	mov	r3, r0
 8015296:	e006      	b.n	80152a6 <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8015298:	6879      	ldr	r1, [r7, #4]
 801529a:	68b8      	ldr	r0, [r7, #8]
 801529c:	f003 f840 	bl	8018320 <RegionUS915RxConfig>
 80152a0:	4603      	mov	r3, r0
 80152a2:	e000      	b.n	80152a6 <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 80152a4:	2300      	movs	r3, #0
        }
    }
}
 80152a6:	4618      	mov	r0, r3
 80152a8:	3710      	adds	r7, #16
 80152aa:	46bd      	mov	sp, r7
 80152ac:	bd80      	pop	{r7, pc}

080152ae <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80152ae:	b580      	push	{r7, lr}
 80152b0:	b084      	sub	sp, #16
 80152b2:	af00      	add	r7, sp, #0
 80152b4:	60b9      	str	r1, [r7, #8]
 80152b6:	607a      	str	r2, [r7, #4]
 80152b8:	603b      	str	r3, [r7, #0]
 80152ba:	4603      	mov	r3, r0
 80152bc:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80152be:	7bfb      	ldrb	r3, [r7, #15]
 80152c0:	2b05      	cmp	r3, #5
 80152c2:	d002      	beq.n	80152ca <RegionTxConfig+0x1c>
 80152c4:	2b08      	cmp	r3, #8
 80152c6:	d007      	beq.n	80152d8 <RegionTxConfig+0x2a>
 80152c8:	e00d      	b.n	80152e6 <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 80152ca:	683a      	ldr	r2, [r7, #0]
 80152cc:	6879      	ldr	r1, [r7, #4]
 80152ce:	68b8      	ldr	r0, [r7, #8]
 80152d0:	f001 fe5a 	bl	8016f88 <RegionEU868TxConfig>
 80152d4:	4603      	mov	r3, r0
 80152d6:	e007      	b.n	80152e8 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80152d8:	683a      	ldr	r2, [r7, #0]
 80152da:	6879      	ldr	r1, [r7, #4]
 80152dc:	68b8      	ldr	r0, [r7, #8]
 80152de:	f003 f8a3 	bl	8018428 <RegionUS915TxConfig>
 80152e2:	4603      	mov	r3, r0
 80152e4:	e000      	b.n	80152e8 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80152e6:	2300      	movs	r3, #0
        }
    }
}
 80152e8:	4618      	mov	r0, r3
 80152ea:	3710      	adds	r7, #16
 80152ec:	46bd      	mov	sp, r7
 80152ee:	bd80      	pop	{r7, pc}

080152f0 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80152f0:	b580      	push	{r7, lr}
 80152f2:	b086      	sub	sp, #24
 80152f4:	af02      	add	r7, sp, #8
 80152f6:	60b9      	str	r1, [r7, #8]
 80152f8:	607a      	str	r2, [r7, #4]
 80152fa:	603b      	str	r3, [r7, #0]
 80152fc:	4603      	mov	r3, r0
 80152fe:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015300:	7bfb      	ldrb	r3, [r7, #15]
 8015302:	2b05      	cmp	r3, #5
 8015304:	d002      	beq.n	801530c <RegionLinkAdrReq+0x1c>
 8015306:	2b08      	cmp	r3, #8
 8015308:	d00a      	beq.n	8015320 <RegionLinkAdrReq+0x30>
 801530a:	e013      	b.n	8015334 <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 801530c:	69fb      	ldr	r3, [r7, #28]
 801530e:	9300      	str	r3, [sp, #0]
 8015310:	69bb      	ldr	r3, [r7, #24]
 8015312:	683a      	ldr	r2, [r7, #0]
 8015314:	6879      	ldr	r1, [r7, #4]
 8015316:	68b8      	ldr	r0, [r7, #8]
 8015318:	f001 ff06 	bl	8017128 <RegionEU868LinkAdrReq>
 801531c:	4603      	mov	r3, r0
 801531e:	e00a      	b.n	8015336 <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8015320:	69fb      	ldr	r3, [r7, #28]
 8015322:	9300      	str	r3, [sp, #0]
 8015324:	69bb      	ldr	r3, [r7, #24]
 8015326:	683a      	ldr	r2, [r7, #0]
 8015328:	6879      	ldr	r1, [r7, #4]
 801532a:	68b8      	ldr	r0, [r7, #8]
 801532c:	f003 f928 	bl	8018580 <RegionUS915LinkAdrReq>
 8015330:	4603      	mov	r3, r0
 8015332:	e000      	b.n	8015336 <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8015334:	2300      	movs	r3, #0
        }
    }
}
 8015336:	4618      	mov	r0, r3
 8015338:	3710      	adds	r7, #16
 801533a:	46bd      	mov	sp, r7
 801533c:	bd80      	pop	{r7, pc}

0801533e <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 801533e:	b580      	push	{r7, lr}
 8015340:	b082      	sub	sp, #8
 8015342:	af00      	add	r7, sp, #0
 8015344:	4603      	mov	r3, r0
 8015346:	6039      	str	r1, [r7, #0]
 8015348:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801534a:	79fb      	ldrb	r3, [r7, #7]
 801534c:	2b05      	cmp	r3, #5
 801534e:	d002      	beq.n	8015356 <RegionRxParamSetupReq+0x18>
 8015350:	2b08      	cmp	r3, #8
 8015352:	d005      	beq.n	8015360 <RegionRxParamSetupReq+0x22>
 8015354:	e009      	b.n	801536a <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8015356:	6838      	ldr	r0, [r7, #0]
 8015358:	f002 f808 	bl	801736c <RegionEU868RxParamSetupReq>
 801535c:	4603      	mov	r3, r0
 801535e:	e005      	b.n	801536c <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8015360:	6838      	ldr	r0, [r7, #0]
 8015362:	f003 fb31 	bl	80189c8 <RegionUS915RxParamSetupReq>
 8015366:	4603      	mov	r3, r0
 8015368:	e000      	b.n	801536c <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801536a:	2300      	movs	r3, #0
        }
    }
}
 801536c:	4618      	mov	r0, r3
 801536e:	3708      	adds	r7, #8
 8015370:	46bd      	mov	sp, r7
 8015372:	bd80      	pop	{r7, pc}

08015374 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b082      	sub	sp, #8
 8015378:	af00      	add	r7, sp, #0
 801537a:	4603      	mov	r3, r0
 801537c:	6039      	str	r1, [r7, #0]
 801537e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015380:	79fb      	ldrb	r3, [r7, #7]
 8015382:	2b05      	cmp	r3, #5
 8015384:	d002      	beq.n	801538c <RegionNewChannelReq+0x18>
 8015386:	2b08      	cmp	r3, #8
 8015388:	d005      	beq.n	8015396 <RegionNewChannelReq+0x22>
 801538a:	e009      	b.n	80153a0 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 801538c:	6838      	ldr	r0, [r7, #0]
 801538e:	f002 f82b 	bl	80173e8 <RegionEU868NewChannelReq>
 8015392:	4603      	mov	r3, r0
 8015394:	e005      	b.n	80153a2 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8015396:	6838      	ldr	r0, [r7, #0]
 8015398:	f003 fb62 	bl	8018a60 <RegionUS915NewChannelReq>
 801539c:	4603      	mov	r3, r0
 801539e:	e000      	b.n	80153a2 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 80153a0:	2300      	movs	r3, #0
        }
    }
}
 80153a2:	4618      	mov	r0, r3
 80153a4:	3708      	adds	r7, #8
 80153a6:	46bd      	mov	sp, r7
 80153a8:	bd80      	pop	{r7, pc}

080153aa <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80153aa:	b580      	push	{r7, lr}
 80153ac:	b082      	sub	sp, #8
 80153ae:	af00      	add	r7, sp, #0
 80153b0:	4603      	mov	r3, r0
 80153b2:	6039      	str	r1, [r7, #0]
 80153b4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80153b6:	79fb      	ldrb	r3, [r7, #7]
 80153b8:	2b05      	cmp	r3, #5
 80153ba:	d002      	beq.n	80153c2 <RegionTxParamSetupReq+0x18>
 80153bc:	2b08      	cmp	r3, #8
 80153be:	d005      	beq.n	80153cc <RegionTxParamSetupReq+0x22>
 80153c0:	e009      	b.n	80153d6 <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 80153c2:	6838      	ldr	r0, [r7, #0]
 80153c4:	f002 f86e 	bl	80174a4 <RegionEU868TxParamSetupReq>
 80153c8:	4603      	mov	r3, r0
 80153ca:	e005      	b.n	80153d8 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 80153cc:	6838      	ldr	r0, [r7, #0]
 80153ce:	f003 fb52 	bl	8018a76 <RegionUS915TxParamSetupReq>
 80153d2:	4603      	mov	r3, r0
 80153d4:	e000      	b.n	80153d8 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80153d6:	2300      	movs	r3, #0
        }
    }
}
 80153d8:	4618      	mov	r0, r3
 80153da:	3708      	adds	r7, #8
 80153dc:	46bd      	mov	sp, r7
 80153de:	bd80      	pop	{r7, pc}

080153e0 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80153e0:	b580      	push	{r7, lr}
 80153e2:	b082      	sub	sp, #8
 80153e4:	af00      	add	r7, sp, #0
 80153e6:	4603      	mov	r3, r0
 80153e8:	6039      	str	r1, [r7, #0]
 80153ea:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80153ec:	79fb      	ldrb	r3, [r7, #7]
 80153ee:	2b05      	cmp	r3, #5
 80153f0:	d002      	beq.n	80153f8 <RegionDlChannelReq+0x18>
 80153f2:	2b08      	cmp	r3, #8
 80153f4:	d005      	beq.n	8015402 <RegionDlChannelReq+0x22>
 80153f6:	e009      	b.n	801540c <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 80153f8:	6838      	ldr	r0, [r7, #0]
 80153fa:	f002 f85f 	bl	80174bc <RegionEU868DlChannelReq>
 80153fe:	4603      	mov	r3, r0
 8015400:	e005      	b.n	801540e <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8015402:	6838      	ldr	r0, [r7, #0]
 8015404:	f003 fb42 	bl	8018a8c <RegionUS915DlChannelReq>
 8015408:	4603      	mov	r3, r0
 801540a:	e000      	b.n	801540e <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 801540c:	2300      	movs	r3, #0
        }
    }
}
 801540e:	4618      	mov	r0, r3
 8015410:	3708      	adds	r7, #8
 8015412:	46bd      	mov	sp, r7
 8015414:	bd80      	pop	{r7, pc}

08015416 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8015416:	b580      	push	{r7, lr}
 8015418:	b082      	sub	sp, #8
 801541a:	af00      	add	r7, sp, #0
 801541c:	4603      	mov	r3, r0
 801541e:	71fb      	strb	r3, [r7, #7]
 8015420:	460b      	mov	r3, r1
 8015422:	71bb      	strb	r3, [r7, #6]
 8015424:	4613      	mov	r3, r2
 8015426:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015428:	79fb      	ldrb	r3, [r7, #7]
 801542a:	2b05      	cmp	r3, #5
 801542c:	d002      	beq.n	8015434 <RegionAlternateDr+0x1e>
 801542e:	2b08      	cmp	r3, #8
 8015430:	d009      	beq.n	8015446 <RegionAlternateDr+0x30>
 8015432:	e011      	b.n	8015458 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8015434:	797a      	ldrb	r2, [r7, #5]
 8015436:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801543a:	4611      	mov	r1, r2
 801543c:	4618      	mov	r0, r3
 801543e:	f002 f881 	bl	8017544 <RegionEU868AlternateDr>
 8015442:	4603      	mov	r3, r0
 8015444:	e009      	b.n	801545a <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8015446:	797a      	ldrb	r2, [r7, #5]
 8015448:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801544c:	4611      	mov	r1, r2
 801544e:	4618      	mov	r0, r3
 8015450:	f003 fb28 	bl	8018aa4 <RegionUS915AlternateDr>
 8015454:	4603      	mov	r3, r0
 8015456:	e000      	b.n	801545a <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8015458:	2300      	movs	r3, #0
        }
    }
}
 801545a:	4618      	mov	r0, r3
 801545c:	3708      	adds	r7, #8
 801545e:	46bd      	mov	sp, r7
 8015460:	bd80      	pop	{r7, pc}

08015462 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015462:	b580      	push	{r7, lr}
 8015464:	b084      	sub	sp, #16
 8015466:	af00      	add	r7, sp, #0
 8015468:	60b9      	str	r1, [r7, #8]
 801546a:	607a      	str	r2, [r7, #4]
 801546c:	603b      	str	r3, [r7, #0]
 801546e:	4603      	mov	r3, r0
 8015470:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015472:	7bfb      	ldrb	r3, [r7, #15]
 8015474:	2b05      	cmp	r3, #5
 8015476:	d002      	beq.n	801547e <RegionNextChannel+0x1c>
 8015478:	2b08      	cmp	r3, #8
 801547a:	d008      	beq.n	801548e <RegionNextChannel+0x2c>
 801547c:	e00f      	b.n	801549e <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 801547e:	69bb      	ldr	r3, [r7, #24]
 8015480:	683a      	ldr	r2, [r7, #0]
 8015482:	6879      	ldr	r1, [r7, #4]
 8015484:	68b8      	ldr	r0, [r7, #8]
 8015486:	f002 f86d 	bl	8017564 <RegionEU868NextChannel>
 801548a:	4603      	mov	r3, r0
 801548c:	e008      	b.n	80154a0 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 801548e:	69bb      	ldr	r3, [r7, #24]
 8015490:	683a      	ldr	r2, [r7, #0]
 8015492:	6879      	ldr	r1, [r7, #4]
 8015494:	68b8      	ldr	r0, [r7, #8]
 8015496:	f003 fb41 	bl	8018b1c <RegionUS915NextChannel>
 801549a:	4603      	mov	r3, r0
 801549c:	e000      	b.n	80154a0 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801549e:	2309      	movs	r3, #9
        }
    }
}
 80154a0:	4618      	mov	r0, r3
 80154a2:	3710      	adds	r7, #16
 80154a4:	46bd      	mov	sp, r7
 80154a6:	bd80      	pop	{r7, pc}

080154a8 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 80154a8:	b580      	push	{r7, lr}
 80154aa:	b082      	sub	sp, #8
 80154ac:	af00      	add	r7, sp, #0
 80154ae:	4603      	mov	r3, r0
 80154b0:	6039      	str	r1, [r7, #0]
 80154b2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80154b4:	79fb      	ldrb	r3, [r7, #7]
 80154b6:	2b05      	cmp	r3, #5
 80154b8:	d002      	beq.n	80154c0 <RegionSetContinuousWave+0x18>
 80154ba:	2b08      	cmp	r3, #8
 80154bc:	d004      	beq.n	80154c8 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 80154be:	e007      	b.n	80154d0 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 80154c0:	6838      	ldr	r0, [r7, #0]
 80154c2:	f002 f9c9 	bl	8017858 <RegionEU868SetContinuousWave>
 80154c6:	e003      	b.n	80154d0 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 80154c8:	6838      	ldr	r0, [r7, #0]
 80154ca:	f003 fc1b 	bl	8018d04 <RegionUS915SetContinuousWave>
 80154ce:	bf00      	nop
        }
    }
}
 80154d0:	bf00      	nop
 80154d2:	3708      	adds	r7, #8
 80154d4:	46bd      	mov	sp, r7
 80154d6:	bd80      	pop	{r7, pc}

080154d8 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80154d8:	b590      	push	{r4, r7, lr}
 80154da:	b083      	sub	sp, #12
 80154dc:	af00      	add	r7, sp, #0
 80154de:	4604      	mov	r4, r0
 80154e0:	4608      	mov	r0, r1
 80154e2:	4611      	mov	r1, r2
 80154e4:	461a      	mov	r2, r3
 80154e6:	4623      	mov	r3, r4
 80154e8:	71fb      	strb	r3, [r7, #7]
 80154ea:	4603      	mov	r3, r0
 80154ec:	71bb      	strb	r3, [r7, #6]
 80154ee:	460b      	mov	r3, r1
 80154f0:	717b      	strb	r3, [r7, #5]
 80154f2:	4613      	mov	r3, r2
 80154f4:	713b      	strb	r3, [r7, #4]
    switch( region )
 80154f6:	79fb      	ldrb	r3, [r7, #7]
 80154f8:	2b05      	cmp	r3, #5
 80154fa:	d002      	beq.n	8015502 <RegionApplyDrOffset+0x2a>
 80154fc:	2b08      	cmp	r3, #8
 80154fe:	d00a      	beq.n	8015516 <RegionApplyDrOffset+0x3e>
 8015500:	e013      	b.n	801552a <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8015502:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8015506:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801550a:	79bb      	ldrb	r3, [r7, #6]
 801550c:	4618      	mov	r0, r3
 801550e:	f002 f9f1 	bl	80178f4 <RegionEU868ApplyDrOffset>
 8015512:	4603      	mov	r3, r0
 8015514:	e00a      	b.n	801552c <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8015516:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801551a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801551e:	79bb      	ldrb	r3, [r7, #6]
 8015520:	4618      	mov	r0, r3
 8015522:	f003 fc45 	bl	8018db0 <RegionUS915ApplyDrOffset>
 8015526:	4603      	mov	r3, r0
 8015528:	e000      	b.n	801552c <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801552a:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801552c:	4618      	mov	r0, r3
 801552e:	370c      	adds	r7, #12
 8015530:	46bd      	mov	sp, r7
 8015532:	bd90      	pop	{r4, r7, pc}

08015534 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8015534:	b480      	push	{r7}
 8015536:	b083      	sub	sp, #12
 8015538:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801553a:	4b04      	ldr	r3, [pc, #16]	; (801554c <RegionGetVersion+0x18>)
 801553c:	607b      	str	r3, [r7, #4]

    return version;
 801553e:	687b      	ldr	r3, [r7, #4]
}
 8015540:	4618      	mov	r0, r3
 8015542:	370c      	adds	r7, #12
 8015544:	46bd      	mov	sp, r7
 8015546:	bc80      	pop	{r7}
 8015548:	4770      	bx	lr
 801554a:	bf00      	nop
 801554c:	01000300 	.word	0x01000300

08015550 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8015550:	b480      	push	{r7}
 8015552:	b087      	sub	sp, #28
 8015554:	af00      	add	r7, sp, #0
 8015556:	4603      	mov	r3, r0
 8015558:	60b9      	str	r1, [r7, #8]
 801555a:	607a      	str	r2, [r7, #4]
 801555c:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801555e:	68bb      	ldr	r3, [r7, #8]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d002      	beq.n	801556a <FindAvailable125kHzChannels+0x1a>
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	2b00      	cmp	r3, #0
 8015568:	d101      	bne.n	801556e <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801556a:	2303      	movs	r3, #3
 801556c:	e021      	b.n	80155b2 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	2200      	movs	r2, #0
 8015572:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8015574:	2300      	movs	r3, #0
 8015576:	75fb      	strb	r3, [r7, #23]
 8015578:	e017      	b.n	80155aa <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 801557a:	89fa      	ldrh	r2, [r7, #14]
 801557c:	7dfb      	ldrb	r3, [r7, #23]
 801557e:	fa42 f303 	asr.w	r3, r2, r3
 8015582:	f003 0301 	and.w	r3, r3, #1
 8015586:	2b00      	cmp	r3, #0
 8015588:	d00c      	beq.n	80155a4 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	781b      	ldrb	r3, [r3, #0]
 801558e:	461a      	mov	r2, r3
 8015590:	68bb      	ldr	r3, [r7, #8]
 8015592:	4413      	add	r3, r2
 8015594:	7dfa      	ldrb	r2, [r7, #23]
 8015596:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	781b      	ldrb	r3, [r3, #0]
 801559c:	3301      	adds	r3, #1
 801559e:	b2da      	uxtb	r2, r3
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80155a4:	7dfb      	ldrb	r3, [r7, #23]
 80155a6:	3301      	adds	r3, #1
 80155a8:	75fb      	strb	r3, [r7, #23]
 80155aa:	7dfb      	ldrb	r3, [r7, #23]
 80155ac:	2b07      	cmp	r3, #7
 80155ae:	d9e4      	bls.n	801557a <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 80155b0:	2300      	movs	r3, #0
}
 80155b2:	4618      	mov	r0, r3
 80155b4:	371c      	adds	r7, #28
 80155b6:	46bd      	mov	sp, r7
 80155b8:	bc80      	pop	{r7}
 80155ba:	4770      	bx	lr

080155bc <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 80155bc:	b590      	push	{r4, r7, lr}
 80155be:	b089      	sub	sp, #36	; 0x24
 80155c0:	af00      	add	r7, sp, #0
 80155c2:	60f8      	str	r0, [r7, #12]
 80155c4:	60b9      	str	r1, [r7, #8]
 80155c6:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 80155c8:	2300      	movs	r3, #0
 80155ca:	617b      	str	r3, [r7, #20]
 80155cc:	2300      	movs	r3, #0
 80155ce:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 80155d0:	2300      	movs	r3, #0
 80155d2:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d005      	beq.n	80155e6 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 80155da:	68bb      	ldr	r3, [r7, #8]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d002      	beq.n	80155e6 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d101      	bne.n	80155ea <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80155e6:	2303      	movs	r3, #3
 80155e8:	e055      	b.n	8015696 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 80155ea:	68bb      	ldr	r3, [r7, #8]
 80155ec:	781b      	ldrb	r3, [r3, #0]
 80155ee:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 80155f0:	7f7b      	ldrb	r3, [r7, #29]
 80155f2:	085b      	lsrs	r3, r3, #1
 80155f4:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 80155f6:	7f7b      	ldrb	r3, [r7, #29]
 80155f8:	f003 0301 	and.w	r3, r3, #1
 80155fc:	b2db      	uxtb	r3, r3
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d107      	bne.n	8015612 <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8015602:	7f3b      	ldrb	r3, [r7, #28]
 8015604:	005b      	lsls	r3, r3, #1
 8015606:	68fa      	ldr	r2, [r7, #12]
 8015608:	4413      	add	r3, r2
 801560a:	881b      	ldrh	r3, [r3, #0]
 801560c:	b2db      	uxtb	r3, r3
 801560e:	83fb      	strh	r3, [r7, #30]
 8015610:	e006      	b.n	8015620 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8015612:	7f3b      	ldrb	r3, [r7, #28]
 8015614:	005b      	lsls	r3, r3, #1
 8015616:	68fa      	ldr	r2, [r7, #12]
 8015618:	4413      	add	r3, r2
 801561a:	881b      	ldrh	r3, [r3, #0]
 801561c:	0a1b      	lsrs	r3, r3, #8
 801561e:	83fb      	strh	r3, [r7, #30]
        }


        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8015620:	f107 0213 	add.w	r2, r7, #19
 8015624:	f107 0114 	add.w	r1, r7, #20
 8015628:	8bfb      	ldrh	r3, [r7, #30]
 801562a:	4618      	mov	r0, r3
 801562c:	f7ff ff90 	bl	8015550 <FindAvailable125kHzChannels>
 8015630:	4603      	mov	r3, r0
 8015632:	2b03      	cmp	r3, #3
 8015634:	d101      	bne.n	801563a <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8015636:	2303      	movs	r3, #3
 8015638:	e02d      	b.n	8015696 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 801563a:	7cfb      	ldrb	r3, [r7, #19]
 801563c:	2b00      	cmp	r3, #0
 801563e:	d011      	beq.n	8015664 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8015640:	7f7b      	ldrb	r3, [r7, #29]
 8015642:	00db      	lsls	r3, r3, #3
 8015644:	b2dc      	uxtb	r4, r3
 8015646:	7cfb      	ldrb	r3, [r7, #19]
 8015648:	3b01      	subs	r3, #1
 801564a:	4619      	mov	r1, r3
 801564c:	2000      	movs	r0, #0
 801564e:	f003 fc01 	bl	8018e54 <randr>
 8015652:	4603      	mov	r3, r0
 8015654:	3320      	adds	r3, #32
 8015656:	443b      	add	r3, r7
 8015658:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 801565c:	4423      	add	r3, r4
 801565e:	b2da      	uxtb	r2, r3
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8015664:	7f7b      	ldrb	r3, [r7, #29]
 8015666:	3301      	adds	r3, #1
 8015668:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 801566a:	7f7b      	ldrb	r3, [r7, #29]
 801566c:	2b07      	cmp	r3, #7
 801566e:	d901      	bls.n	8015674 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8015670:	2300      	movs	r3, #0
 8015672:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8015674:	7cfb      	ldrb	r3, [r7, #19]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d104      	bne.n	8015684 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 801567a:	68bb      	ldr	r3, [r7, #8]
 801567c:	781b      	ldrb	r3, [r3, #0]
 801567e:	7f7a      	ldrb	r2, [r7, #29]
 8015680:	429a      	cmp	r2, r3
 8015682:	d1b5      	bne.n	80155f0 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8015684:	7cfb      	ldrb	r3, [r7, #19]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d004      	beq.n	8015694 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 801568a:	68bb      	ldr	r3, [r7, #8]
 801568c:	7f7a      	ldrb	r2, [r7, #29]
 801568e:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8015690:	2300      	movs	r3, #0
 8015692:	e000      	b.n	8015696 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8015694:	2303      	movs	r3, #3
}
 8015696:	4618      	mov	r0, r3
 8015698:	3724      	adds	r7, #36	; 0x24
 801569a:	46bd      	mov	sp, r7
 801569c:	bd90      	pop	{r4, r7, pc}

0801569e <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 801569e:	b480      	push	{r7}
 80156a0:	b085      	sub	sp, #20
 80156a2:	af00      	add	r7, sp, #0
 80156a4:	4603      	mov	r3, r0
 80156a6:	60b9      	str	r1, [r7, #8]
 80156a8:	607a      	str	r2, [r7, #4]
 80156aa:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 80156ac:	7bfb      	ldrb	r3, [r7, #15]
 80156ae:	687a      	ldr	r2, [r7, #4]
 80156b0:	fb03 f202 	mul.w	r2, r3, r2
 80156b4:	68bb      	ldr	r3, [r7, #8]
 80156b6:	4413      	add	r3, r2
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	3714      	adds	r7, #20
 80156bc:	46bd      	mov	sp, r7
 80156be:	bc80      	pop	{r7}
 80156c0:	4770      	bx	lr

080156c2 <GetDutyCycle>:
        ( ( ( N ) + ( D ) - 1 ) / ( D ) ) :                                    \
        ( ( N ) / ( D ) )                                                      \
    )

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80156c2:	b480      	push	{r7}
 80156c4:	b087      	sub	sp, #28
 80156c6:	af00      	add	r7, sp, #0
 80156c8:	60f8      	str	r0, [r7, #12]
 80156ca:	4608      	mov	r0, r1
 80156cc:	4639      	mov	r1, r7
 80156ce:	e881 000c 	stmia.w	r1, {r2, r3}
 80156d2:	4603      	mov	r3, r0
 80156d4:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	881b      	ldrh	r3, [r3, #0]
 80156da:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80156dc:	7afb      	ldrb	r3, [r7, #11]
 80156de:	f083 0301 	eor.w	r3, r3, #1
 80156e2:	b2db      	uxtb	r3, r3
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d01b      	beq.n	8015720 <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 80156e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80156ec:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80156ee:	683b      	ldr	r3, [r7, #0]
 80156f0:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80156f4:	d202      	bcs.n	80156fc <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 80156f6:	2364      	movs	r3, #100	; 0x64
 80156f8:	82bb      	strh	r3, [r7, #20]
 80156fa:	e00b      	b.n	8015714 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80156fc:	683b      	ldr	r3, [r7, #0]
 80156fe:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8015702:	4293      	cmp	r3, r2
 8015704:	d803      	bhi.n	801570e <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8015706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801570a:	82bb      	strh	r3, [r7, #20]
 801570c:	e002      	b.n	8015714 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 801570e:	f242 7310 	movw	r3, #10000	; 0x2710
 8015712:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8015714:	8aba      	ldrh	r2, [r7, #20]
 8015716:	8afb      	ldrh	r3, [r7, #22]
 8015718:	4293      	cmp	r3, r2
 801571a:	bf38      	it	cc
 801571c:	4613      	movcc	r3, r2
 801571e:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8015720:	8afb      	ldrh	r3, [r7, #22]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d101      	bne.n	801572a <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 8015726:	2301      	movs	r3, #1
 8015728:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 801572a:	8afb      	ldrh	r3, [r7, #22]
}
 801572c:	4618      	mov	r0, r3
 801572e:	371c      	adds	r7, #28
 8015730:	46bd      	mov	sp, r7
 8015732:	bc80      	pop	{r7}
 8015734:	4770      	bx	lr
	...

08015738 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8015738:	b580      	push	{r7, lr}
 801573a:	b08e      	sub	sp, #56	; 0x38
 801573c:	af02      	add	r7, sp, #8
 801573e:	60f8      	str	r0, [r7, #12]
 8015740:	4608      	mov	r0, r1
 8015742:	4639      	mov	r1, r7
 8015744:	e881 000c 	stmia.w	r1, {r2, r3}
 8015748:	4603      	mov	r3, r0
 801574a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	881b      	ldrh	r3, [r3, #0]
 8015750:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8015752:	4b4b      	ldr	r3, [pc, #300]	; (8015880 <SetMaxTimeCredits+0x148>)
 8015754:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8015756:	463b      	mov	r3, r7
 8015758:	e893 0003 	ldmia.w	r3, {r0, r1}
 801575c:	f007 fa74 	bl	801cc48 <SysTimeToMs>
 8015760:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 8015762:	f107 0314 	add.w	r3, r7, #20
 8015766:	2200      	movs	r2, #0
 8015768:	601a      	str	r2, [r3, #0]
 801576a:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801576c:	7af9      	ldrb	r1, [r7, #11]
 801576e:	463b      	mov	r3, r7
 8015770:	cb0c      	ldmia	r3, {r2, r3}
 8015772:	68f8      	ldr	r0, [r7, #12]
 8015774:	f7ff ffa5 	bl	80156c2 <GetDutyCycle>
 8015778:	4603      	mov	r3, r0
 801577a:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 801577c:	7afb      	ldrb	r3, [r7, #11]
 801577e:	f083 0301 	eor.w	r3, r3, #1
 8015782:	b2db      	uxtb	r3, r3
 8015784:	2b00      	cmp	r3, #0
 8015786:	d062      	beq.n	801584e <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015788:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801578a:	2b64      	cmp	r3, #100	; 0x64
 801578c:	d105      	bne.n	801579a <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801578e:	4b3c      	ldr	r3, [pc, #240]	; (8015880 <SetMaxTimeCredits+0x148>)
 8015790:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8015792:	68fb      	ldr	r3, [r7, #12]
 8015794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015796:	609a      	str	r2, [r3, #8]
 8015798:	e00b      	b.n	80157b2 <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 801579a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801579c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80157a0:	d105      	bne.n	80157ae <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 80157a2:	4b38      	ldr	r3, [pc, #224]	; (8015884 <SetMaxTimeCredits+0x14c>)
 80157a4:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80157aa:	609a      	str	r2, [r3, #8]
 80157ac:	e001      	b.n	80157b2 <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 80157ae:	4b36      	ldr	r3, [pc, #216]	; (8015888 <SetMaxTimeCredits+0x150>)
 80157b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	689a      	ldr	r2, [r3, #8]
 80157b6:	f107 031c 	add.w	r3, r7, #28
 80157ba:	4611      	mov	r1, r2
 80157bc:	4618      	mov	r0, r3
 80157be:	f007 fa6b 	bl	801cc98 <SysTimeFromMs>
 80157c2:	f107 0014 	add.w	r0, r7, #20
 80157c6:	6a3b      	ldr	r3, [r7, #32]
 80157c8:	9300      	str	r3, [sp, #0]
 80157ca:	69fb      	ldr	r3, [r7, #28]
 80157cc:	463a      	mov	r2, r7
 80157ce:	ca06      	ldmia	r2, {r1, r2}
 80157d0:	f007 f97b 	bl	801caca <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80157d4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80157d8:	f083 0301 	eor.w	r3, r3, #1
 80157dc:	b2db      	uxtb	r3, r3
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d006      	beq.n	80157f0 <SetMaxTimeCredits+0xb8>
 80157e2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80157e6:	f083 0301 	eor.w	r3, r3, #1
 80157ea:	b2db      	uxtb	r3, r3
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d108      	bne.n	8015802 <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 80157f0:	68fb      	ldr	r3, [r7, #12]
 80157f2:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80157f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80157f6:	429a      	cmp	r2, r3
 80157f8:	d103      	bne.n	8015802 <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 80157fa:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80157fc:	4a23      	ldr	r2, [pc, #140]	; (801588c <SetMaxTimeCredits+0x154>)
 80157fe:	4293      	cmp	r3, r2
 8015800:	d92f      	bls.n	8015862 <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 8015802:	68fb      	ldr	r3, [r7, #12]
 8015804:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015806:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8015808:	683b      	ldr	r3, [r7, #0]
 801580a:	4a21      	ldr	r2, [pc, #132]	; (8015890 <SetMaxTimeCredits+0x158>)
 801580c:	4293      	cmp	r3, r2
 801580e:	d928      	bls.n	8015862 <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 8015810:	683b      	ldr	r3, [r7, #0]
 8015812:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8015816:	3b30      	subs	r3, #48	; 0x30
 8015818:	4a1e      	ldr	r2, [pc, #120]	; (8015894 <SetMaxTimeCredits+0x15c>)
 801581a:	fba2 2303 	umull	r2, r3, r2, r3
 801581e:	0c1b      	lsrs	r3, r3, #16
 8015820:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 8015822:	697b      	ldr	r3, [r7, #20]
 8015824:	4a1c      	ldr	r2, [pc, #112]	; (8015898 <SetMaxTimeCredits+0x160>)
 8015826:	fb02 f303 	mul.w	r3, r2, r3
 801582a:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 801582c:	697b      	ldr	r3, [r7, #20]
 801582e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8015832:	3330      	adds	r3, #48	; 0x30
 8015834:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 8015836:	2300      	movs	r3, #0
 8015838:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 801583a:	f107 0314 	add.w	r3, r7, #20
 801583e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015842:	f007 fa01 	bl	801cc48 <SysTimeToMs>
 8015846:	4602      	mov	r2, r0
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	609a      	str	r2, [r3, #8]
 801584c:	e009      	b.n	8015862 <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801584e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8015852:	f083 0301 	eor.w	r3, r3, #1
 8015856:	b2db      	uxtb	r3, r3
 8015858:	2b00      	cmp	r3, #0
 801585a:	d002      	beq.n	8015862 <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015860:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	685b      	ldr	r3, [r3, #4]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d102      	bne.n	8015870 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 801586a:	68fb      	ldr	r3, [r7, #12]
 801586c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801586e:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015874:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8015876:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 8015878:	4618      	mov	r0, r3
 801587a:	3730      	adds	r7, #48	; 0x30
 801587c:	46bd      	mov	sp, r7
 801587e:	bd80      	pop	{r7, pc}
 8015880:	001b7740 	.word	0x001b7740
 8015884:	0112a880 	.word	0x0112a880
 8015888:	02932e00 	.word	0x02932e00
 801588c:	0001517f 	.word	0x0001517f
 8015890:	0001ec2f 	.word	0x0001ec2f
 8015894:	c22e4507 	.word	0xc22e4507
 8015898:	00015180 	.word	0x00015180

0801589c <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801589c:	b580      	push	{r7, lr}
 801589e:	b086      	sub	sp, #24
 80158a0:	af02      	add	r7, sp, #8
 80158a2:	6078      	str	r0, [r7, #4]
 80158a4:	4608      	mov	r0, r1
 80158a6:	4611      	mov	r1, r2
 80158a8:	461a      	mov	r2, r3
 80158aa:	4603      	mov	r3, r0
 80158ac:	70fb      	strb	r3, [r7, #3]
 80158ae:	460b      	mov	r3, r1
 80158b0:	70bb      	strb	r3, [r7, #2]
 80158b2:	4613      	mov	r3, r2
 80158b4:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 80158b6:	78f9      	ldrb	r1, [r7, #3]
 80158b8:	787b      	ldrb	r3, [r7, #1]
 80158ba:	9301      	str	r3, [sp, #4]
 80158bc:	78bb      	ldrb	r3, [r7, #2]
 80158be:	9300      	str	r3, [sp, #0]
 80158c0:	f107 0318 	add.w	r3, r7, #24
 80158c4:	cb0c      	ldmia	r3, {r2, r3}
 80158c6:	6878      	ldr	r0, [r7, #4]
 80158c8:	f7ff ff36 	bl	8015738 <SetMaxTimeCredits>
 80158cc:	4603      	mov	r3, r0
 80158ce:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 80158d0:	78fb      	ldrb	r3, [r7, #3]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d00a      	beq.n	80158ec <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	685b      	ldr	r3, [r3, #4]
 80158da:	4618      	mov	r0, r3
 80158dc:	f007 fbfa 	bl	801d0d4 <UTIL_TIMER_GetElapsedTime>
 80158e0:	4602      	mov	r2, r0
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	68db      	ldr	r3, [r3, #12]
 80158e6:	441a      	add	r2, r3
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	68da      	ldr	r2, [r3, #12]
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	691b      	ldr	r3, [r3, #16]
 80158f4:	429a      	cmp	r2, r3
 80158f6:	d903      	bls.n	8015900 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	691a      	ldr	r2, [r3, #16]
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	6a3a      	ldr	r2, [r7, #32]
 8015904:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8015906:	89fb      	ldrh	r3, [r7, #14]
}
 8015908:	4618      	mov	r0, r3
 801590a:	3710      	adds	r7, #16
 801590c:	46bd      	mov	sp, r7
 801590e:	bd80      	pop	{r7, pc}

08015910 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8015910:	b480      	push	{r7}
 8015912:	b085      	sub	sp, #20
 8015914:	af00      	add	r7, sp, #0
 8015916:	4603      	mov	r3, r0
 8015918:	460a      	mov	r2, r1
 801591a:	80fb      	strh	r3, [r7, #6]
 801591c:	4613      	mov	r3, r2
 801591e:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8015920:	2300      	movs	r3, #0
 8015922:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8015924:	2300      	movs	r3, #0
 8015926:	73bb      	strb	r3, [r7, #14]
 8015928:	e011      	b.n	801594e <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801592a:	88fa      	ldrh	r2, [r7, #6]
 801592c:	7bbb      	ldrb	r3, [r7, #14]
 801592e:	2101      	movs	r1, #1
 8015930:	fa01 f303 	lsl.w	r3, r1, r3
 8015934:	401a      	ands	r2, r3
 8015936:	7bbb      	ldrb	r3, [r7, #14]
 8015938:	2101      	movs	r1, #1
 801593a:	fa01 f303 	lsl.w	r3, r1, r3
 801593e:	429a      	cmp	r2, r3
 8015940:	d102      	bne.n	8015948 <CountChannels+0x38>
        {
            nbActiveBits++;
 8015942:	7bfb      	ldrb	r3, [r7, #15]
 8015944:	3301      	adds	r3, #1
 8015946:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8015948:	7bbb      	ldrb	r3, [r7, #14]
 801594a:	3301      	adds	r3, #1
 801594c:	73bb      	strb	r3, [r7, #14]
 801594e:	7bba      	ldrb	r2, [r7, #14]
 8015950:	797b      	ldrb	r3, [r7, #5]
 8015952:	429a      	cmp	r2, r3
 8015954:	d3e9      	bcc.n	801592a <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8015956:	7bfb      	ldrb	r3, [r7, #15]
}
 8015958:	4618      	mov	r0, r3
 801595a:	3714      	adds	r7, #20
 801595c:	46bd      	mov	sp, r7
 801595e:	bc80      	pop	{r7}
 8015960:	4770      	bx	lr

08015962 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8015962:	b580      	push	{r7, lr}
 8015964:	b084      	sub	sp, #16
 8015966:	af00      	add	r7, sp, #0
 8015968:	6039      	str	r1, [r7, #0]
 801596a:	4611      	mov	r1, r2
 801596c:	461a      	mov	r2, r3
 801596e:	4603      	mov	r3, r0
 8015970:	71fb      	strb	r3, [r7, #7]
 8015972:	460b      	mov	r3, r1
 8015974:	71bb      	strb	r3, [r7, #6]
 8015976:	4613      	mov	r3, r2
 8015978:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801597a:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801597e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015982:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015986:	4618      	mov	r0, r3
 8015988:	f000 f85d 	bl	8015a46 <RegionCommonValueInRange>
 801598c:	4603      	mov	r3, r0
 801598e:	2b00      	cmp	r3, #0
 8015990:	d101      	bne.n	8015996 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8015992:	2300      	movs	r3, #0
 8015994:	e053      	b.n	8015a3e <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015996:	2300      	movs	r3, #0
 8015998:	73fb      	strb	r3, [r7, #15]
 801599a:	2300      	movs	r3, #0
 801599c:	73bb      	strb	r3, [r7, #14]
 801599e:	e049      	b.n	8015a34 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80159a0:	2300      	movs	r3, #0
 80159a2:	737b      	strb	r3, [r7, #13]
 80159a4:	e03d      	b.n	8015a22 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 80159a6:	7bbb      	ldrb	r3, [r7, #14]
 80159a8:	005b      	lsls	r3, r3, #1
 80159aa:	683a      	ldr	r2, [r7, #0]
 80159ac:	4413      	add	r3, r2
 80159ae:	881b      	ldrh	r3, [r3, #0]
 80159b0:	461a      	mov	r2, r3
 80159b2:	7b7b      	ldrb	r3, [r7, #13]
 80159b4:	fa42 f303 	asr.w	r3, r2, r3
 80159b8:	f003 0301 	and.w	r3, r3, #1
 80159bc:	2b00      	cmp	r3, #0
 80159be:	d02d      	beq.n	8015a1c <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80159c0:	7bfa      	ldrb	r2, [r7, #15]
 80159c2:	7b7b      	ldrb	r3, [r7, #13]
 80159c4:	4413      	add	r3, r2
 80159c6:	461a      	mov	r2, r3
 80159c8:	4613      	mov	r3, r2
 80159ca:	005b      	lsls	r3, r3, #1
 80159cc:	4413      	add	r3, r2
 80159ce:	009b      	lsls	r3, r3, #2
 80159d0:	461a      	mov	r2, r3
 80159d2:	69fb      	ldr	r3, [r7, #28]
 80159d4:	4413      	add	r3, r2
 80159d6:	7a1b      	ldrb	r3, [r3, #8]
 80159d8:	f343 0303 	sbfx	r3, r3, #0, #4
 80159dc:	b25b      	sxtb	r3, r3
 80159de:	f003 030f 	and.w	r3, r3, #15
 80159e2:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 80159e4:	7bfa      	ldrb	r2, [r7, #15]
 80159e6:	7b7b      	ldrb	r3, [r7, #13]
 80159e8:	4413      	add	r3, r2
 80159ea:	461a      	mov	r2, r3
 80159ec:	4613      	mov	r3, r2
 80159ee:	005b      	lsls	r3, r3, #1
 80159f0:	4413      	add	r3, r2
 80159f2:	009b      	lsls	r3, r3, #2
 80159f4:	461a      	mov	r2, r3
 80159f6:	69fb      	ldr	r3, [r7, #28]
 80159f8:	4413      	add	r3, r2
 80159fa:	7a1b      	ldrb	r3, [r3, #8]
 80159fc:	f343 1303 	sbfx	r3, r3, #4, #4
 8015a00:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015a02:	f003 030f 	and.w	r3, r3, #15
 8015a06:	b25a      	sxtb	r2, r3
 8015a08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	f000 f81a 	bl	8015a46 <RegionCommonValueInRange>
 8015a12:	4603      	mov	r3, r0
 8015a14:	2b01      	cmp	r3, #1
 8015a16:	d101      	bne.n	8015a1c <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8015a18:	2301      	movs	r3, #1
 8015a1a:	e010      	b.n	8015a3e <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8015a1c:	7b7b      	ldrb	r3, [r7, #13]
 8015a1e:	3301      	adds	r3, #1
 8015a20:	737b      	strb	r3, [r7, #13]
 8015a22:	7b7b      	ldrb	r3, [r7, #13]
 8015a24:	2b0f      	cmp	r3, #15
 8015a26:	d9be      	bls.n	80159a6 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015a28:	7bfb      	ldrb	r3, [r7, #15]
 8015a2a:	3310      	adds	r3, #16
 8015a2c:	73fb      	strb	r3, [r7, #15]
 8015a2e:	7bbb      	ldrb	r3, [r7, #14]
 8015a30:	3301      	adds	r3, #1
 8015a32:	73bb      	strb	r3, [r7, #14]
 8015a34:	7bfa      	ldrb	r2, [r7, #15]
 8015a36:	79fb      	ldrb	r3, [r7, #7]
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d3b1      	bcc.n	80159a0 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8015a3c:	2300      	movs	r3, #0
}
 8015a3e:	4618      	mov	r0, r3
 8015a40:	3710      	adds	r7, #16
 8015a42:	46bd      	mov	sp, r7
 8015a44:	bd80      	pop	{r7, pc}

08015a46 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8015a46:	b480      	push	{r7}
 8015a48:	b083      	sub	sp, #12
 8015a4a:	af00      	add	r7, sp, #0
 8015a4c:	4603      	mov	r3, r0
 8015a4e:	71fb      	strb	r3, [r7, #7]
 8015a50:	460b      	mov	r3, r1
 8015a52:	71bb      	strb	r3, [r7, #6]
 8015a54:	4613      	mov	r3, r2
 8015a56:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8015a58:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015a5c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015a60:	429a      	cmp	r2, r3
 8015a62:	db07      	blt.n	8015a74 <RegionCommonValueInRange+0x2e>
 8015a64:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015a68:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015a6c:	429a      	cmp	r2, r3
 8015a6e:	dc01      	bgt.n	8015a74 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8015a70:	2301      	movs	r3, #1
 8015a72:	e000      	b.n	8015a76 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8015a74:	2300      	movs	r3, #0
}
 8015a76:	4618      	mov	r0, r3
 8015a78:	370c      	adds	r7, #12
 8015a7a:	46bd      	mov	sp, r7
 8015a7c:	bc80      	pop	{r7}
 8015a7e:	4770      	bx	lr

08015a80 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8015a80:	b480      	push	{r7}
 8015a82:	b085      	sub	sp, #20
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	6078      	str	r0, [r7, #4]
 8015a88:	460b      	mov	r3, r1
 8015a8a:	70fb      	strb	r3, [r7, #3]
 8015a8c:	4613      	mov	r3, r2
 8015a8e:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8015a90:	78fb      	ldrb	r3, [r7, #3]
 8015a92:	091b      	lsrs	r3, r3, #4
 8015a94:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8015a96:	78bb      	ldrb	r3, [r7, #2]
 8015a98:	091b      	lsrs	r3, r3, #4
 8015a9a:	b2db      	uxtb	r3, r3
 8015a9c:	7bfa      	ldrb	r2, [r7, #15]
 8015a9e:	429a      	cmp	r2, r3
 8015aa0:	d803      	bhi.n	8015aaa <RegionCommonChanDisable+0x2a>
 8015aa2:	78fa      	ldrb	r2, [r7, #3]
 8015aa4:	78bb      	ldrb	r3, [r7, #2]
 8015aa6:	429a      	cmp	r2, r3
 8015aa8:	d301      	bcc.n	8015aae <RegionCommonChanDisable+0x2e>
    {
        return false;
 8015aaa:	2300      	movs	r3, #0
 8015aac:	e017      	b.n	8015ade <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8015aae:	7bfb      	ldrb	r3, [r7, #15]
 8015ab0:	005b      	lsls	r3, r3, #1
 8015ab2:	687a      	ldr	r2, [r7, #4]
 8015ab4:	4413      	add	r3, r2
 8015ab6:	881b      	ldrh	r3, [r3, #0]
 8015ab8:	b21a      	sxth	r2, r3
 8015aba:	78fb      	ldrb	r3, [r7, #3]
 8015abc:	f003 030f 	and.w	r3, r3, #15
 8015ac0:	2101      	movs	r1, #1
 8015ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8015ac6:	b21b      	sxth	r3, r3
 8015ac8:	43db      	mvns	r3, r3
 8015aca:	b21b      	sxth	r3, r3
 8015acc:	4013      	ands	r3, r2
 8015ace:	b219      	sxth	r1, r3
 8015ad0:	7bfb      	ldrb	r3, [r7, #15]
 8015ad2:	005b      	lsls	r3, r3, #1
 8015ad4:	687a      	ldr	r2, [r7, #4]
 8015ad6:	4413      	add	r3, r2
 8015ad8:	b28a      	uxth	r2, r1
 8015ada:	801a      	strh	r2, [r3, #0]

    return true;
 8015adc:	2301      	movs	r3, #1
}
 8015ade:	4618      	mov	r0, r3
 8015ae0:	3714      	adds	r7, #20
 8015ae2:	46bd      	mov	sp, r7
 8015ae4:	bc80      	pop	{r7}
 8015ae6:	4770      	bx	lr

08015ae8 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8015ae8:	b580      	push	{r7, lr}
 8015aea:	b084      	sub	sp, #16
 8015aec:	af00      	add	r7, sp, #0
 8015aee:	6078      	str	r0, [r7, #4]
 8015af0:	460b      	mov	r3, r1
 8015af2:	70fb      	strb	r3, [r7, #3]
 8015af4:	4613      	mov	r3, r2
 8015af6:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8015af8:	2300      	movs	r3, #0
 8015afa:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d101      	bne.n	8015b06 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8015b02:	2300      	movs	r3, #0
 8015b04:	e018      	b.n	8015b38 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015b06:	78fb      	ldrb	r3, [r7, #3]
 8015b08:	73bb      	strb	r3, [r7, #14]
 8015b0a:	e010      	b.n	8015b2e <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8015b0c:	7bbb      	ldrb	r3, [r7, #14]
 8015b0e:	005b      	lsls	r3, r3, #1
 8015b10:	687a      	ldr	r2, [r7, #4]
 8015b12:	4413      	add	r3, r2
 8015b14:	881b      	ldrh	r3, [r3, #0]
 8015b16:	2110      	movs	r1, #16
 8015b18:	4618      	mov	r0, r3
 8015b1a:	f7ff fef9 	bl	8015910 <CountChannels>
 8015b1e:	4603      	mov	r3, r0
 8015b20:	461a      	mov	r2, r3
 8015b22:	7bfb      	ldrb	r3, [r7, #15]
 8015b24:	4413      	add	r3, r2
 8015b26:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015b28:	7bbb      	ldrb	r3, [r7, #14]
 8015b2a:	3301      	adds	r3, #1
 8015b2c:	73bb      	strb	r3, [r7, #14]
 8015b2e:	7bba      	ldrb	r2, [r7, #14]
 8015b30:	78bb      	ldrb	r3, [r7, #2]
 8015b32:	429a      	cmp	r2, r3
 8015b34:	d3ea      	bcc.n	8015b0c <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8015b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b38:	4618      	mov	r0, r3
 8015b3a:	3710      	adds	r7, #16
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bd80      	pop	{r7, pc}

08015b40 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8015b40:	b480      	push	{r7}
 8015b42:	b087      	sub	sp, #28
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	60f8      	str	r0, [r7, #12]
 8015b48:	60b9      	str	r1, [r7, #8]
 8015b4a:	4613      	mov	r3, r2
 8015b4c:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8015b4e:	68fb      	ldr	r3, [r7, #12]
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d016      	beq.n	8015b82 <RegionCommonChanMaskCopy+0x42>
 8015b54:	68bb      	ldr	r3, [r7, #8]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d013      	beq.n	8015b82 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8015b5a:	2300      	movs	r3, #0
 8015b5c:	75fb      	strb	r3, [r7, #23]
 8015b5e:	e00c      	b.n	8015b7a <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8015b60:	7dfb      	ldrb	r3, [r7, #23]
 8015b62:	005b      	lsls	r3, r3, #1
 8015b64:	68ba      	ldr	r2, [r7, #8]
 8015b66:	441a      	add	r2, r3
 8015b68:	7dfb      	ldrb	r3, [r7, #23]
 8015b6a:	005b      	lsls	r3, r3, #1
 8015b6c:	68f9      	ldr	r1, [r7, #12]
 8015b6e:	440b      	add	r3, r1
 8015b70:	8812      	ldrh	r2, [r2, #0]
 8015b72:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8015b74:	7dfb      	ldrb	r3, [r7, #23]
 8015b76:	3301      	adds	r3, #1
 8015b78:	75fb      	strb	r3, [r7, #23]
 8015b7a:	7dfa      	ldrb	r2, [r7, #23]
 8015b7c:	79fb      	ldrb	r3, [r7, #7]
 8015b7e:	429a      	cmp	r2, r3
 8015b80:	d3ee      	bcc.n	8015b60 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8015b82:	bf00      	nop
 8015b84:	371c      	adds	r7, #28
 8015b86:	46bd      	mov	sp, r7
 8015b88:	bc80      	pop	{r7}
 8015b8a:	4770      	bx	lr

08015b8c <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015b8c:	b082      	sub	sp, #8
 8015b8e:	b580      	push	{r7, lr}
 8015b90:	b086      	sub	sp, #24
 8015b92:	af00      	add	r7, sp, #0
 8015b94:	60f8      	str	r0, [r7, #12]
 8015b96:	60b9      	str	r1, [r7, #8]
 8015b98:	627b      	str	r3, [r7, #36]	; 0x24
 8015b9a:	4613      	mov	r3, r2
 8015b9c:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015b9e:	79f9      	ldrb	r1, [r7, #7]
 8015ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015ba4:	cb0c      	ldmia	r3, {r2, r3}
 8015ba6:	68f8      	ldr	r0, [r7, #12]
 8015ba8:	f7ff fd8b 	bl	80156c2 <GetDutyCycle>
 8015bac:	4603      	mov	r3, r0
 8015bae:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8015bb0:	68fb      	ldr	r3, [r7, #12]
 8015bb2:	68da      	ldr	r2, [r3, #12]
 8015bb4:	8afb      	ldrh	r3, [r7, #22]
 8015bb6:	68b9      	ldr	r1, [r7, #8]
 8015bb8:	fb01 f303 	mul.w	r3, r1, r3
 8015bbc:	429a      	cmp	r2, r3
 8015bbe:	d909      	bls.n	8015bd4 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8015bc0:	68fb      	ldr	r3, [r7, #12]
 8015bc2:	68da      	ldr	r2, [r3, #12]
 8015bc4:	8afb      	ldrh	r3, [r7, #22]
 8015bc6:	68b9      	ldr	r1, [r7, #8]
 8015bc8:	fb01 f303 	mul.w	r3, r1, r3
 8015bcc:	1ad2      	subs	r2, r2, r3
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8015bd2:	e002      	b.n	8015bda <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8015bd4:	68fb      	ldr	r3, [r7, #12]
 8015bd6:	2200      	movs	r2, #0
 8015bd8:	60da      	str	r2, [r3, #12]
}
 8015bda:	bf00      	nop
 8015bdc:	3718      	adds	r7, #24
 8015bde:	46bd      	mov	sp, r7
 8015be0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015be4:	b002      	add	sp, #8
 8015be6:	4770      	bx	lr

08015be8 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8015be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015bea:	b08f      	sub	sp, #60	; 0x3c
 8015bec:	af04      	add	r7, sp, #16
 8015bee:	6039      	str	r1, [r7, #0]
 8015bf0:	4611      	mov	r1, r2
 8015bf2:	461a      	mov	r2, r3
 8015bf4:	4603      	mov	r3, r0
 8015bf6:	71fb      	strb	r3, [r7, #7]
 8015bf8:	460b      	mov	r3, r1
 8015bfa:	71bb      	strb	r3, [r7, #6]
 8015bfc:	4613      	mov	r3, r2
 8015bfe:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8015c00:	f04f 33ff 	mov.w	r3, #4294967295
 8015c04:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8015c06:	f007 fa53 	bl	801d0b0 <UTIL_TIMER_GetCurrentTime>
 8015c0a:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8015c10:	2301      	movs	r3, #1
 8015c12:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8015c14:	2300      	movs	r3, #0
 8015c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015c20:	e0ba      	b.n	8015d98 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8015c22:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015c26:	4613      	mov	r3, r2
 8015c28:	005b      	lsls	r3, r3, #1
 8015c2a:	4413      	add	r3, r2
 8015c2c:	00db      	lsls	r3, r3, #3
 8015c2e:	461a      	mov	r2, r3
 8015c30:	683b      	ldr	r3, [r7, #0]
 8015c32:	189c      	adds	r4, r3, r2
 8015c34:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 8015c38:	797a      	ldrb	r2, [r7, #5]
 8015c3a:	79fd      	ldrb	r5, [r7, #7]
 8015c3c:	69fb      	ldr	r3, [r7, #28]
 8015c3e:	9302      	str	r3, [sp, #8]
 8015c40:	46ec      	mov	ip, sp
 8015c42:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8015c46:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015c4a:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015c4e:	4633      	mov	r3, r6
 8015c50:	4629      	mov	r1, r5
 8015c52:	4620      	mov	r0, r4
 8015c54:	f7ff fe22 	bl	801589c <UpdateTimeCredits>
 8015c58:	4603      	mov	r3, r0
 8015c5a:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8015c5c:	8afa      	ldrh	r2, [r7, #22]
 8015c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015c60:	fb02 f303 	mul.w	r3, r2, r3
 8015c64:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015c66:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015c6a:	4613      	mov	r3, r2
 8015c6c:	005b      	lsls	r3, r3, #1
 8015c6e:	4413      	add	r3, r2
 8015c70:	00db      	lsls	r3, r3, #3
 8015c72:	461a      	mov	r2, r3
 8015c74:	683b      	ldr	r3, [r7, #0]
 8015c76:	4413      	add	r3, r2
 8015c78:	68db      	ldr	r3, [r3, #12]
 8015c7a:	69ba      	ldr	r2, [r7, #24]
 8015c7c:	429a      	cmp	r2, r3
 8015c7e:	d308      	bcc.n	8015c92 <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015c80:	797b      	ldrb	r3, [r7, #5]
 8015c82:	f083 0301 	eor.w	r3, r3, #1
 8015c86:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d013      	beq.n	8015cb4 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015c8c:	79fb      	ldrb	r3, [r7, #7]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d010      	beq.n	8015cb4 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8015c92:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015c96:	4613      	mov	r3, r2
 8015c98:	005b      	lsls	r3, r3, #1
 8015c9a:	4413      	add	r3, r2
 8015c9c:	00db      	lsls	r3, r3, #3
 8015c9e:	461a      	mov	r2, r3
 8015ca0:	683b      	ldr	r3, [r7, #0]
 8015ca2:	4413      	add	r3, r2
 8015ca4:	2201      	movs	r2, #1
 8015ca6:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8015ca8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015cac:	3301      	adds	r3, #1
 8015cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8015cb2:	e06c      	b.n	8015d8e <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8015cb4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015cb8:	4613      	mov	r3, r2
 8015cba:	005b      	lsls	r3, r3, #1
 8015cbc:	4413      	add	r3, r2
 8015cbe:	00db      	lsls	r3, r3, #3
 8015cc0:	461a      	mov	r2, r3
 8015cc2:	683b      	ldr	r3, [r7, #0]
 8015cc4:	4413      	add	r3, r2
 8015cc6:	2200      	movs	r2, #0
 8015cc8:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8015cca:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015cce:	4613      	mov	r3, r2
 8015cd0:	005b      	lsls	r3, r3, #1
 8015cd2:	4413      	add	r3, r2
 8015cd4:	00db      	lsls	r3, r3, #3
 8015cd6:	461a      	mov	r2, r3
 8015cd8:	683b      	ldr	r3, [r7, #0]
 8015cda:	4413      	add	r3, r2
 8015cdc:	691b      	ldr	r3, [r3, #16]
 8015cde:	69ba      	ldr	r2, [r7, #24]
 8015ce0:	429a      	cmp	r2, r3
 8015ce2:	d215      	bcs.n	8015d10 <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8015ce4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015ce8:	4613      	mov	r3, r2
 8015cea:	005b      	lsls	r3, r3, #1
 8015cec:	4413      	add	r3, r2
 8015cee:	00db      	lsls	r3, r3, #3
 8015cf0:	461a      	mov	r2, r3
 8015cf2:	683b      	ldr	r3, [r7, #0]
 8015cf4:	4413      	add	r3, r2
 8015cf6:	68db      	ldr	r3, [r3, #12]
 8015cf8:	69ba      	ldr	r2, [r7, #24]
 8015cfa:	1ad3      	subs	r3, r2, r3
 8015cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cfe:	4293      	cmp	r3, r2
 8015d00:	bf28      	it	cs
 8015d02:	4613      	movcs	r3, r2
 8015d04:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8015d06:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015d0a:	3301      	adds	r3, #1
 8015d0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8015d10:	79fb      	ldrb	r3, [r7, #7]
 8015d12:	f083 0301 	eor.w	r3, r3, #1
 8015d16:	b2db      	uxtb	r3, r3
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d038      	beq.n	8015d8e <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8015d1c:	2300      	movs	r3, #0
 8015d1e:	60fb      	str	r3, [r7, #12]
 8015d20:	2300      	movs	r3, #0
 8015d22:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015d24:	8afb      	ldrh	r3, [r7, #22]
 8015d26:	2b64      	cmp	r3, #100	; 0x64
 8015d28:	d103      	bne.n	8015d32 <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8015d2a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8015d2e:	60fb      	str	r3, [r7, #12]
 8015d30:	e009      	b.n	8015d46 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8015d32:	8afb      	ldrh	r3, [r7, #22]
 8015d34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015d38:	d103      	bne.n	8015d42 <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8015d3a:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8015d3e:	60fb      	str	r3, [r7, #12]
 8015d40:	e001      	b.n	8015d46 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8015d42:	4b1e      	ldr	r3, [pc, #120]	; (8015dbc <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015d44:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8015d46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015d48:	4a1c      	ldr	r2, [pc, #112]	; (8015dbc <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015d4a:	4293      	cmp	r3, r2
 8015d4c:	d90e      	bls.n	8015d6c <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8015d4e:	68fa      	ldr	r2, [r7, #12]
 8015d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015d52:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8015d56:	3b30      	subs	r3, #48	; 0x30
 8015d58:	4919      	ldr	r1, [pc, #100]	; (8015dc0 <RegionCommonUpdateBandTimeOff+0x1d8>)
 8015d5a:	fba1 1303 	umull	r1, r3, r1, r3
 8015d5e:	0c1b      	lsrs	r3, r3, #16
 8015d60:	3301      	adds	r3, #1
 8015d62:	4918      	ldr	r1, [pc, #96]	; (8015dc4 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8015d64:	fb01 f303 	mul.w	r3, r1, r3
 8015d68:	4413      	add	r3, r2
 8015d6a:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8015d6c:	f107 000c 	add.w	r0, r7, #12
 8015d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015d72:	9300      	str	r3, [sp, #0]
 8015d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015d76:	f107 020c 	add.w	r2, r7, #12
 8015d7a:	ca06      	ldmia	r2, {r1, r2}
 8015d7c:	f006 fea5 	bl	801caca <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8015d80:	f107 030c 	add.w	r3, r7, #12
 8015d84:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015d88:	f006 ff5e 	bl	801cc48 <SysTimeToMs>
 8015d8c:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8015d8e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015d92:	3301      	adds	r3, #1
 8015d94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015d98:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015d9c:	79bb      	ldrb	r3, [r7, #6]
 8015d9e:	429a      	cmp	r2, r3
 8015da0:	f4ff af3f 	bcc.w	8015c22 <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }


    if( validBands == 0 )
 8015da4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d102      	bne.n	8015db2 <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8015dac:	f04f 33ff 	mov.w	r3, #4294967295
 8015db0:	e000      	b.n	8015db4 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8015db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015db4:	4618      	mov	r0, r3
 8015db6:	372c      	adds	r7, #44	; 0x2c
 8015db8:	46bd      	mov	sp, r7
 8015dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015dbc:	0001ec30 	.word	0x0001ec30
 8015dc0:	c22e4507 	.word	0xc22e4507
 8015dc4:	00015180 	.word	0x00015180

08015dc8 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8015dc8:	b480      	push	{r7}
 8015dca:	b085      	sub	sp, #20
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
 8015dd0:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8015dd2:	2300      	movs	r3, #0
 8015dd4:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	781b      	ldrb	r3, [r3, #0]
 8015dda:	2b03      	cmp	r3, #3
 8015ddc:	d13f      	bne.n	8015e5e <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	3301      	adds	r3, #1
 8015de2:	781b      	ldrb	r3, [r3, #0]
 8015de4:	b25a      	sxtb	r2, r3
 8015de6:	683b      	ldr	r3, [r7, #0]
 8015de8:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8015dea:	683b      	ldr	r3, [r7, #0]
 8015dec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015df0:	f003 030f 	and.w	r3, r3, #15
 8015df4:	b25a      	sxtb	r2, r3
 8015df6:	683b      	ldr	r3, [r7, #0]
 8015df8:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8015dfa:	683b      	ldr	r3, [r7, #0]
 8015dfc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015e00:	b2db      	uxtb	r3, r3
 8015e02:	091b      	lsrs	r3, r3, #4
 8015e04:	b2db      	uxtb	r3, r3
 8015e06:	b25a      	sxtb	r2, r3
 8015e08:	683b      	ldr	r3, [r7, #0]
 8015e0a:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	3302      	adds	r3, #2
 8015e10:	781b      	ldrb	r3, [r3, #0]
 8015e12:	b29a      	uxth	r2, r3
 8015e14:	683b      	ldr	r3, [r7, #0]
 8015e16:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8015e18:	683b      	ldr	r3, [r7, #0]
 8015e1a:	889b      	ldrh	r3, [r3, #4]
 8015e1c:	b21a      	sxth	r2, r3
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	3303      	adds	r3, #3
 8015e22:	781b      	ldrb	r3, [r3, #0]
 8015e24:	021b      	lsls	r3, r3, #8
 8015e26:	b21b      	sxth	r3, r3
 8015e28:	4313      	orrs	r3, r2
 8015e2a:	b21b      	sxth	r3, r3
 8015e2c:	b29a      	uxth	r2, r3
 8015e2e:	683b      	ldr	r3, [r7, #0]
 8015e30:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	791a      	ldrb	r2, [r3, #4]
 8015e36:	683b      	ldr	r3, [r7, #0]
 8015e38:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8015e3a:	683b      	ldr	r3, [r7, #0]
 8015e3c:	781b      	ldrb	r3, [r3, #0]
 8015e3e:	091b      	lsrs	r3, r3, #4
 8015e40:	b2db      	uxtb	r3, r3
 8015e42:	f003 0307 	and.w	r3, r3, #7
 8015e46:	b2da      	uxtb	r2, r3
 8015e48:	683b      	ldr	r3, [r7, #0]
 8015e4a:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8015e4c:	683b      	ldr	r3, [r7, #0]
 8015e4e:	781b      	ldrb	r3, [r3, #0]
 8015e50:	f003 030f 	and.w	r3, r3, #15
 8015e54:	b2da      	uxtb	r2, r3
 8015e56:	683b      	ldr	r3, [r7, #0]
 8015e58:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8015e5a:	2305      	movs	r3, #5
 8015e5c:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8015e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e60:	4618      	mov	r0, r3
 8015e62:	3714      	adds	r7, #20
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bc80      	pop	{r7}
 8015e68:	4770      	bx	lr

08015e6a <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8015e6a:	b5b0      	push	{r4, r5, r7, lr}
 8015e6c:	b088      	sub	sp, #32
 8015e6e:	af02      	add	r7, sp, #8
 8015e70:	60f8      	str	r0, [r7, #12]
 8015e72:	60b9      	str	r1, [r7, #8]
 8015e74:	607a      	str	r2, [r7, #4]
 8015e76:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	791b      	ldrb	r3, [r3, #4]
 8015e7c:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	799b      	ldrb	r3, [r3, #6]
 8015e82:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	79db      	ldrb	r3, [r3, #7]
 8015e88:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8015e8a:	68fb      	ldr	r3, [r7, #12]
 8015e8c:	7a1b      	ldrb	r3, [r3, #8]
 8015e8e:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8015e90:	68fb      	ldr	r3, [r7, #12]
 8015e92:	795b      	ldrb	r3, [r3, #5]
 8015e94:	f083 0301 	eor.w	r3, r3, #1
 8015e98:	b2db      	uxtb	r3, r3
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d008      	beq.n	8015eb0 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8015e9e:	68fb      	ldr	r3, [r7, #12]
 8015ea0:	7adb      	ldrb	r3, [r3, #11]
 8015ea2:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	7a5b      	ldrb	r3, [r3, #9]
 8015ea8:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	7a9b      	ldrb	r3, [r3, #10]
 8015eae:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8015eb0:	7dfb      	ldrb	r3, [r7, #23]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d03a      	beq.n	8015f2c <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015eb6:	68fb      	ldr	r3, [r7, #12]
 8015eb8:	7b18      	ldrb	r0, [r3, #12]
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	6919      	ldr	r1, [r3, #16]
 8015ebe:	68fb      	ldr	r3, [r7, #12]
 8015ec0:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8015eca:	68fa      	ldr	r2, [r7, #12]
 8015ecc:	6992      	ldr	r2, [r2, #24]
 8015ece:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8015ed2:	9201      	str	r2, [sp, #4]
 8015ed4:	9300      	str	r3, [sp, #0]
 8015ed6:	462b      	mov	r3, r5
 8015ed8:	4622      	mov	r2, r4
 8015eda:	f7ff fd42 	bl	8015962 <RegionCommonChanVerifyDr>
 8015ede:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8015ee0:	f083 0301 	eor.w	r3, r3, #1
 8015ee4:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d003      	beq.n	8015ef2 <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8015eea:	7dfb      	ldrb	r3, [r7, #23]
 8015eec:	f023 0302 	bic.w	r3, r3, #2
 8015ef0:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8015ef8:	68fb      	ldr	r3, [r7, #12]
 8015efa:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8015efe:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8015f02:	4618      	mov	r0, r3
 8015f04:	f7ff fd9f 	bl	8015a46 <RegionCommonValueInRange>
 8015f08:	4603      	mov	r3, r0
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d10e      	bne.n	8015f2c <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8015f14:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8015f18:	429a      	cmp	r2, r3
 8015f1a:	da03      	bge.n	8015f24 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	7f5b      	ldrb	r3, [r3, #29]
 8015f20:	757b      	strb	r3, [r7, #21]
 8015f22:	e003      	b.n	8015f2c <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8015f24:	7dfb      	ldrb	r3, [r7, #23]
 8015f26:	f023 0304 	bic.w	r3, r3, #4
 8015f2a:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8015f2c:	7dfb      	ldrb	r3, [r7, #23]
 8015f2e:	2b07      	cmp	r3, #7
 8015f30:	d105      	bne.n	8015f3e <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 8015f32:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d101      	bne.n	8015f3e <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8015f3a:	2301      	movs	r3, #1
 8015f3c:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8015f3e:	68bb      	ldr	r3, [r7, #8]
 8015f40:	7dba      	ldrb	r2, [r7, #22]
 8015f42:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	7d7a      	ldrb	r2, [r7, #21]
 8015f48:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8015f4a:	7d3a      	ldrb	r2, [r7, #20]
 8015f4c:	683b      	ldr	r3, [r7, #0]
 8015f4e:	701a      	strb	r2, [r3, #0]

    return status;
 8015f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8015f52:	4618      	mov	r0, r3
 8015f54:	3718      	adds	r7, #24
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bdb0      	pop	{r4, r5, r7, pc}
	...

08015f5c <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8015f5c:	b480      	push	{r7}
 8015f5e:	b083      	sub	sp, #12
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	4603      	mov	r3, r0
 8015f64:	6039      	str	r1, [r7, #0]
 8015f66:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8015f68:	79fb      	ldrb	r3, [r7, #7]
 8015f6a:	4a06      	ldr	r2, [pc, #24]	; (8015f84 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8015f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8015f70:	461a      	mov	r2, r3
 8015f72:	683b      	ldr	r3, [r7, #0]
 8015f74:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8015f78:	4618      	mov	r0, r3
 8015f7a:	370c      	adds	r7, #12
 8015f7c:	46bd      	mov	sp, r7
 8015f7e:	bc80      	pop	{r7}
 8015f80:	4770      	bx	lr
 8015f82:	bf00      	nop
 8015f84:	000f4240 	.word	0x000f4240

08015f88 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8015f88:	b480      	push	{r7}
 8015f8a:	b083      	sub	sp, #12
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	4603      	mov	r3, r0
 8015f90:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8015f92:	79fb      	ldrb	r3, [r7, #7]
 8015f94:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8015f98:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	370c      	adds	r7, #12
 8015fa0:	46bd      	mov	sp, r7
 8015fa2:	bc80      	pop	{r7}
 8015fa4:	4770      	bx	lr
	...

08015fa8 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8015fa8:	b480      	push	{r7}
 8015faa:	b085      	sub	sp, #20
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	60f8      	str	r0, [r7, #12]
 8015fb0:	607a      	str	r2, [r7, #4]
 8015fb2:	603b      	str	r3, [r7, #0]
 8015fb4:	460b      	mov	r3, r1
 8015fb6:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8015fb8:	7afa      	ldrb	r2, [r7, #11]
 8015fba:	7afb      	ldrb	r3, [r7, #11]
 8015fbc:	3b04      	subs	r3, #4
 8015fbe:	4619      	mov	r1, r3
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	fb03 f101 	mul.w	r1, r3, r1
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015fcc:	fb00 f303 	mul.w	r3, r0, r3
 8015fd0:	440b      	add	r3, r1
 8015fd2:	005b      	lsls	r3, r3, #1
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d013      	beq.n	8016000 <RegionCommonComputeRxWindowParameters+0x58>
 8015fd8:	7afb      	ldrb	r3, [r7, #11]
 8015fda:	3b04      	subs	r3, #4
 8015fdc:	4619      	mov	r1, r3
 8015fde:	68fb      	ldr	r3, [r7, #12]
 8015fe0:	fb03 f101 	mul.w	r1, r3, r1
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015fea:	fb00 f303 	mul.w	r3, r0, r3
 8015fee:	440b      	add	r3, r1
 8015ff0:	0059      	lsls	r1, r3, #1
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	440b      	add	r3, r1
 8015ff6:	1e59      	subs	r1, r3, #1
 8015ff8:	68fb      	ldr	r3, [r7, #12]
 8015ffa:	fbb1 f3f3 	udiv	r3, r1, r3
 8015ffe:	e00f      	b.n	8016020 <RegionCommonComputeRxWindowParameters+0x78>
 8016000:	7afb      	ldrb	r3, [r7, #11]
 8016002:	3b04      	subs	r3, #4
 8016004:	4619      	mov	r1, r3
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	fb03 f101 	mul.w	r1, r3, r1
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8016012:	fb00 f303 	mul.w	r3, r0, r3
 8016016:	440b      	add	r3, r1
 8016018:	0059      	lsls	r1, r3, #1
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	fbb1 f3f3 	udiv	r3, r1, r3
 8016020:	429a      	cmp	r2, r3
 8016022:	bf38      	it	cc
 8016024:	461a      	movcc	r2, r3
 8016026:	69bb      	ldr	r3, [r7, #24]
 8016028:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	009b      	lsls	r3, r3, #2
 801602e:	4619      	mov	r1, r3
 8016030:	69bb      	ldr	r3, [r7, #24]
 8016032:	681b      	ldr	r3, [r3, #0]
 8016034:	68fa      	ldr	r2, [r7, #12]
 8016036:	fb02 f303 	mul.w	r3, r2, r3
 801603a:	2b00      	cmp	r3, #0
 801603c:	d007      	beq.n	801604e <RegionCommonComputeRxWindowParameters+0xa6>
 801603e:	69bb      	ldr	r3, [r7, #24]
 8016040:	681b      	ldr	r3, [r3, #0]
 8016042:	68fa      	ldr	r2, [r7, #12]
 8016044:	fb02 f303 	mul.w	r3, r2, r3
 8016048:	3301      	adds	r3, #1
 801604a:	085b      	lsrs	r3, r3, #1
 801604c:	e005      	b.n	801605a <RegionCommonComputeRxWindowParameters+0xb2>
 801604e:	69bb      	ldr	r3, [r7, #24]
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	68fa      	ldr	r2, [r7, #12]
 8016054:	fb02 f303 	mul.w	r3, r2, r3
 8016058:	085b      	lsrs	r3, r3, #1
 801605a:	1acb      	subs	r3, r1, r3
 801605c:	683a      	ldr	r2, [r7, #0]
 801605e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016062:	fb01 f202 	mul.w	r2, r1, r2
 8016066:	1a9b      	subs	r3, r3, r2
 8016068:	2b00      	cmp	r3, #0
 801606a:	dd27      	ble.n	80160bc <RegionCommonComputeRxWindowParameters+0x114>
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	009b      	lsls	r3, r3, #2
 8016070:	4619      	mov	r1, r3
 8016072:	69bb      	ldr	r3, [r7, #24]
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	68fa      	ldr	r2, [r7, #12]
 8016078:	fb02 f303 	mul.w	r3, r2, r3
 801607c:	2b00      	cmp	r3, #0
 801607e:	d007      	beq.n	8016090 <RegionCommonComputeRxWindowParameters+0xe8>
 8016080:	69bb      	ldr	r3, [r7, #24]
 8016082:	681b      	ldr	r3, [r3, #0]
 8016084:	68fa      	ldr	r2, [r7, #12]
 8016086:	fb02 f303 	mul.w	r3, r2, r3
 801608a:	3301      	adds	r3, #1
 801608c:	085b      	lsrs	r3, r3, #1
 801608e:	e005      	b.n	801609c <RegionCommonComputeRxWindowParameters+0xf4>
 8016090:	69bb      	ldr	r3, [r7, #24]
 8016092:	681b      	ldr	r3, [r3, #0]
 8016094:	68fa      	ldr	r2, [r7, #12]
 8016096:	fb02 f303 	mul.w	r3, r2, r3
 801609a:	085b      	lsrs	r3, r3, #1
 801609c:	1acb      	subs	r3, r1, r3
 801609e:	683a      	ldr	r2, [r7, #0]
 80160a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80160a4:	fb01 f202 	mul.w	r2, r1, r2
 80160a8:	1a9b      	subs	r3, r3, r2
 80160aa:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80160ae:	4a19      	ldr	r2, [pc, #100]	; (8016114 <RegionCommonComputeRxWindowParameters+0x16c>)
 80160b0:	fb82 1203 	smull	r1, r2, r2, r3
 80160b4:	1192      	asrs	r2, r2, #6
 80160b6:	17db      	asrs	r3, r3, #31
 80160b8:	1ad3      	subs	r3, r2, r3
 80160ba:	e024      	b.n	8016106 <RegionCommonComputeRxWindowParameters+0x15e>
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	009b      	lsls	r3, r3, #2
 80160c0:	4619      	mov	r1, r3
 80160c2:	69bb      	ldr	r3, [r7, #24]
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	68fa      	ldr	r2, [r7, #12]
 80160c8:	fb02 f303 	mul.w	r3, r2, r3
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d007      	beq.n	80160e0 <RegionCommonComputeRxWindowParameters+0x138>
 80160d0:	69bb      	ldr	r3, [r7, #24]
 80160d2:	681b      	ldr	r3, [r3, #0]
 80160d4:	68fa      	ldr	r2, [r7, #12]
 80160d6:	fb02 f303 	mul.w	r3, r2, r3
 80160da:	3301      	adds	r3, #1
 80160dc:	085b      	lsrs	r3, r3, #1
 80160de:	e005      	b.n	80160ec <RegionCommonComputeRxWindowParameters+0x144>
 80160e0:	69bb      	ldr	r3, [r7, #24]
 80160e2:	681b      	ldr	r3, [r3, #0]
 80160e4:	68fa      	ldr	r2, [r7, #12]
 80160e6:	fb02 f303 	mul.w	r3, r2, r3
 80160ea:	085b      	lsrs	r3, r3, #1
 80160ec:	1acb      	subs	r3, r1, r3
 80160ee:	683a      	ldr	r2, [r7, #0]
 80160f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80160f4:	fb01 f202 	mul.w	r2, r1, r2
 80160f8:	1a9b      	subs	r3, r3, r2
 80160fa:	4a06      	ldr	r2, [pc, #24]	; (8016114 <RegionCommonComputeRxWindowParameters+0x16c>)
 80160fc:	fb82 1203 	smull	r1, r2, r2, r3
 8016100:	1192      	asrs	r2, r2, #6
 8016102:	17db      	asrs	r3, r3, #31
 8016104:	1ad3      	subs	r3, r2, r3
 8016106:	69fa      	ldr	r2, [r7, #28]
 8016108:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 801610a:	bf00      	nop
 801610c:	3714      	adds	r7, #20
 801610e:	46bd      	mov	sp, r7
 8016110:	bc80      	pop	{r7}
 8016112:	4770      	bx	lr
 8016114:	10624dd3 	.word	0x10624dd3

08016118 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8016118:	b580      	push	{r7, lr}
 801611a:	b086      	sub	sp, #24
 801611c:	af00      	add	r7, sp, #0
 801611e:	4603      	mov	r3, r0
 8016120:	60b9      	str	r1, [r7, #8]
 8016122:	607a      	str	r2, [r7, #4]
 8016124:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016126:	2300      	movs	r3, #0
 8016128:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801612a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801612e:	005b      	lsls	r3, r3, #1
 8016130:	4618      	mov	r0, r3
 8016132:	f7ea fb4f 	bl	80007d4 <__aeabi_ui2f>
 8016136:	4603      	mov	r3, r0
 8016138:	4619      	mov	r1, r3
 801613a:	68b8      	ldr	r0, [r7, #8]
 801613c:	f7ea fa98 	bl	8000670 <__aeabi_fsub>
 8016140:	4603      	mov	r3, r0
 8016142:	6879      	ldr	r1, [r7, #4]
 8016144:	4618      	mov	r0, r3
 8016146:	f7ea fa93 	bl	8000670 <__aeabi_fsub>
 801614a:	4603      	mov	r3, r0
 801614c:	4618      	mov	r0, r3
 801614e:	f7ea f983 	bl	8000458 <__aeabi_f2d>
 8016152:	4602      	mov	r2, r0
 8016154:	460b      	mov	r3, r1
 8016156:	4610      	mov	r0, r2
 8016158:	4619      	mov	r1, r3
 801615a:	f007 fb01 	bl	801d760 <floor>
 801615e:	4602      	mov	r2, r0
 8016160:	460b      	mov	r3, r1
 8016162:	4610      	mov	r0, r2
 8016164:	4619      	mov	r1, r3
 8016166:	f7ea fa57 	bl	8000618 <__aeabi_d2iz>
 801616a:	4603      	mov	r3, r0
 801616c:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801616e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016172:	4618      	mov	r0, r3
 8016174:	3718      	adds	r7, #24
 8016176:	46bd      	mov	sp, r7
 8016178:	bd80      	pop	{r7, pc}

0801617a <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801617a:	b590      	push	{r4, r7, lr}
 801617c:	b087      	sub	sp, #28
 801617e:	af00      	add	r7, sp, #0
 8016180:	60f8      	str	r0, [r7, #12]
 8016182:	60b9      	str	r1, [r7, #8]
 8016184:	607a      	str	r2, [r7, #4]
 8016186:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8016188:	2300      	movs	r3, #0
 801618a:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801618c:	2300      	movs	r3, #0
 801618e:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016190:	2300      	movs	r3, #0
 8016192:	757b      	strb	r3, [r7, #21]
 8016194:	2300      	movs	r3, #0
 8016196:	753b      	strb	r3, [r7, #20]
 8016198:	e09c      	b.n	80162d4 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801619a:	2300      	movs	r3, #0
 801619c:	74fb      	strb	r3, [r7, #19]
 801619e:	e08f      	b.n	80162c0 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	685a      	ldr	r2, [r3, #4]
 80161a4:	7d3b      	ldrb	r3, [r7, #20]
 80161a6:	005b      	lsls	r3, r3, #1
 80161a8:	4413      	add	r3, r2
 80161aa:	881b      	ldrh	r3, [r3, #0]
 80161ac:	461a      	mov	r2, r3
 80161ae:	7cfb      	ldrb	r3, [r7, #19]
 80161b0:	fa42 f303 	asr.w	r3, r2, r3
 80161b4:	f003 0301 	and.w	r3, r3, #1
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d07e      	beq.n	80162ba <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	689a      	ldr	r2, [r3, #8]
 80161c0:	7d79      	ldrb	r1, [r7, #21]
 80161c2:	7cfb      	ldrb	r3, [r7, #19]
 80161c4:	440b      	add	r3, r1
 80161c6:	4619      	mov	r1, r3
 80161c8:	460b      	mov	r3, r1
 80161ca:	005b      	lsls	r3, r3, #1
 80161cc:	440b      	add	r3, r1
 80161ce:	009b      	lsls	r3, r3, #2
 80161d0:	4413      	add	r3, r2
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	d06b      	beq.n	80162b0 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	781b      	ldrb	r3, [r3, #0]
 80161dc:	f083 0301 	eor.w	r3, r3, #1
 80161e0:	b2db      	uxtb	r3, r3
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	d011      	beq.n	801620a <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d00d      	beq.n	801620a <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80161ee:	68fb      	ldr	r3, [r7, #12]
 80161f0:	695a      	ldr	r2, [r3, #20]
 80161f2:	7d3b      	ldrb	r3, [r7, #20]
 80161f4:	005b      	lsls	r3, r3, #1
 80161f6:	4413      	add	r3, r2
 80161f8:	881b      	ldrh	r3, [r3, #0]
 80161fa:	461a      	mov	r2, r3
 80161fc:	7cfb      	ldrb	r3, [r7, #19]
 80161fe:	fa42 f303 	asr.w	r3, r2, r3
 8016202:	f003 0301 	and.w	r3, r3, #1
 8016206:	2b00      	cmp	r3, #0
 8016208:	d054      	beq.n	80162b4 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	785b      	ldrb	r3, [r3, #1]
 801620e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	689a      	ldr	r2, [r3, #8]
 8016214:	7d79      	ldrb	r1, [r7, #21]
 8016216:	7cfb      	ldrb	r3, [r7, #19]
 8016218:	440b      	add	r3, r1
 801621a:	4619      	mov	r1, r3
 801621c:	460b      	mov	r3, r1
 801621e:	005b      	lsls	r3, r3, #1
 8016220:	440b      	add	r3, r1
 8016222:	009b      	lsls	r3, r3, #2
 8016224:	4413      	add	r3, r2
 8016226:	7a1b      	ldrb	r3, [r3, #8]
 8016228:	f343 0303 	sbfx	r3, r3, #0, #4
 801622c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801622e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8016230:	68fb      	ldr	r3, [r7, #12]
 8016232:	689a      	ldr	r2, [r3, #8]
 8016234:	7d79      	ldrb	r1, [r7, #21]
 8016236:	7cfb      	ldrb	r3, [r7, #19]
 8016238:	440b      	add	r3, r1
 801623a:	4619      	mov	r1, r3
 801623c:	460b      	mov	r3, r1
 801623e:	005b      	lsls	r3, r3, #1
 8016240:	440b      	add	r3, r1
 8016242:	009b      	lsls	r3, r3, #2
 8016244:	4413      	add	r3, r2
 8016246:	7a1b      	ldrb	r3, [r3, #8]
 8016248:	f343 1303 	sbfx	r3, r3, #4, #4
 801624c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801624e:	461a      	mov	r2, r3
 8016250:	4621      	mov	r1, r4
 8016252:	f7ff fbf8 	bl	8015a46 <RegionCommonValueInRange>
 8016256:	4603      	mov	r3, r0
 8016258:	2b00      	cmp	r3, #0
 801625a:	d02d      	beq.n	80162b8 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801625c:	68fb      	ldr	r3, [r7, #12]
 801625e:	68da      	ldr	r2, [r3, #12]
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	6899      	ldr	r1, [r3, #8]
 8016264:	7d78      	ldrb	r0, [r7, #21]
 8016266:	7cfb      	ldrb	r3, [r7, #19]
 8016268:	4403      	add	r3, r0
 801626a:	4618      	mov	r0, r3
 801626c:	4603      	mov	r3, r0
 801626e:	005b      	lsls	r3, r3, #1
 8016270:	4403      	add	r3, r0
 8016272:	009b      	lsls	r3, r3, #2
 8016274:	440b      	add	r3, r1
 8016276:	7a5b      	ldrb	r3, [r3, #9]
 8016278:	4619      	mov	r1, r3
 801627a:	460b      	mov	r3, r1
 801627c:	005b      	lsls	r3, r3, #1
 801627e:	440b      	add	r3, r1
 8016280:	00db      	lsls	r3, r3, #3
 8016282:	4413      	add	r3, r2
 8016284:	7d1b      	ldrb	r3, [r3, #20]
 8016286:	f083 0301 	eor.w	r3, r3, #1
 801628a:	b2db      	uxtb	r3, r3
 801628c:	2b00      	cmp	r3, #0
 801628e:	d003      	beq.n	8016298 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8016290:	7dbb      	ldrb	r3, [r7, #22]
 8016292:	3301      	adds	r3, #1
 8016294:	75bb      	strb	r3, [r7, #22]
                    continue;
 8016296:	e010      	b.n	80162ba <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8016298:	7dfb      	ldrb	r3, [r7, #23]
 801629a:	1c5a      	adds	r2, r3, #1
 801629c:	75fa      	strb	r2, [r7, #23]
 801629e:	461a      	mov	r2, r3
 80162a0:	68bb      	ldr	r3, [r7, #8]
 80162a2:	4413      	add	r3, r2
 80162a4:	7d79      	ldrb	r1, [r7, #21]
 80162a6:	7cfa      	ldrb	r2, [r7, #19]
 80162a8:	440a      	add	r2, r1
 80162aa:	b2d2      	uxtb	r2, r2
 80162ac:	701a      	strb	r2, [r3, #0]
 80162ae:	e004      	b.n	80162ba <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80162b0:	bf00      	nop
 80162b2:	e002      	b.n	80162ba <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80162b4:	bf00      	nop
 80162b6:	e000      	b.n	80162ba <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80162b8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80162ba:	7cfb      	ldrb	r3, [r7, #19]
 80162bc:	3301      	adds	r3, #1
 80162be:	74fb      	strb	r3, [r7, #19]
 80162c0:	7cfb      	ldrb	r3, [r7, #19]
 80162c2:	2b0f      	cmp	r3, #15
 80162c4:	f67f af6c 	bls.w	80161a0 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80162c8:	7d7b      	ldrb	r3, [r7, #21]
 80162ca:	3310      	adds	r3, #16
 80162cc:	757b      	strb	r3, [r7, #21]
 80162ce:	7d3b      	ldrb	r3, [r7, #20]
 80162d0:	3301      	adds	r3, #1
 80162d2:	753b      	strb	r3, [r7, #20]
 80162d4:	7d7b      	ldrb	r3, [r7, #21]
 80162d6:	b29a      	uxth	r2, r3
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	8a1b      	ldrh	r3, [r3, #16]
 80162dc:	429a      	cmp	r2, r3
 80162de:	f4ff af5c 	bcc.w	801619a <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	7dfa      	ldrb	r2, [r7, #23]
 80162e6:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80162e8:	683b      	ldr	r3, [r7, #0]
 80162ea:	7dba      	ldrb	r2, [r7, #22]
 80162ec:	701a      	strb	r2, [r3, #0]
}
 80162ee:	bf00      	nop
 80162f0:	371c      	adds	r7, #28
 80162f2:	46bd      	mov	sp, r7
 80162f4:	bd90      	pop	{r4, r7, pc}

080162f6 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80162f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80162f8:	b08b      	sub	sp, #44	; 0x2c
 80162fa:	af04      	add	r7, sp, #16
 80162fc:	60f8      	str	r0, [r7, #12]
 80162fe:	60b9      	str	r1, [r7, #8]
 8016300:	607a      	str	r2, [r7, #4]
 8016302:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8016304:	68fb      	ldr	r3, [r7, #12]
 8016306:	685b      	ldr	r3, [r3, #4]
 8016308:	4618      	mov	r0, r3
 801630a:	f006 fee3 	bl	801d0d4 <UTIL_TIMER_GetElapsedTime>
 801630e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8016310:	68fb      	ldr	r3, [r7, #12]
 8016312:	681a      	ldr	r2, [r3, #0]
 8016314:	697b      	ldr	r3, [r7, #20]
 8016316:	1ad2      	subs	r2, r2, r3
 8016318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801631a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801631e:	2201      	movs	r2, #1
 8016320:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8016322:	683b      	ldr	r3, [r7, #0]
 8016324:	2200      	movs	r2, #0
 8016326:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	685b      	ldr	r3, [r3, #4]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d004      	beq.n	801633a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016334:	697a      	ldr	r2, [r7, #20]
 8016336:	429a      	cmp	r2, r3
 8016338:	d32b      	bcc.n	8016392 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801633a:	68bb      	ldr	r3, [r7, #8]
 801633c:	2200      	movs	r2, #0
 801633e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016340:	68fb      	ldr	r3, [r7, #12]
 8016342:	69db      	ldr	r3, [r3, #28]
 8016344:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8016346:	68fb      	ldr	r3, [r7, #12]
 8016348:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801634a:	68dd      	ldr	r5, [r3, #12]
 801634c:	68fb      	ldr	r3, [r7, #12]
 801634e:	7a5e      	ldrb	r6, [r3, #9]
 8016350:	68fb      	ldr	r3, [r7, #12]
 8016352:	f893 c008 	ldrb.w	ip, [r3, #8]
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	7d1b      	ldrb	r3, [r3, #20]
 801635a:	68fa      	ldr	r2, [r7, #12]
 801635c:	6992      	ldr	r2, [r2, #24]
 801635e:	9203      	str	r2, [sp, #12]
 8016360:	68fa      	ldr	r2, [r7, #12]
 8016362:	f10d 0e04 	add.w	lr, sp, #4
 8016366:	320c      	adds	r2, #12
 8016368:	e892 0003 	ldmia.w	r2, {r0, r1}
 801636c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8016370:	9300      	str	r3, [sp, #0]
 8016372:	4663      	mov	r3, ip
 8016374:	4632      	mov	r2, r6
 8016376:	4629      	mov	r1, r5
 8016378:	4620      	mov	r0, r4
 801637a:	f7ff fc35 	bl	8015be8 <RegionCommonUpdateBandTimeOff>
 801637e:	4602      	mov	r2, r0
 8016380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016382:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	69d8      	ldr	r0, [r3, #28]
 8016388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801638a:	683a      	ldr	r2, [r7, #0]
 801638c:	6879      	ldr	r1, [r7, #4]
 801638e:	f7ff fef4 	bl	801617a <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8016392:	683b      	ldr	r3, [r7, #0]
 8016394:	781b      	ldrb	r3, [r3, #0]
 8016396:	2b00      	cmp	r3, #0
 8016398:	d004      	beq.n	80163a4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801639a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801639c:	2200      	movs	r2, #0
 801639e:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80163a0:	2300      	movs	r3, #0
 80163a2:	e006      	b.n	80163b2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80163a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163a6:	781b      	ldrb	r3, [r3, #0]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d001      	beq.n	80163b0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80163ac:	230b      	movs	r3, #11
 80163ae:	e000      	b.n	80163b2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80163b0:	230c      	movs	r3, #12
    }
}
 80163b2:	4618      	mov	r0, r3
 80163b4:	371c      	adds	r7, #28
 80163b6:	46bd      	mov	sp, r7
 80163b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080163ba <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80163ba:	b5b0      	push	{r4, r5, r7, lr}
 80163bc:	b086      	sub	sp, #24
 80163be:	af02      	add	r7, sp, #8
 80163c0:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	781b      	ldrb	r3, [r3, #0]
 80163c6:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	f993 2000 	ldrsb.w	r2, [r3]
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80163d4:	429a      	cmp	r2, r3
 80163d6:	d103      	bne.n	80163e0 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80163de:	e026      	b.n	801642e <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80163e0:	7bfb      	ldrb	r3, [r7, #15]
 80163e2:	3b01      	subs	r3, #1
 80163e4:	b2db      	uxtb	r3, r3
 80163e6:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	f993 3002 	ldrsb.w	r3, [r3, #2]
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80163ee:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80163f2:	429a      	cmp	r2, r3
 80163f4:	d019      	beq.n	801642a <RegionCommonGetNextLowerTxDr+0x70>
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	78d8      	ldrb	r0, [r3, #3]
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	6859      	ldr	r1, [r3, #4]
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801640a:	687a      	ldr	r2, [r7, #4]
 801640c:	6892      	ldr	r2, [r2, #8]
 801640e:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8016412:	9201      	str	r2, [sp, #4]
 8016414:	9300      	str	r3, [sp, #0]
 8016416:	462b      	mov	r3, r5
 8016418:	4622      	mov	r2, r4
 801641a:	f7ff faa2 	bl	8015962 <RegionCommonChanVerifyDr>
 801641e:	4603      	mov	r3, r0
 8016420:	f083 0301 	eor.w	r3, r3, #1
 8016424:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8016426:	2b00      	cmp	r3, #0
 8016428:	d1da      	bne.n	80163e0 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 801642a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 801642e:	4618      	mov	r0, r3
 8016430:	3710      	adds	r7, #16
 8016432:	46bd      	mov	sp, r7
 8016434:	bdb0      	pop	{r4, r5, r7, pc}

08016436 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8016436:	b480      	push	{r7}
 8016438:	b083      	sub	sp, #12
 801643a:	af00      	add	r7, sp, #0
 801643c:	4603      	mov	r3, r0
 801643e:	460a      	mov	r2, r1
 8016440:	71fb      	strb	r3, [r7, #7]
 8016442:	4613      	mov	r3, r2
 8016444:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8016446:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801644a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801644e:	4293      	cmp	r3, r2
 8016450:	bfb8      	it	lt
 8016452:	4613      	movlt	r3, r2
 8016454:	b25b      	sxtb	r3, r3
}
 8016456:	4618      	mov	r0, r3
 8016458:	370c      	adds	r7, #12
 801645a:	46bd      	mov	sp, r7
 801645c:	bc80      	pop	{r7}
 801645e:	4770      	bx	lr

08016460 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8016460:	b480      	push	{r7}
 8016462:	b083      	sub	sp, #12
 8016464:	af00      	add	r7, sp, #0
 8016466:	6078      	str	r0, [r7, #4]
 8016468:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	009b      	lsls	r3, r3, #2
 801646e:	683a      	ldr	r2, [r7, #0]
 8016470:	4413      	add	r3, r2
 8016472:	681b      	ldr	r3, [r3, #0]
 8016474:	4a07      	ldr	r2, [pc, #28]	; (8016494 <RegionCommonGetBandwidth+0x34>)
 8016476:	4293      	cmp	r3, r2
 8016478:	d004      	beq.n	8016484 <RegionCommonGetBandwidth+0x24>
 801647a:	4a07      	ldr	r2, [pc, #28]	; (8016498 <RegionCommonGetBandwidth+0x38>)
 801647c:	4293      	cmp	r3, r2
 801647e:	d003      	beq.n	8016488 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8016480:	2300      	movs	r3, #0
 8016482:	e002      	b.n	801648a <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8016484:	2301      	movs	r3, #1
 8016486:	e000      	b.n	801648a <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8016488:	2302      	movs	r3, #2
    }
}
 801648a:	4618      	mov	r0, r3
 801648c:	370c      	adds	r7, #12
 801648e:	46bd      	mov	sp, r7
 8016490:	bc80      	pop	{r7}
 8016492:	4770      	bx	lr
 8016494:	0003d090 	.word	0x0003d090
 8016498:	0007a120 	.word	0x0007a120

0801649c <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801649c:	b5b0      	push	{r4, r5, r7, lr}
 801649e:	b08c      	sub	sp, #48	; 0x30
 80164a0:	af04      	add	r7, sp, #16
 80164a2:	4603      	mov	r3, r0
 80164a4:	6039      	str	r1, [r7, #0]
 80164a6:	71fb      	strb	r3, [r7, #7]
 80164a8:	4613      	mov	r3, r2
 80164aa:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 80164ac:	4b17      	ldr	r3, [pc, #92]	; (801650c <RegionCommonRxConfigPrint+0x70>)
 80164ae:	f107 0408 	add.w	r4, r7, #8
 80164b2:	461d      	mov	r5, r3
 80164b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80164b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80164b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80164bc:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 80164c0:	79fb      	ldrb	r3, [r7, #7]
 80164c2:	2b05      	cmp	r3, #5
 80164c4:	d812      	bhi.n	80164ec <RegionCommonRxConfigPrint+0x50>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 80164c6:	79fb      	ldrb	r3, [r7, #7]
 80164c8:	009b      	lsls	r3, r3, #2
 80164ca:	3320      	adds	r3, #32
 80164cc:	443b      	add	r3, r7
 80164ce:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80164d2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80164d6:	9202      	str	r2, [sp, #8]
 80164d8:	683a      	ldr	r2, [r7, #0]
 80164da:	9201      	str	r2, [sp, #4]
 80164dc:	9300      	str	r3, [sp, #0]
 80164de:	4b0c      	ldr	r3, [pc, #48]	; (8016510 <RegionCommonRxConfigPrint+0x74>)
 80164e0:	2201      	movs	r2, #1
 80164e2:	2100      	movs	r1, #0
 80164e4:	2002      	movs	r0, #2
 80164e6:	f005 fe1f 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80164ea:	e00a      	b.n	8016502 <RegionCommonRxConfigPrint+0x66>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80164ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80164f0:	9301      	str	r3, [sp, #4]
 80164f2:	683b      	ldr	r3, [r7, #0]
 80164f4:	9300      	str	r3, [sp, #0]
 80164f6:	4b07      	ldr	r3, [pc, #28]	; (8016514 <RegionCommonRxConfigPrint+0x78>)
 80164f8:	2201      	movs	r2, #1
 80164fa:	2100      	movs	r1, #0
 80164fc:	2002      	movs	r0, #2
 80164fe:	f005 fe13 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 8016502:	bf00      	nop
 8016504:	3720      	adds	r7, #32
 8016506:	46bd      	mov	sp, r7
 8016508:	bdb0      	pop	{r4, r5, r7, pc}
 801650a:	bf00      	nop
 801650c:	0801df38 	.word	0x0801df38
 8016510:	0801defc 	.word	0x0801defc
 8016514:	0801df1c 	.word	0x0801df1c

08016518 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8016518:	b580      	push	{r7, lr}
 801651a:	b084      	sub	sp, #16
 801651c:	af02      	add	r7, sp, #8
 801651e:	6078      	str	r0, [r7, #4]
 8016520:	460b      	mov	r3, r1
 8016522:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016524:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016528:	9301      	str	r3, [sp, #4]
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	9300      	str	r3, [sp, #0]
 801652e:	4b05      	ldr	r3, [pc, #20]	; (8016544 <RegionCommonTxConfigPrint+0x2c>)
 8016530:	2201      	movs	r2, #1
 8016532:	2100      	movs	r1, #0
 8016534:	2002      	movs	r0, #2
 8016536:	f005 fdf7 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
}
 801653a:	bf00      	nop
 801653c:	3708      	adds	r7, #8
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}
 8016542:	bf00      	nop
 8016544:	0801df50 	.word	0x0801df50

08016548 <VerifyRfFreq>:
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8016548:	b580      	push	{r7, lr}
 801654a:	b082      	sub	sp, #8
 801654c:	af00      	add	r7, sp, #0
 801654e:	6078      	str	r0, [r7, #4]
 8016550:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8016552:	4b2d      	ldr	r3, [pc, #180]	; (8016608 <VerifyRfFreq+0xc0>)
 8016554:	6a1b      	ldr	r3, [r3, #32]
 8016556:	6878      	ldr	r0, [r7, #4]
 8016558:	4798      	blx	r3
 801655a:	4603      	mov	r3, r0
 801655c:	f083 0301 	eor.w	r3, r3, #1
 8016560:	b2db      	uxtb	r3, r3
 8016562:	2b00      	cmp	r3, #0
 8016564:	d001      	beq.n	801656a <VerifyRfFreq+0x22>
    {
        return false;
 8016566:	2300      	movs	r3, #0
 8016568:	e04a      	b.n	8016600 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	4a27      	ldr	r2, [pc, #156]	; (801660c <VerifyRfFreq+0xc4>)
 801656e:	4293      	cmp	r3, r2
 8016570:	d307      	bcc.n	8016582 <VerifyRfFreq+0x3a>
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	4a26      	ldr	r2, [pc, #152]	; (8016610 <VerifyRfFreq+0xc8>)
 8016576:	4293      	cmp	r3, r2
 8016578:	d803      	bhi.n	8016582 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801657a:	683b      	ldr	r3, [r7, #0]
 801657c:	2202      	movs	r2, #2
 801657e:	701a      	strb	r2, [r3, #0]
 8016580:	e03d      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	4a22      	ldr	r2, [pc, #136]	; (8016610 <VerifyRfFreq+0xc8>)
 8016586:	4293      	cmp	r3, r2
 8016588:	d907      	bls.n	801659a <VerifyRfFreq+0x52>
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	4a21      	ldr	r2, [pc, #132]	; (8016614 <VerifyRfFreq+0xcc>)
 801658e:	4293      	cmp	r3, r2
 8016590:	d803      	bhi.n	801659a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8016592:	683b      	ldr	r3, [r7, #0]
 8016594:	2200      	movs	r2, #0
 8016596:	701a      	strb	r2, [r3, #0]
 8016598:	e031      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	4a1d      	ldr	r2, [pc, #116]	; (8016614 <VerifyRfFreq+0xcc>)
 801659e:	4293      	cmp	r3, r2
 80165a0:	d907      	bls.n	80165b2 <VerifyRfFreq+0x6a>
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	4a1c      	ldr	r2, [pc, #112]	; (8016618 <VerifyRfFreq+0xd0>)
 80165a6:	4293      	cmp	r3, r2
 80165a8:	d803      	bhi.n	80165b2 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 80165aa:	683b      	ldr	r3, [r7, #0]
 80165ac:	2201      	movs	r2, #1
 80165ae:	701a      	strb	r2, [r3, #0]
 80165b0:	e025      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	4a19      	ldr	r2, [pc, #100]	; (801661c <VerifyRfFreq+0xd4>)
 80165b6:	4293      	cmp	r3, r2
 80165b8:	d907      	bls.n	80165ca <VerifyRfFreq+0x82>
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	4a18      	ldr	r2, [pc, #96]	; (8016620 <VerifyRfFreq+0xd8>)
 80165be:	4293      	cmp	r3, r2
 80165c0:	d803      	bhi.n	80165ca <VerifyRfFreq+0x82>
    {
        *band = 5;
 80165c2:	683b      	ldr	r3, [r7, #0]
 80165c4:	2205      	movs	r2, #5
 80165c6:	701a      	strb	r2, [r3, #0]
 80165c8:	e019      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	4a15      	ldr	r2, [pc, #84]	; (8016624 <VerifyRfFreq+0xdc>)
 80165ce:	4293      	cmp	r3, r2
 80165d0:	d907      	bls.n	80165e2 <VerifyRfFreq+0x9a>
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	4a14      	ldr	r2, [pc, #80]	; (8016628 <VerifyRfFreq+0xe0>)
 80165d6:	4293      	cmp	r3, r2
 80165d8:	d803      	bhi.n	80165e2 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 80165da:	683b      	ldr	r3, [r7, #0]
 80165dc:	2203      	movs	r2, #3
 80165de:	701a      	strb	r2, [r3, #0]
 80165e0:	e00d      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	4a11      	ldr	r2, [pc, #68]	; (801662c <VerifyRfFreq+0xe4>)
 80165e6:	4293      	cmp	r3, r2
 80165e8:	d307      	bcc.n	80165fa <VerifyRfFreq+0xb2>
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	4a10      	ldr	r2, [pc, #64]	; (8016630 <VerifyRfFreq+0xe8>)
 80165ee:	4293      	cmp	r3, r2
 80165f0:	d803      	bhi.n	80165fa <VerifyRfFreq+0xb2>
    {
        *band = 4;
 80165f2:	683b      	ldr	r3, [r7, #0]
 80165f4:	2204      	movs	r2, #4
 80165f6:	701a      	strb	r2, [r3, #0]
 80165f8:	e001      	b.n	80165fe <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 80165fa:	2300      	movs	r3, #0
 80165fc:	e000      	b.n	8016600 <VerifyRfFreq+0xb8>
    }
    return true;
 80165fe:	2301      	movs	r3, #1
}
 8016600:	4618      	mov	r0, r3
 8016602:	3708      	adds	r7, #8
 8016604:	46bd      	mov	sp, r7
 8016606:	bd80      	pop	{r7, pc}
 8016608:	0801e560 	.word	0x0801e560
 801660c:	337055c0 	.word	0x337055c0
 8016610:	338eda3f 	.word	0x338eda3f
 8016614:	33bca100 	.word	0x33bca100
 8016618:	33c5c8c0 	.word	0x33c5c8c0
 801661c:	33c74f5f 	.word	0x33c74f5f
 8016620:	33cef080 	.word	0x33cef080
 8016624:	33d1fdbf 	.word	0x33d1fdbf
 8016628:	33d5ce50 	.word	0x33d5ce50
 801662c:	33d691a0 	.word	0x33d691a0
 8016630:	33db2580 	.word	0x33db2580

08016634 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016634:	b590      	push	{r4, r7, lr}
 8016636:	b08b      	sub	sp, #44	; 0x2c
 8016638:	af04      	add	r7, sp, #16
 801663a:	4603      	mov	r3, r0
 801663c:	460a      	mov	r2, r1
 801663e:	71fb      	strb	r3, [r7, #7]
 8016640:	4613      	mov	r3, r2
 8016642:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8016644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016648:	4a1f      	ldr	r2, [pc, #124]	; (80166c8 <GetTimeOnAir+0x94>)
 801664a:	5cd3      	ldrb	r3, [r2, r3]
 801664c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 801664e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016652:	491e      	ldr	r1, [pc, #120]	; (80166cc <GetTimeOnAir+0x98>)
 8016654:	4618      	mov	r0, r3
 8016656:	f7ff ff03 	bl	8016460 <RegionCommonGetBandwidth>
 801665a:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801665c:	2300      	movs	r3, #0
 801665e:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8016660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016664:	2b07      	cmp	r3, #7
 8016666:	d118      	bne.n	801669a <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8016668:	4b19      	ldr	r3, [pc, #100]	; (80166d0 <GetTimeOnAir+0x9c>)
 801666a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801666c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016670:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016674:	fb02 f303 	mul.w	r3, r2, r3
 8016678:	4619      	mov	r1, r3
 801667a:	88bb      	ldrh	r3, [r7, #4]
 801667c:	b2db      	uxtb	r3, r3
 801667e:	2201      	movs	r2, #1
 8016680:	9203      	str	r2, [sp, #12]
 8016682:	9302      	str	r3, [sp, #8]
 8016684:	2300      	movs	r3, #0
 8016686:	9301      	str	r3, [sp, #4]
 8016688:	2305      	movs	r3, #5
 801668a:	9300      	str	r3, [sp, #0]
 801668c:	2300      	movs	r3, #0
 801668e:	460a      	mov	r2, r1
 8016690:	68f9      	ldr	r1, [r7, #12]
 8016692:	2000      	movs	r0, #0
 8016694:	47a0      	blx	r4
 8016696:	6178      	str	r0, [r7, #20]
 8016698:	e011      	b.n	80166be <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801669a:	4b0d      	ldr	r3, [pc, #52]	; (80166d0 <GetTimeOnAir+0x9c>)
 801669c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801669e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80166a2:	88bb      	ldrh	r3, [r7, #4]
 80166a4:	b2db      	uxtb	r3, r3
 80166a6:	2101      	movs	r1, #1
 80166a8:	9103      	str	r1, [sp, #12]
 80166aa:	9302      	str	r3, [sp, #8]
 80166ac:	2300      	movs	r3, #0
 80166ae:	9301      	str	r3, [sp, #4]
 80166b0:	2308      	movs	r3, #8
 80166b2:	9300      	str	r3, [sp, #0]
 80166b4:	2301      	movs	r3, #1
 80166b6:	68f9      	ldr	r1, [r7, #12]
 80166b8:	2001      	movs	r0, #1
 80166ba:	47a0      	blx	r4
 80166bc:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 80166be:	697b      	ldr	r3, [r7, #20]
}
 80166c0:	4618      	mov	r0, r3
 80166c2:	371c      	adds	r7, #28
 80166c4:	46bd      	mov	sp, r7
 80166c6:	bd90      	pop	{r4, r7, pc}
 80166c8:	0801e4a4 	.word	0x0801e4a4
 80166cc:	0801e4ac 	.word	0x0801e4ac
 80166d0:	0801e560 	.word	0x0801e560

080166d4 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80166d4:	b580      	push	{r7, lr}
 80166d6:	b088      	sub	sp, #32
 80166d8:	af00      	add	r7, sp, #0
 80166da:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80166dc:	2300      	movs	r3, #0
 80166de:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	781b      	ldrb	r3, [r3, #0]
 80166e4:	3b01      	subs	r3, #1
 80166e6:	2b38      	cmp	r3, #56	; 0x38
 80166e8:	f200 8128 	bhi.w	801693c <RegionEU868GetPhyParam+0x268>
 80166ec:	a201      	add	r2, pc, #4	; (adr r2, 80166f4 <RegionEU868GetPhyParam+0x20>)
 80166ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80166f2:	bf00      	nop
 80166f4:	080167d9 	.word	0x080167d9
 80166f8:	080167df 	.word	0x080167df
 80166fc:	0801693d 	.word	0x0801693d
 8016700:	0801693d 	.word	0x0801693d
 8016704:	0801693d 	.word	0x0801693d
 8016708:	080167e5 	.word	0x080167e5
 801670c:	0801693d 	.word	0x0801693d
 8016710:	0801681f 	.word	0x0801681f
 8016714:	0801693d 	.word	0x0801693d
 8016718:	08016825 	.word	0x08016825
 801671c:	0801682b 	.word	0x0801682b
 8016720:	08016831 	.word	0x08016831
 8016724:	08016837 	.word	0x08016837
 8016728:	08016847 	.word	0x08016847
 801672c:	08016857 	.word	0x08016857
 8016730:	0801685d 	.word	0x0801685d
 8016734:	08016865 	.word	0x08016865
 8016738:	0801686d 	.word	0x0801686d
 801673c:	08016875 	.word	0x08016875
 8016740:	0801687d 	.word	0x0801687d
 8016744:	08016885 	.word	0x08016885
 8016748:	0801688d 	.word	0x0801688d
 801674c:	080168a1 	.word	0x080168a1
 8016750:	080168a7 	.word	0x080168a7
 8016754:	080168ad 	.word	0x080168ad
 8016758:	080168b3 	.word	0x080168b3
 801675c:	080168bf 	.word	0x080168bf
 8016760:	080168cb 	.word	0x080168cb
 8016764:	080168d1 	.word	0x080168d1
 8016768:	080168d9 	.word	0x080168d9
 801676c:	080168df 	.word	0x080168df
 8016770:	080168e5 	.word	0x080168e5
 8016774:	080168ed 	.word	0x080168ed
 8016778:	080167eb 	.word	0x080167eb
 801677c:	0801693d 	.word	0x0801693d
 8016780:	0801693d 	.word	0x0801693d
 8016784:	0801693d 	.word	0x0801693d
 8016788:	0801693d 	.word	0x0801693d
 801678c:	0801693d 	.word	0x0801693d
 8016790:	0801693d 	.word	0x0801693d
 8016794:	0801693d 	.word	0x0801693d
 8016798:	0801693d 	.word	0x0801693d
 801679c:	0801693d 	.word	0x0801693d
 80167a0:	0801693d 	.word	0x0801693d
 80167a4:	0801693d 	.word	0x0801693d
 80167a8:	0801693d 	.word	0x0801693d
 80167ac:	0801693d 	.word	0x0801693d
 80167b0:	080168f3 	.word	0x080168f3
 80167b4:	080168f9 	.word	0x080168f9
 80167b8:	08016907 	.word	0x08016907
 80167bc:	0801693d 	.word	0x0801693d
 80167c0:	0801693d 	.word	0x0801693d
 80167c4:	0801690d 	.word	0x0801690d
 80167c8:	08016913 	.word	0x08016913
 80167cc:	0801693d 	.word	0x0801693d
 80167d0:	08016919 	.word	0x08016919
 80167d4:	08016929 	.word	0x08016929
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 80167d8:	2300      	movs	r3, #0
 80167da:	61bb      	str	r3, [r7, #24]
            break;
 80167dc:	e0af      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 80167de:	2300      	movs	r3, #0
 80167e0:	61bb      	str	r3, [r7, #24]
            break;
 80167e2:	e0ac      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 80167e4:	2300      	movs	r3, #0
 80167e6:	61bb      	str	r3, [r7, #24]
            break;
 80167e8:	e0a9      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80167f0:	733b      	strb	r3, [r7, #12]
 80167f2:	2307      	movs	r3, #7
 80167f4:	737b      	strb	r3, [r7, #13]
 80167f6:	2300      	movs	r3, #0
 80167f8:	73bb      	strb	r3, [r7, #14]
 80167fa:	2310      	movs	r3, #16
 80167fc:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80167fe:	4b53      	ldr	r3, [pc, #332]	; (801694c <RegionEU868GetPhyParam+0x278>)
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016806:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016808:	4b50      	ldr	r3, [pc, #320]	; (801694c <RegionEU868GetPhyParam+0x278>)
 801680a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801680c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801680e:	f107 030c 	add.w	r3, r7, #12
 8016812:	4618      	mov	r0, r3
 8016814:	f7ff fdd1 	bl	80163ba <RegionCommonGetNextLowerTxDr>
 8016818:	4603      	mov	r3, r0
 801681a:	61bb      	str	r3, [r7, #24]
            break;
 801681c:	e08f      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801681e:	2300      	movs	r3, #0
 8016820:	61bb      	str	r3, [r7, #24]
            break;
 8016822:	e08c      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8016824:	2300      	movs	r3, #0
 8016826:	61bb      	str	r3, [r7, #24]
            break;
 8016828:	e089      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801682a:	2340      	movs	r3, #64	; 0x40
 801682c:	61bb      	str	r3, [r7, #24]
            break;
 801682e:	e086      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016830:	2320      	movs	r3, #32
 8016832:	61bb      	str	r3, [r7, #24]
            break;
 8016834:	e083      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801683c:	461a      	mov	r2, r3
 801683e:	4b44      	ldr	r3, [pc, #272]	; (8016950 <RegionEU868GetPhyParam+0x27c>)
 8016840:	5c9b      	ldrb	r3, [r3, r2]
 8016842:	61bb      	str	r3, [r7, #24]
            break;
 8016844:	e07b      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801684c:	461a      	mov	r2, r3
 801684e:	4b41      	ldr	r3, [pc, #260]	; (8016954 <RegionEU868GetPhyParam+0x280>)
 8016850:	5c9b      	ldrb	r3, [r3, r2]
 8016852:	61bb      	str	r3, [r7, #24]
            break;
 8016854:	e073      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8016856:	2301      	movs	r3, #1
 8016858:	61bb      	str	r3, [r7, #24]
            break;
 801685a:	e070      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801685c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8016860:	61bb      	str	r3, [r7, #24]
            break;
 8016862:	e06c      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016864:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016868:	61bb      	str	r3, [r7, #24]
            break;
 801686a:	e068      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801686c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8016870:	61bb      	str	r3, [r7, #24]
            break;
 8016872:	e064      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016874:	f241 3388 	movw	r3, #5000	; 0x1388
 8016878:	61bb      	str	r3, [r7, #24]
            break;
 801687a:	e060      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801687c:	f241 7370 	movw	r3, #6000	; 0x1770
 8016880:	61bb      	str	r3, [r7, #24]
            break;
 8016882:	e05c      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8016884:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8016888:	61bb      	str	r3, [r7, #24]
            break;
 801688a:	e058      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 801688c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016890:	4831      	ldr	r0, [pc, #196]	; (8016958 <RegionEU868GetPhyParam+0x284>)
 8016892:	f002 fadf 	bl	8018e54 <randr>
 8016896:	4603      	mov	r3, r0
 8016898:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801689c:	61bb      	str	r3, [r7, #24]
            break;
 801689e:	e04e      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80168a0:	2300      	movs	r3, #0
 80168a2:	61bb      	str	r3, [r7, #24]
            break;
 80168a4:	e04b      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 80168a6:	4b2d      	ldr	r3, [pc, #180]	; (801695c <RegionEU868GetPhyParam+0x288>)
 80168a8:	61bb      	str	r3, [r7, #24]
            break;
 80168aa:	e048      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 80168ac:	2300      	movs	r3, #0
 80168ae:	61bb      	str	r3, [r7, #24]
            break;
 80168b0:	e045      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80168b2:	4b26      	ldr	r3, [pc, #152]	; (801694c <RegionEU868GetPhyParam+0x278>)
 80168b4:	681b      	ldr	r3, [r3, #0]
 80168b6:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80168ba:	61bb      	str	r3, [r7, #24]
            break;
 80168bc:	e03f      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80168be:	4b23      	ldr	r3, [pc, #140]	; (801694c <RegionEU868GetPhyParam+0x278>)
 80168c0:	681b      	ldr	r3, [r3, #0]
 80168c2:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 80168c6:	61bb      	str	r3, [r7, #24]
            break;
 80168c8:	e039      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 80168ca:	2310      	movs	r3, #16
 80168cc:	61bb      	str	r3, [r7, #24]
            break;
 80168ce:	e036      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80168d0:	4b1e      	ldr	r3, [pc, #120]	; (801694c <RegionEU868GetPhyParam+0x278>)
 80168d2:	681b      	ldr	r3, [r3, #0]
 80168d4:	61bb      	str	r3, [r7, #24]
            break;
 80168d6:	e032      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 80168d8:	2300      	movs	r3, #0
 80168da:	61bb      	str	r3, [r7, #24]
            break;
 80168dc:	e02f      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80168de:	2300      	movs	r3, #0
 80168e0:	61bb      	str	r3, [r7, #24]
            break;
 80168e2:	e02c      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 80168e4:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80168e8:	61bb      	str	r3, [r7, #24]
            break;
 80168ea:	e028      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 80168ec:	4b1c      	ldr	r3, [pc, #112]	; (8016960 <RegionEU868GetPhyParam+0x28c>)
 80168ee:	61bb      	str	r3, [r7, #24]
            break;
 80168f0:	e025      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 80168f2:	4b1a      	ldr	r3, [pc, #104]	; (801695c <RegionEU868GetPhyParam+0x288>)
 80168f4:	61bb      	str	r3, [r7, #24]
            break;
 80168f6:	e022      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80168f8:	2311      	movs	r3, #17
 80168fa:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80168fc:	2302      	movs	r3, #2
 80168fe:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8016900:	2300      	movs	r3, #0
 8016902:	76bb      	strb	r3, [r7, #26]
            break;
 8016904:	e01b      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8016906:	2303      	movs	r3, #3
 8016908:	61bb      	str	r3, [r7, #24]
            break;
 801690a:	e018      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801690c:	4b13      	ldr	r3, [pc, #76]	; (801695c <RegionEU868GetPhyParam+0x288>)
 801690e:	61bb      	str	r3, [r7, #24]
            break;
 8016910:	e015      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8016912:	2303      	movs	r3, #3
 8016914:	61bb      	str	r3, [r7, #24]
            break;
 8016916:	e012      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801691e:	461a      	mov	r2, r3
 8016920:	4b10      	ldr	r3, [pc, #64]	; (8016964 <RegionEU868GetPhyParam+0x290>)
 8016922:	5c9b      	ldrb	r3, [r3, r2]
 8016924:	61bb      	str	r3, [r7, #24]
            break;
 8016926:	e00a      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801692e:	490e      	ldr	r1, [pc, #56]	; (8016968 <RegionEU868GetPhyParam+0x294>)
 8016930:	4618      	mov	r0, r3
 8016932:	f7ff fd95 	bl	8016460 <RegionCommonGetBandwidth>
 8016936:	4603      	mov	r3, r0
 8016938:	61bb      	str	r3, [r7, #24]
            break;
 801693a:	e000      	b.n	801693e <RegionEU868GetPhyParam+0x26a>
        }
        default:
        {
            break;
 801693c:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 801693e:	69bb      	ldr	r3, [r7, #24]
 8016940:	61fb      	str	r3, [r7, #28]
 8016942:	69fb      	ldr	r3, [r7, #28]
}
 8016944:	4618      	mov	r0, r3
 8016946:	3720      	adds	r7, #32
 8016948:	46bd      	mov	sp, r7
 801694a:	bd80      	pop	{r7, pc}
 801694c:	20003c90 	.word	0x20003c90
 8016950:	0801e4cc 	.word	0x0801e4cc
 8016954:	0801e4d4 	.word	0x0801e4d4
 8016958:	fffffc18 	.word	0xfffffc18
 801695c:	33d3e608 	.word	0x33d3e608
 8016960:	4009999a 	.word	0x4009999a
 8016964:	0801e4a4 	.word	0x0801e4a4
 8016968:	0801e4ac 	.word	0x0801e4ac

0801696c <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801696c:	b590      	push	{r4, r7, lr}
 801696e:	b085      	sub	sp, #20
 8016970:	af02      	add	r7, sp, #8
 8016972:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016974:	4b11      	ldr	r3, [pc, #68]	; (80169bc <RegionEU868SetBandTxDone+0x50>)
 8016976:	681a      	ldr	r2, [r3, #0]
 8016978:	4b11      	ldr	r3, [pc, #68]	; (80169c0 <RegionEU868SetBandTxDone+0x54>)
 801697a:	6819      	ldr	r1, [r3, #0]
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	781b      	ldrb	r3, [r3, #0]
 8016980:	4618      	mov	r0, r3
 8016982:	4603      	mov	r3, r0
 8016984:	005b      	lsls	r3, r3, #1
 8016986:	4403      	add	r3, r0
 8016988:	009b      	lsls	r3, r3, #2
 801698a:	440b      	add	r3, r1
 801698c:	3309      	adds	r3, #9
 801698e:	781b      	ldrb	r3, [r3, #0]
 8016990:	4619      	mov	r1, r3
 8016992:	460b      	mov	r3, r1
 8016994:	005b      	lsls	r3, r3, #1
 8016996:	440b      	add	r3, r1
 8016998:	00db      	lsls	r3, r3, #3
 801699a:	18d0      	adds	r0, r2, r3
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	6899      	ldr	r1, [r3, #8]
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	785c      	ldrb	r4, [r3, #1]
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	691a      	ldr	r2, [r3, #16]
 80169a8:	9200      	str	r2, [sp, #0]
 80169aa:	68db      	ldr	r3, [r3, #12]
 80169ac:	4622      	mov	r2, r4
 80169ae:	f7ff f8ed 	bl	8015b8c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_EU868 */
}
 80169b2:	bf00      	nop
 80169b4:	370c      	adds	r7, #12
 80169b6:	46bd      	mov	sp, r7
 80169b8:	bd90      	pop	{r4, r7, pc}
 80169ba:	bf00      	nop
 80169bc:	20003c8c 	.word	0x20003c8c
 80169c0:	20003c90 	.word	0x20003c90

080169c4 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 80169c4:	b580      	push	{r7, lr}
 80169c6:	b0b0      	sub	sp, #192	; 0xc0
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 80169cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80169d0:	2290      	movs	r2, #144	; 0x90
 80169d2:	2100      	movs	r1, #0
 80169d4:	4618      	mov	r0, r3
 80169d6:	f006 febb 	bl	801d750 <memset>
 80169da:	2364      	movs	r3, #100	; 0x64
 80169dc:	863b      	strh	r3, [r7, #48]	; 0x30
 80169de:	2364      	movs	r3, #100	; 0x64
 80169e0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80169e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80169e8:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80169ec:	230a      	movs	r3, #10
 80169ee:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80169f2:	2364      	movs	r3, #100	; 0x64
 80169f4:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80169f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80169fc:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	7a1b      	ldrb	r3, [r3, #8]
 8016a04:	2b02      	cmp	r3, #2
 8016a06:	d05e      	beq.n	8016ac6 <RegionEU868InitDefaults+0x102>
 8016a08:	2b02      	cmp	r3, #2
 8016a0a:	dc6b      	bgt.n	8016ae4 <RegionEU868InitDefaults+0x120>
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d002      	beq.n	8016a16 <RegionEU868InitDefaults+0x52>
 8016a10:	2b01      	cmp	r3, #1
 8016a12:	d03f      	beq.n	8016a94 <RegionEU868InitDefaults+0xd0>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8016a14:	e066      	b.n	8016ae4 <RegionEU868InitDefaults+0x120>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d063      	beq.n	8016ae6 <RegionEU868InitDefaults+0x122>
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	685b      	ldr	r3, [r3, #4]
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d05f      	beq.n	8016ae6 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	4a30      	ldr	r2, [pc, #192]	; (8016aec <RegionEU868InitDefaults+0x128>)
 8016a2c:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	685b      	ldr	r3, [r3, #4]
 8016a32:	4a2f      	ldr	r2, [pc, #188]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a34:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8016a36:	4b2d      	ldr	r3, [pc, #180]	; (8016aec <RegionEU868InitDefaults+0x128>)
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8016a40:	2290      	movs	r2, #144	; 0x90
 8016a42:	4619      	mov	r1, r3
 8016a44:	f002 fa1d 	bl	8018e82 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8016a48:	4b29      	ldr	r3, [pc, #164]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a4a:	681b      	ldr	r3, [r3, #0]
 8016a4c:	4a29      	ldr	r2, [pc, #164]	; (8016af4 <RegionEU868InitDefaults+0x130>)
 8016a4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8016a50:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8016a54:	4b26      	ldr	r3, [pc, #152]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a56:	681b      	ldr	r3, [r3, #0]
 8016a58:	4a27      	ldr	r2, [pc, #156]	; (8016af8 <RegionEU868InitDefaults+0x134>)
 8016a5a:	330c      	adds	r3, #12
 8016a5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8016a5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8016a62:	4b23      	ldr	r3, [pc, #140]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	4a25      	ldr	r2, [pc, #148]	; (8016afc <RegionEU868InitDefaults+0x138>)
 8016a68:	3318      	adds	r3, #24
 8016a6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8016a6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8016a70:	4b1f      	ldr	r3, [pc, #124]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	2207      	movs	r2, #7
 8016a76:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016a7a:	4b1d      	ldr	r3, [pc, #116]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a7c:	681b      	ldr	r3, [r3, #0]
 8016a7e:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016a82:	4b1b      	ldr	r3, [pc, #108]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a84:	681b      	ldr	r3, [r3, #0]
 8016a86:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8016a8a:	2201      	movs	r2, #1
 8016a8c:	4619      	mov	r1, r3
 8016a8e:	f7ff f857 	bl	8015b40 <RegionCommonChanMaskCopy>
 8016a92:	e028      	b.n	8016ae6 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8016a94:	4b16      	ldr	r3, [pc, #88]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	2200      	movs	r2, #0
 8016a9a:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8016a9c:	4b14      	ldr	r3, [pc, #80]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016a9e:	681b      	ldr	r3, [r3, #0]
 8016aa0:	2200      	movs	r2, #0
 8016aa2:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8016aa4:	4b12      	ldr	r3, [pc, #72]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016aa6:	681b      	ldr	r3, [r3, #0]
 8016aa8:	2200      	movs	r2, #0
 8016aaa:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016aac:	4b10      	ldr	r3, [pc, #64]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016aae:	681b      	ldr	r3, [r3, #0]
 8016ab0:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016ab4:	4b0e      	ldr	r3, [pc, #56]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8016abc:	2201      	movs	r2, #1
 8016abe:	4619      	mov	r1, r3
 8016ac0:	f7ff f83e 	bl	8015b40 <RegionCommonChanMaskCopy>
            break;
 8016ac4:	e00f      	b.n	8016ae6 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8016ac6:	4b0a      	ldr	r3, [pc, #40]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	f8b3 1360 	ldrh.w	r1, [r3, #864]	; 0x360
 8016ace:	4b08      	ldr	r3, [pc, #32]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016ad0:	681b      	ldr	r3, [r3, #0]
 8016ad2:	f8b3 236c 	ldrh.w	r2, [r3, #876]	; 0x36c
 8016ad6:	4b06      	ldr	r3, [pc, #24]	; (8016af0 <RegionEU868InitDefaults+0x12c>)
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	430a      	orrs	r2, r1
 8016adc:	b292      	uxth	r2, r2
 8016ade:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
            break;
 8016ae2:	e000      	b.n	8016ae6 <RegionEU868InitDefaults+0x122>
            break;
 8016ae4:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016ae6:	37c0      	adds	r7, #192	; 0xc0
 8016ae8:	46bd      	mov	sp, r7
 8016aea:	bd80      	pop	{r7, pc}
 8016aec:	20003c8c 	.word	0x20003c8c
 8016af0:	20003c90 	.word	0x20003c90
 8016af4:	0801df6c 	.word	0x0801df6c
 8016af8:	0801df78 	.word	0x0801df78
 8016afc:	0801df84 	.word	0x0801df84

08016b00 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016b00:	b580      	push	{r7, lr}
 8016b02:	b084      	sub	sp, #16
 8016b04:	af00      	add	r7, sp, #0
 8016b06:	6078      	str	r0, [r7, #4]
 8016b08:	460b      	mov	r3, r1
 8016b0a:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8016b0c:	78fb      	ldrb	r3, [r7, #3]
 8016b0e:	2b0f      	cmp	r3, #15
 8016b10:	d86c      	bhi.n	8016bec <RegionEU868Verify+0xec>
 8016b12:	a201      	add	r2, pc, #4	; (adr r2, 8016b18 <RegionEU868Verify+0x18>)
 8016b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b18:	08016b59 	.word	0x08016b59
 8016b1c:	08016bed 	.word	0x08016bed
 8016b20:	08016bed 	.word	0x08016bed
 8016b24:	08016bed 	.word	0x08016bed
 8016b28:	08016bed 	.word	0x08016bed
 8016b2c:	08016b71 	.word	0x08016b71
 8016b30:	08016b8f 	.word	0x08016b8f
 8016b34:	08016bad 	.word	0x08016bad
 8016b38:	08016bed 	.word	0x08016bed
 8016b3c:	08016bcb 	.word	0x08016bcb
 8016b40:	08016bcb 	.word	0x08016bcb
 8016b44:	08016bed 	.word	0x08016bed
 8016b48:	08016bed 	.word	0x08016bed
 8016b4c:	08016bed 	.word	0x08016bed
 8016b50:	08016bed 	.word	0x08016bed
 8016b54:	08016be9 	.word	0x08016be9
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8016b58:	2300      	movs	r3, #0
 8016b5a:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8016b5c:	687b      	ldr	r3, [r7, #4]
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	f107 020f 	add.w	r2, r7, #15
 8016b64:	4611      	mov	r1, r2
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7ff fcee 	bl	8016548 <VerifyRfFreq>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	e03e      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	f993 3000 	ldrsb.w	r3, [r3]
 8016b76:	2207      	movs	r2, #7
 8016b78:	2100      	movs	r1, #0
 8016b7a:	4618      	mov	r0, r3
 8016b7c:	f7fe ff63 	bl	8015a46 <RegionCommonValueInRange>
 8016b80:	4603      	mov	r3, r0
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	bf14      	ite	ne
 8016b86:	2301      	movne	r3, #1
 8016b88:	2300      	moveq	r3, #0
 8016b8a:	b2db      	uxtb	r3, r3
 8016b8c:	e02f      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	f993 3000 	ldrsb.w	r3, [r3]
 8016b94:	2205      	movs	r2, #5
 8016b96:	2100      	movs	r1, #0
 8016b98:	4618      	mov	r0, r3
 8016b9a:	f7fe ff54 	bl	8015a46 <RegionCommonValueInRange>
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	bf14      	ite	ne
 8016ba4:	2301      	movne	r3, #1
 8016ba6:	2300      	moveq	r3, #0
 8016ba8:	b2db      	uxtb	r3, r3
 8016baa:	e020      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	f993 3000 	ldrsb.w	r3, [r3]
 8016bb2:	2207      	movs	r2, #7
 8016bb4:	2100      	movs	r1, #0
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	f7fe ff45 	bl	8015a46 <RegionCommonValueInRange>
 8016bbc:	4603      	mov	r3, r0
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	bf14      	ite	ne
 8016bc2:	2301      	movne	r3, #1
 8016bc4:	2300      	moveq	r3, #0
 8016bc6:	b2db      	uxtb	r3, r3
 8016bc8:	e011      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	f993 3000 	ldrsb.w	r3, [r3]
 8016bd0:	2207      	movs	r2, #7
 8016bd2:	2100      	movs	r1, #0
 8016bd4:	4618      	mov	r0, r3
 8016bd6:	f7fe ff36 	bl	8015a46 <RegionCommonValueInRange>
 8016bda:	4603      	mov	r3, r0
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	bf14      	ite	ne
 8016be0:	2301      	movne	r3, #1
 8016be2:	2300      	moveq	r3, #0
 8016be4:	b2db      	uxtb	r3, r3
 8016be6:	e002      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8016be8:	2301      	movs	r3, #1
 8016bea:	e000      	b.n	8016bee <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8016bec:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8016bee:	4618      	mov	r0, r3
 8016bf0:	3710      	adds	r7, #16
 8016bf2:	46bd      	mov	sp, r7
 8016bf4:	bd80      	pop	{r7, pc}
 8016bf6:	bf00      	nop

08016bf8 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016bf8:	b580      	push	{r7, lr}
 8016bfa:	b08a      	sub	sp, #40	; 0x28
 8016bfc:	af00      	add	r7, sp, #0
 8016bfe:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016c00:	2350      	movs	r3, #80	; 0x50
 8016c02:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	791b      	ldrb	r3, [r3, #4]
 8016c0a:	2b10      	cmp	r3, #16
 8016c0c:	d162      	bne.n	8016cd4 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	330f      	adds	r3, #15
 8016c14:	781b      	ldrb	r3, [r3, #0]
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d15e      	bne.n	8016cd8 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016c1a:	2300      	movs	r3, #0
 8016c1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016c20:	2303      	movs	r3, #3
 8016c22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016c26:	e050      	b.n	8016cca <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8016c28:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016c2c:	2b07      	cmp	r3, #7
 8016c2e:	d824      	bhi.n	8016c7a <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	681a      	ldr	r2, [r3, #0]
 8016c34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c38:	4413      	add	r3, r2
 8016c3a:	781b      	ldrb	r3, [r3, #0]
 8016c3c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8016c3e:	69ba      	ldr	r2, [r7, #24]
 8016c40:	687b      	ldr	r3, [r7, #4]
 8016c42:	6819      	ldr	r1, [r3, #0]
 8016c44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c48:	3301      	adds	r3, #1
 8016c4a:	440b      	add	r3, r1
 8016c4c:	781b      	ldrb	r3, [r3, #0]
 8016c4e:	021b      	lsls	r3, r3, #8
 8016c50:	4313      	orrs	r3, r2
 8016c52:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8016c54:	69ba      	ldr	r2, [r7, #24]
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	6819      	ldr	r1, [r3, #0]
 8016c5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c5e:	3302      	adds	r3, #2
 8016c60:	440b      	add	r3, r1
 8016c62:	781b      	ldrb	r3, [r3, #0]
 8016c64:	041b      	lsls	r3, r3, #16
 8016c66:	4313      	orrs	r3, r2
 8016c68:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8016c6a:	69bb      	ldr	r3, [r7, #24]
 8016c6c:	2264      	movs	r2, #100	; 0x64
 8016c6e:	fb02 f303 	mul.w	r3, r2, r3
 8016c72:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8016c74:	2300      	movs	r3, #0
 8016c76:	61fb      	str	r3, [r7, #28]
 8016c78:	e006      	b.n	8016c88 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8016c7a:	2300      	movs	r3, #0
 8016c7c:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8016c7e:	2300      	movs	r3, #0
 8016c80:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8016c84:	2300      	movs	r3, #0
 8016c86:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8016c88:	69bb      	ldr	r3, [r7, #24]
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d00b      	beq.n	8016ca6 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8016c8e:	f107 0318 	add.w	r3, r7, #24
 8016c92:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8016c94:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016c98:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8016c9a:	f107 0310 	add.w	r3, r7, #16
 8016c9e:	4618      	mov	r0, r3
 8016ca0:	f000 fd0e 	bl	80176c0 <RegionEU868ChannelAdd>
 8016ca4:	e007      	b.n	8016cb6 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8016ca6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016caa:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8016cac:	f107 030c 	add.w	r3, r7, #12
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	f000 fda7 	bl	8017804 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016cb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016cba:	3303      	adds	r3, #3
 8016cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016cc0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016cc4:	3301      	adds	r3, #1
 8016cc6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016cca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016cce:	2b0f      	cmp	r3, #15
 8016cd0:	d9aa      	bls.n	8016c28 <RegionEU868ApplyCFList+0x30>
 8016cd2:	e002      	b.n	8016cda <RegionEU868ApplyCFList+0xe2>
        return;
 8016cd4:	bf00      	nop
 8016cd6:	e000      	b.n	8016cda <RegionEU868ApplyCFList+0xe2>
        return;
 8016cd8:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016cda:	3728      	adds	r7, #40	; 0x28
 8016cdc:	46bd      	mov	sp, r7
 8016cde:	bd80      	pop	{r7, pc}

08016ce0 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016ce0:	b580      	push	{r7, lr}
 8016ce2:	b082      	sub	sp, #8
 8016ce4:	af00      	add	r7, sp, #0
 8016ce6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	791b      	ldrb	r3, [r3, #4]
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d002      	beq.n	8016cf6 <RegionEU868ChanMaskSet+0x16>
 8016cf0:	2b01      	cmp	r3, #1
 8016cf2:	d00b      	beq.n	8016d0c <RegionEU868ChanMaskSet+0x2c>
 8016cf4:	e015      	b.n	8016d22 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016cf6:	4b0e      	ldr	r3, [pc, #56]	; (8016d30 <RegionEU868ChanMaskSet+0x50>)
 8016cf8:	681b      	ldr	r3, [r3, #0]
 8016cfa:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	2201      	movs	r2, #1
 8016d04:	4619      	mov	r1, r3
 8016d06:	f7fe ff1b 	bl	8015b40 <RegionCommonChanMaskCopy>
            break;
 8016d0a:	e00c      	b.n	8016d26 <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016d0c:	4b08      	ldr	r3, [pc, #32]	; (8016d30 <RegionEU868ChanMaskSet+0x50>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	2201      	movs	r2, #1
 8016d1a:	4619      	mov	r1, r3
 8016d1c:	f7fe ff10 	bl	8015b40 <RegionCommonChanMaskCopy>
            break;
 8016d20:	e001      	b.n	8016d26 <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8016d22:	2300      	movs	r3, #0
 8016d24:	e000      	b.n	8016d28 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8016d26:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016d28:	4618      	mov	r0, r3
 8016d2a:	3708      	adds	r7, #8
 8016d2c:	46bd      	mov	sp, r7
 8016d2e:	bd80      	pop	{r7, pc}
 8016d30:	20003c90 	.word	0x20003c90

08016d34 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016d34:	b580      	push	{r7, lr}
 8016d36:	b088      	sub	sp, #32
 8016d38:	af02      	add	r7, sp, #8
 8016d3a:	60ba      	str	r2, [r7, #8]
 8016d3c:	607b      	str	r3, [r7, #4]
 8016d3e:	4603      	mov	r3, r0
 8016d40:	73fb      	strb	r3, [r7, #15]
 8016d42:	460b      	mov	r3, r1
 8016d44:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8016d46:	2300      	movs	r3, #0
 8016d48:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8016d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016d4e:	2b07      	cmp	r3, #7
 8016d50:	bfa8      	it	ge
 8016d52:	2307      	movge	r3, #7
 8016d54:	b25a      	sxtb	r2, r3
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016d60:	491e      	ldr	r1, [pc, #120]	; (8016ddc <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016d62:	4618      	mov	r0, r3
 8016d64:	f7ff fb7c 	bl	8016460 <RegionCommonGetBandwidth>
 8016d68:	4603      	mov	r3, r0
 8016d6a:	b2da      	uxtb	r2, r3
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016d76:	2b07      	cmp	r3, #7
 8016d78:	d10a      	bne.n	8016d90 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016d80:	461a      	mov	r2, r3
 8016d82:	4b17      	ldr	r3, [pc, #92]	; (8016de0 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016d84:	5c9b      	ldrb	r3, [r3, r2]
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7ff f8fe 	bl	8015f88 <RegionCommonComputeSymbolTimeFsk>
 8016d8c:	6178      	str	r0, [r7, #20]
 8016d8e:	e011      	b.n	8016db4 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016d96:	461a      	mov	r2, r3
 8016d98:	4b11      	ldr	r3, [pc, #68]	; (8016de0 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016d9a:	5c9a      	ldrb	r2, [r3, r2]
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016da2:	4619      	mov	r1, r3
 8016da4:	4b0d      	ldr	r3, [pc, #52]	; (8016ddc <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016da6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016daa:	4619      	mov	r1, r3
 8016dac:	4610      	mov	r0, r2
 8016dae:	f7ff f8d5 	bl	8015f5c <RegionCommonComputeSymbolTimeLoRa>
 8016db2:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016db4:	4b0b      	ldr	r3, [pc, #44]	; (8016de4 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8016db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016db8:	4798      	blx	r3
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	3308      	adds	r3, #8
 8016dbe:	687a      	ldr	r2, [r7, #4]
 8016dc0:	320c      	adds	r2, #12
 8016dc2:	7bb9      	ldrb	r1, [r7, #14]
 8016dc4:	9201      	str	r2, [sp, #4]
 8016dc6:	9300      	str	r3, [sp, #0]
 8016dc8:	4603      	mov	r3, r0
 8016dca:	68ba      	ldr	r2, [r7, #8]
 8016dcc:	6978      	ldr	r0, [r7, #20]
 8016dce:	f7ff f8eb 	bl	8015fa8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8016dd2:	bf00      	nop
 8016dd4:	3718      	adds	r7, #24
 8016dd6:	46bd      	mov	sp, r7
 8016dd8:	bd80      	pop	{r7, pc}
 8016dda:	bf00      	nop
 8016ddc:	0801e4ac 	.word	0x0801e4ac
 8016de0:	0801e4a4 	.word	0x0801e4a4
 8016de4:	0801e560 	.word	0x0801e560

08016de8 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016de8:	b5b0      	push	{r4, r5, r7, lr}
 8016dea:	b090      	sub	sp, #64	; 0x40
 8016dec:	af0a      	add	r7, sp, #40	; 0x28
 8016dee:	6078      	str	r0, [r7, #4]
 8016df0:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	785b      	ldrb	r3, [r3, #1]
 8016df6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016df8:	2300      	movs	r3, #0
 8016dfa:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	685b      	ldr	r3, [r3, #4]
 8016e04:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016e06:	4b5a      	ldr	r3, [pc, #360]	; (8016f70 <RegionEU868RxConfig+0x188>)
 8016e08:	685b      	ldr	r3, [r3, #4]
 8016e0a:	4798      	blx	r3
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d001      	beq.n	8016e16 <RegionEU868RxConfig+0x2e>
    {
        return false;
 8016e12:	2300      	movs	r3, #0
 8016e14:	e0a8      	b.n	8016f68 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	7cdb      	ldrb	r3, [r3, #19]
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d126      	bne.n	8016e6c <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8016e1e:	4b55      	ldr	r3, [pc, #340]	; (8016f74 <RegionEU868RxConfig+0x18c>)
 8016e20:	681a      	ldr	r2, [r3, #0]
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	781b      	ldrb	r3, [r3, #0]
 8016e26:	4619      	mov	r1, r3
 8016e28:	460b      	mov	r3, r1
 8016e2a:	005b      	lsls	r3, r3, #1
 8016e2c:	440b      	add	r3, r1
 8016e2e:	009b      	lsls	r3, r3, #2
 8016e30:	4413      	add	r3, r2
 8016e32:	681b      	ldr	r3, [r3, #0]
 8016e34:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8016e36:	4b4f      	ldr	r3, [pc, #316]	; (8016f74 <RegionEU868RxConfig+0x18c>)
 8016e38:	681a      	ldr	r2, [r3, #0]
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	781b      	ldrb	r3, [r3, #0]
 8016e3e:	4619      	mov	r1, r3
 8016e40:	460b      	mov	r3, r1
 8016e42:	005b      	lsls	r3, r3, #1
 8016e44:	440b      	add	r3, r1
 8016e46:	009b      	lsls	r3, r3, #2
 8016e48:	4413      	add	r3, r2
 8016e4a:	3304      	adds	r3, #4
 8016e4c:	681b      	ldr	r3, [r3, #0]
 8016e4e:	2b00      	cmp	r3, #0
 8016e50:	d00c      	beq.n	8016e6c <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8016e52:	4b48      	ldr	r3, [pc, #288]	; (8016f74 <RegionEU868RxConfig+0x18c>)
 8016e54:	681a      	ldr	r2, [r3, #0]
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	781b      	ldrb	r3, [r3, #0]
 8016e5a:	4619      	mov	r1, r3
 8016e5c:	460b      	mov	r3, r1
 8016e5e:	005b      	lsls	r3, r3, #1
 8016e60:	440b      	add	r3, r1
 8016e62:	009b      	lsls	r3, r3, #2
 8016e64:	4413      	add	r3, r2
 8016e66:	3304      	adds	r3, #4
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8016e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e70:	4a41      	ldr	r2, [pc, #260]	; (8016f78 <RegionEU868RxConfig+0x190>)
 8016e72:	5cd3      	ldrb	r3, [r2, r3]
 8016e74:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016e76:	4b3e      	ldr	r3, [pc, #248]	; (8016f70 <RegionEU868RxConfig+0x188>)
 8016e78:	68db      	ldr	r3, [r3, #12]
 8016e7a:	6938      	ldr	r0, [r7, #16]
 8016e7c:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8016e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e82:	2b07      	cmp	r3, #7
 8016e84:	d128      	bne.n	8016ed8 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8016e86:	2300      	movs	r3, #0
 8016e88:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8016e8a:	4b39      	ldr	r3, [pc, #228]	; (8016f70 <RegionEU868RxConfig+0x188>)
 8016e8c:	699c      	ldr	r4, [r3, #24]
 8016e8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016e92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016e96:	fb02 f303 	mul.w	r3, r2, r3
 8016e9a:	4619      	mov	r1, r3
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	689b      	ldr	r3, [r3, #8]
 8016ea0:	b29b      	uxth	r3, r3
 8016ea2:	687a      	ldr	r2, [r7, #4]
 8016ea4:	7c92      	ldrb	r2, [r2, #18]
 8016ea6:	7df8      	ldrb	r0, [r7, #23]
 8016ea8:	9209      	str	r2, [sp, #36]	; 0x24
 8016eaa:	2200      	movs	r2, #0
 8016eac:	9208      	str	r2, [sp, #32]
 8016eae:	2200      	movs	r2, #0
 8016eb0:	9207      	str	r2, [sp, #28]
 8016eb2:	2200      	movs	r2, #0
 8016eb4:	9206      	str	r2, [sp, #24]
 8016eb6:	2201      	movs	r2, #1
 8016eb8:	9205      	str	r2, [sp, #20]
 8016eba:	2200      	movs	r2, #0
 8016ebc:	9204      	str	r2, [sp, #16]
 8016ebe:	2200      	movs	r2, #0
 8016ec0:	9203      	str	r2, [sp, #12]
 8016ec2:	9302      	str	r3, [sp, #8]
 8016ec4:	2305      	movs	r3, #5
 8016ec6:	9301      	str	r3, [sp, #4]
 8016ec8:	4b2c      	ldr	r3, [pc, #176]	; (8016f7c <RegionEU868RxConfig+0x194>)
 8016eca:	9300      	str	r3, [sp, #0]
 8016ecc:	2300      	movs	r3, #0
 8016ece:	460a      	mov	r2, r1
 8016ed0:	f24c 3150 	movw	r1, #50000	; 0xc350
 8016ed4:	47a0      	blx	r4
 8016ed6:	e024      	b.n	8016f22 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8016ed8:	2301      	movs	r3, #1
 8016eda:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016edc:	4b24      	ldr	r3, [pc, #144]	; (8016f70 <RegionEU868RxConfig+0x188>)
 8016ede:	699c      	ldr	r4, [r3, #24]
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	789b      	ldrb	r3, [r3, #2]
 8016ee4:	461d      	mov	r5, r3
 8016ee6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	689b      	ldr	r3, [r3, #8]
 8016eee:	b29b      	uxth	r3, r3
 8016ef0:	687a      	ldr	r2, [r7, #4]
 8016ef2:	7c92      	ldrb	r2, [r2, #18]
 8016ef4:	7df8      	ldrb	r0, [r7, #23]
 8016ef6:	9209      	str	r2, [sp, #36]	; 0x24
 8016ef8:	2201      	movs	r2, #1
 8016efa:	9208      	str	r2, [sp, #32]
 8016efc:	2200      	movs	r2, #0
 8016efe:	9207      	str	r2, [sp, #28]
 8016f00:	2200      	movs	r2, #0
 8016f02:	9206      	str	r2, [sp, #24]
 8016f04:	2200      	movs	r2, #0
 8016f06:	9205      	str	r2, [sp, #20]
 8016f08:	2200      	movs	r2, #0
 8016f0a:	9204      	str	r2, [sp, #16]
 8016f0c:	2200      	movs	r2, #0
 8016f0e:	9203      	str	r2, [sp, #12]
 8016f10:	9302      	str	r3, [sp, #8]
 8016f12:	2308      	movs	r3, #8
 8016f14:	9301      	str	r3, [sp, #4]
 8016f16:	2300      	movs	r3, #0
 8016f18:	9300      	str	r3, [sp, #0]
 8016f1a:	2301      	movs	r3, #1
 8016f1c:	460a      	mov	r2, r1
 8016f1e:	4629      	mov	r1, r5
 8016f20:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	7c5b      	ldrb	r3, [r3, #17]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d005      	beq.n	8016f36 <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8016f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f2e:	4a14      	ldr	r2, [pc, #80]	; (8016f80 <RegionEU868RxConfig+0x198>)
 8016f30:	5cd3      	ldrb	r3, [r2, r3]
 8016f32:	75bb      	strb	r3, [r7, #22]
 8016f34:	e004      	b.n	8016f40 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8016f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f3a:	4a12      	ldr	r2, [pc, #72]	; (8016f84 <RegionEU868RxConfig+0x19c>)
 8016f3c:	5cd3      	ldrb	r3, [r2, r3]
 8016f3e:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016f40:	4b0b      	ldr	r3, [pc, #44]	; (8016f70 <RegionEU868RxConfig+0x188>)
 8016f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016f44:	7dba      	ldrb	r2, [r7, #22]
 8016f46:	320d      	adds	r2, #13
 8016f48:	b2d1      	uxtb	r1, r2
 8016f4a:	7dfa      	ldrb	r2, [r7, #23]
 8016f4c:	4610      	mov	r0, r2
 8016f4e:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	7cdb      	ldrb	r3, [r3, #19]
 8016f54:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016f58:	6939      	ldr	r1, [r7, #16]
 8016f5a:	4618      	mov	r0, r3
 8016f5c:	f7ff fa9e 	bl	801649c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8016f60:	683b      	ldr	r3, [r7, #0]
 8016f62:	7bfa      	ldrb	r2, [r7, #15]
 8016f64:	701a      	strb	r2, [r3, #0]
    return true;
 8016f66:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016f68:	4618      	mov	r0, r3
 8016f6a:	3718      	adds	r7, #24
 8016f6c:	46bd      	mov	sp, r7
 8016f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8016f70:	0801e560 	.word	0x0801e560
 8016f74:	20003c90 	.word	0x20003c90
 8016f78:	0801e4a4 	.word	0x0801e4a4
 8016f7c:	00014585 	.word	0x00014585
 8016f80:	0801e4d4 	.word	0x0801e4d4
 8016f84:	0801e4cc 	.word	0x0801e4cc

08016f88 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016f88:	b590      	push	{r4, r7, lr}
 8016f8a:	b093      	sub	sp, #76	; 0x4c
 8016f8c:	af0a      	add	r7, sp, #40	; 0x28
 8016f8e:	60f8      	str	r0, [r7, #12]
 8016f90:	60b9      	str	r1, [r7, #8]
 8016f92:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8016f94:	68fb      	ldr	r3, [r7, #12]
 8016f96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016f9a:	461a      	mov	r2, r3
 8016f9c:	4b5d      	ldr	r3, [pc, #372]	; (8017114 <RegionEU868TxConfig+0x18c>)
 8016f9e:	5c9b      	ldrb	r3, [r3, r2]
 8016fa0:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8016fa8:	4b5b      	ldr	r3, [pc, #364]	; (8017118 <RegionEU868TxConfig+0x190>)
 8016faa:	681a      	ldr	r2, [r3, #0]
 8016fac:	4b5b      	ldr	r3, [pc, #364]	; (801711c <RegionEU868TxConfig+0x194>)
 8016fae:	6819      	ldr	r1, [r3, #0]
 8016fb0:	68fb      	ldr	r3, [r7, #12]
 8016fb2:	781b      	ldrb	r3, [r3, #0]
 8016fb4:	461c      	mov	r4, r3
 8016fb6:	4623      	mov	r3, r4
 8016fb8:	005b      	lsls	r3, r3, #1
 8016fba:	4423      	add	r3, r4
 8016fbc:	009b      	lsls	r3, r3, #2
 8016fbe:	440b      	add	r3, r1
 8016fc0:	3309      	adds	r3, #9
 8016fc2:	781b      	ldrb	r3, [r3, #0]
 8016fc4:	4619      	mov	r1, r3
 8016fc6:	460b      	mov	r3, r1
 8016fc8:	005b      	lsls	r3, r3, #1
 8016fca:	440b      	add	r3, r1
 8016fcc:	00db      	lsls	r3, r3, #3
 8016fce:	4413      	add	r3, r2
 8016fd0:	3302      	adds	r3, #2
 8016fd2:	f993 3000 	ldrsb.w	r3, [r3]
 8016fd6:	4619      	mov	r1, r3
 8016fd8:	f7ff fa2d 	bl	8016436 <RegionCommonLimitTxPower>
 8016fdc:	4603      	mov	r3, r0
 8016fde:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8016fe0:	68fb      	ldr	r3, [r7, #12]
 8016fe2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016fe6:	494e      	ldr	r1, [pc, #312]	; (8017120 <RegionEU868TxConfig+0x198>)
 8016fe8:	4618      	mov	r0, r3
 8016fea:	f7ff fa39 	bl	8016460 <RegionCommonGetBandwidth>
 8016fee:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8016ff0:	2300      	movs	r3, #0
 8016ff2:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8016ff4:	68fb      	ldr	r3, [r7, #12]
 8016ff6:	6859      	ldr	r1, [r3, #4]
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	689a      	ldr	r2, [r3, #8]
 8016ffc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8017000:	4618      	mov	r0, r3
 8017002:	f7ff f889 	bl	8016118 <RegionCommonComputeTxPower>
 8017006:	4603      	mov	r3, r0
 8017008:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801700a:	4b46      	ldr	r3, [pc, #280]	; (8017124 <RegionEU868TxConfig+0x19c>)
 801700c:	68da      	ldr	r2, [r3, #12]
 801700e:	4b43      	ldr	r3, [pc, #268]	; (801711c <RegionEU868TxConfig+0x194>)
 8017010:	6819      	ldr	r1, [r3, #0]
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	781b      	ldrb	r3, [r3, #0]
 8017016:	4618      	mov	r0, r3
 8017018:	4603      	mov	r3, r0
 801701a:	005b      	lsls	r3, r3, #1
 801701c:	4403      	add	r3, r0
 801701e:	009b      	lsls	r3, r3, #2
 8017020:	440b      	add	r3, r1
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	4618      	mov	r0, r3
 8017026:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801702e:	2b07      	cmp	r3, #7
 8017030:	d124      	bne.n	801707c <RegionEU868TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8017032:	2300      	movs	r3, #0
 8017034:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8017036:	4b3b      	ldr	r3, [pc, #236]	; (8017124 <RegionEU868TxConfig+0x19c>)
 8017038:	69dc      	ldr	r4, [r3, #28]
 801703a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801703e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017042:	fb02 f303 	mul.w	r3, r2, r3
 8017046:	461a      	mov	r2, r3
 8017048:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801704c:	7ff8      	ldrb	r0, [r7, #31]
 801704e:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8017052:	9308      	str	r3, [sp, #32]
 8017054:	2300      	movs	r3, #0
 8017056:	9307      	str	r3, [sp, #28]
 8017058:	2300      	movs	r3, #0
 801705a:	9306      	str	r3, [sp, #24]
 801705c:	2300      	movs	r3, #0
 801705e:	9305      	str	r3, [sp, #20]
 8017060:	2301      	movs	r3, #1
 8017062:	9304      	str	r3, [sp, #16]
 8017064:	2300      	movs	r3, #0
 8017066:	9303      	str	r3, [sp, #12]
 8017068:	2305      	movs	r3, #5
 801706a:	9302      	str	r3, [sp, #8]
 801706c:	2300      	movs	r3, #0
 801706e:	9301      	str	r3, [sp, #4]
 8017070:	9200      	str	r2, [sp, #0]
 8017072:	69bb      	ldr	r3, [r7, #24]
 8017074:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8017078:	47a0      	blx	r4
 801707a:	e01d      	b.n	80170b8 <RegionEU868TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 801707c:	2301      	movs	r3, #1
 801707e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8017080:	4b28      	ldr	r3, [pc, #160]	; (8017124 <RegionEU868TxConfig+0x19c>)
 8017082:	69dc      	ldr	r4, [r3, #28]
 8017084:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8017088:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801708c:	7ff8      	ldrb	r0, [r7, #31]
 801708e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8017092:	9208      	str	r2, [sp, #32]
 8017094:	2200      	movs	r2, #0
 8017096:	9207      	str	r2, [sp, #28]
 8017098:	2200      	movs	r2, #0
 801709a:	9206      	str	r2, [sp, #24]
 801709c:	2200      	movs	r2, #0
 801709e:	9205      	str	r2, [sp, #20]
 80170a0:	2201      	movs	r2, #1
 80170a2:	9204      	str	r2, [sp, #16]
 80170a4:	2200      	movs	r2, #0
 80170a6:	9203      	str	r2, [sp, #12]
 80170a8:	2208      	movs	r2, #8
 80170aa:	9202      	str	r2, [sp, #8]
 80170ac:	2201      	movs	r2, #1
 80170ae:	9201      	str	r2, [sp, #4]
 80170b0:	9300      	str	r3, [sp, #0]
 80170b2:	69bb      	ldr	r3, [r7, #24]
 80170b4:	2200      	movs	r2, #0
 80170b6:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80170b8:	4b18      	ldr	r3, [pc, #96]	; (801711c <RegionEU868TxConfig+0x194>)
 80170ba:	681a      	ldr	r2, [r3, #0]
 80170bc:	68fb      	ldr	r3, [r7, #12]
 80170be:	781b      	ldrb	r3, [r3, #0]
 80170c0:	4619      	mov	r1, r3
 80170c2:	460b      	mov	r3, r1
 80170c4:	005b      	lsls	r3, r3, #1
 80170c6:	440b      	add	r3, r1
 80170c8:	009b      	lsls	r3, r3, #2
 80170ca:	4413      	add	r3, r2
 80170cc:	681a      	ldr	r2, [r3, #0]
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80170d4:	4619      	mov	r1, r3
 80170d6:	4610      	mov	r0, r2
 80170d8:	f7ff fa1e 	bl	8016518 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80170dc:	68fb      	ldr	r3, [r7, #12]
 80170de:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	899b      	ldrh	r3, [r3, #12]
 80170e6:	4619      	mov	r1, r3
 80170e8:	4610      	mov	r0, r2
 80170ea:	f7ff faa3 	bl	8016634 <GetTimeOnAir>
 80170ee:	4602      	mov	r2, r0
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80170f4:	4b0b      	ldr	r3, [pc, #44]	; (8017124 <RegionEU868TxConfig+0x19c>)
 80170f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80170f8:	68fa      	ldr	r2, [r7, #12]
 80170fa:	8992      	ldrh	r2, [r2, #12]
 80170fc:	b2d1      	uxtb	r1, r2
 80170fe:	7ffa      	ldrb	r2, [r7, #31]
 8017100:	4610      	mov	r0, r2
 8017102:	4798      	blx	r3

    *txPower = txPowerLimited;
 8017104:	68bb      	ldr	r3, [r7, #8]
 8017106:	7f7a      	ldrb	r2, [r7, #29]
 8017108:	701a      	strb	r2, [r3, #0]
    return true;
 801710a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801710c:	4618      	mov	r0, r3
 801710e:	3724      	adds	r7, #36	; 0x24
 8017110:	46bd      	mov	sp, r7
 8017112:	bd90      	pop	{r4, r7, pc}
 8017114:	0801e4a4 	.word	0x0801e4a4
 8017118:	20003c8c 	.word	0x20003c8c
 801711c:	20003c90 	.word	0x20003c90
 8017120:	0801e4ac 	.word	0x0801e4ac
 8017124:	0801e560 	.word	0x0801e560

08017128 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8017128:	b590      	push	{r4, r7, lr}
 801712a:	b093      	sub	sp, #76	; 0x4c
 801712c:	af00      	add	r7, sp, #0
 801712e:	60f8      	str	r0, [r7, #12]
 8017130:	60b9      	str	r1, [r7, #8]
 8017132:	607a      	str	r2, [r7, #4]
 8017134:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8017136:	2307      	movs	r3, #7
 8017138:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801713c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017140:	2200      	movs	r2, #0
 8017142:	601a      	str	r2, [r3, #0]
 8017144:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8017146:	2300      	movs	r3, #0
 8017148:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801714c:	2300      	movs	r3, #0
 801714e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8017152:	2300      	movs	r3, #0
 8017154:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017156:	e085      	b.n	8017264 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	685a      	ldr	r2, [r3, #4]
 801715c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017160:	4413      	add	r3, r2
 8017162:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8017166:	4611      	mov	r1, r2
 8017168:	4618      	mov	r0, r3
 801716a:	f7fe fe2d 	bl	8015dc8 <RegionCommonParseLinkAdrReq>
 801716e:	4603      	mov	r3, r0
 8017170:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8017174:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8017178:	2b00      	cmp	r3, #0
 801717a:	d07b      	beq.n	8017274 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801717c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8017180:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8017184:	4413      	add	r3, r2
 8017186:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801718a:	2307      	movs	r3, #7
 801718c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8017190:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017194:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8017196:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801719a:	2b00      	cmp	r3, #0
 801719c:	d109      	bne.n	80171b2 <RegionEU868LinkAdrReq+0x8a>
 801719e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d106      	bne.n	80171b2 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80171a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80171a8:	f023 0301 	bic.w	r3, r3, #1
 80171ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80171b0:	e058      	b.n	8017264 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80171b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d003      	beq.n	80171c2 <RegionEU868LinkAdrReq+0x9a>
 80171ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80171be:	2b05      	cmp	r3, #5
 80171c0:	d903      	bls.n	80171ca <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80171c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80171c6:	2b06      	cmp	r3, #6
 80171c8:	d906      	bls.n	80171d8 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80171ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80171ce:	f023 0301 	bic.w	r3, r3, #1
 80171d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80171d6:	e045      	b.n	8017264 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80171d8:	2300      	movs	r3, #0
 80171da:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80171de:	e03d      	b.n	801725c <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80171e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80171e4:	2b06      	cmp	r3, #6
 80171e6:	d118      	bne.n	801721a <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80171e8:	4b5f      	ldr	r3, [pc, #380]	; (8017368 <RegionEU868LinkAdrReq+0x240>)
 80171ea:	6819      	ldr	r1, [r3, #0]
 80171ec:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80171f0:	4613      	mov	r3, r2
 80171f2:	005b      	lsls	r3, r3, #1
 80171f4:	4413      	add	r3, r2
 80171f6:	009b      	lsls	r3, r3, #2
 80171f8:	440b      	add	r3, r1
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d028      	beq.n	8017252 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8017200:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8017204:	2201      	movs	r2, #1
 8017206:	fa02 f303 	lsl.w	r3, r2, r3
 801720a:	b21a      	sxth	r2, r3
 801720c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801720e:	b21b      	sxth	r3, r3
 8017210:	4313      	orrs	r3, r2
 8017212:	b21b      	sxth	r3, r3
 8017214:	b29b      	uxth	r3, r3
 8017216:	877b      	strh	r3, [r7, #58]	; 0x3a
 8017218:	e01b      	b.n	8017252 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801721a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801721c:	461a      	mov	r2, r3
 801721e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8017222:	fa42 f303 	asr.w	r3, r2, r3
 8017226:	f003 0301 	and.w	r3, r3, #1
 801722a:	2b00      	cmp	r3, #0
 801722c:	d011      	beq.n	8017252 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801722e:	4b4e      	ldr	r3, [pc, #312]	; (8017368 <RegionEU868LinkAdrReq+0x240>)
 8017230:	6819      	ldr	r1, [r3, #0]
 8017232:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8017236:	4613      	mov	r3, r2
 8017238:	005b      	lsls	r3, r3, #1
 801723a:	4413      	add	r3, r2
 801723c:	009b      	lsls	r3, r3, #2
 801723e:	440b      	add	r3, r1
 8017240:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8017242:	2b00      	cmp	r3, #0
 8017244:	d105      	bne.n	8017252 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8017246:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801724a:	f023 0301 	bic.w	r3, r3, #1
 801724e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8017252:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8017256:	3301      	adds	r3, #1
 8017258:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801725c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8017260:	2b0f      	cmp	r3, #15
 8017262:	d9bd      	bls.n	80171e0 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017264:	68fb      	ldr	r3, [r7, #12]
 8017266:	7a1b      	ldrb	r3, [r3, #8]
 8017268:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801726c:	429a      	cmp	r2, r3
 801726e:	f4ff af73 	bcc.w	8017158 <RegionEU868LinkAdrReq+0x30>
 8017272:	e000      	b.n	8017276 <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8017274:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017276:	2302      	movs	r3, #2
 8017278:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	7a5b      	ldrb	r3, [r3, #9]
 8017280:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8017284:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8017288:	4618      	mov	r0, r3
 801728a:	f7ff fa23 	bl	80166d4 <RegionEU868GetPhyParam>
 801728e:	4603      	mov	r3, r0
 8017290:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8017292:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017296:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017298:	68fb      	ldr	r3, [r7, #12]
 801729a:	7a9b      	ldrb	r3, [r3, #10]
 801729c:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801729e:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 80172a2:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80172a4:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80172a8:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80172aa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80172ae:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80172b0:	68fb      	ldr	r3, [r7, #12]
 80172b2:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80172b6:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80172be:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80172c0:	68fb      	ldr	r3, [r7, #12]
 80172c2:	7b5b      	ldrb	r3, [r3, #13]
 80172c4:	b25b      	sxtb	r3, r3
 80172c6:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80172c8:	2310      	movs	r3, #16
 80172ca:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80172cc:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80172d0:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80172d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172d4:	b25b      	sxtb	r3, r3
 80172d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80172da:	2307      	movs	r3, #7
 80172dc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80172e0:	4b21      	ldr	r3, [pc, #132]	; (8017368 <RegionEU868LinkAdrReq+0x240>)
 80172e2:	681b      	ldr	r3, [r3, #0]
 80172e4:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80172e6:	2307      	movs	r3, #7
 80172e8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80172ec:	2300      	movs	r3, #0
 80172ee:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80172f2:	68fb      	ldr	r3, [r7, #12]
 80172f4:	681b      	ldr	r3, [r3, #0]
 80172f6:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80172f8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80172fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017300:	1c9a      	adds	r2, r3, #2
 8017302:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017306:	1c59      	adds	r1, r3, #1
 8017308:	f107 0010 	add.w	r0, r7, #16
 801730c:	4623      	mov	r3, r4
 801730e:	f7fe fdac 	bl	8015e6a <RegionCommonLinkAdrReqVerifyParams>
 8017312:	4603      	mov	r3, r0
 8017314:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017318:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801731c:	2b07      	cmp	r3, #7
 801731e:	d10d      	bne.n	801733c <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8017320:	4b11      	ldr	r3, [pc, #68]	; (8017368 <RegionEU868LinkAdrReq+0x240>)
 8017322:	681b      	ldr	r3, [r3, #0]
 8017324:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017328:	220c      	movs	r2, #12
 801732a:	2100      	movs	r1, #0
 801732c:	4618      	mov	r0, r3
 801732e:	f001 fde3 	bl	8018ef8 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8017332:	4b0d      	ldr	r3, [pc, #52]	; (8017368 <RegionEU868LinkAdrReq+0x240>)
 8017334:	681b      	ldr	r3, [r3, #0]
 8017336:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8017338:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801733c:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8017340:	68bb      	ldr	r3, [r7, #8]
 8017342:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8017344:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801734c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8017350:	683b      	ldr	r3, [r7, #0]
 8017352:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017354:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017356:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801735a:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 801735c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8017360:	4618      	mov	r0, r3
 8017362:	374c      	adds	r7, #76	; 0x4c
 8017364:	46bd      	mov	sp, r7
 8017366:	bd90      	pop	{r4, r7, pc}
 8017368:	20003c90 	.word	0x20003c90

0801736c <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801736c:	b580      	push	{r7, lr}
 801736e:	b084      	sub	sp, #16
 8017370:	af00      	add	r7, sp, #0
 8017372:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017374:	2307      	movs	r3, #7
 8017376:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8017378:	2300      	movs	r3, #0
 801737a:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	685b      	ldr	r3, [r3, #4]
 8017380:	f107 020e 	add.w	r2, r7, #14
 8017384:	4611      	mov	r1, r2
 8017386:	4618      	mov	r0, r3
 8017388:	f7ff f8de 	bl	8016548 <VerifyRfFreq>
 801738c:	4603      	mov	r3, r0
 801738e:	f083 0301 	eor.w	r3, r3, #1
 8017392:	b2db      	uxtb	r3, r3
 8017394:	2b00      	cmp	r3, #0
 8017396:	d003      	beq.n	80173a0 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8017398:	7bfb      	ldrb	r3, [r7, #15]
 801739a:	f023 0301 	bic.w	r3, r3, #1
 801739e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	f993 3000 	ldrsb.w	r3, [r3]
 80173a6:	2207      	movs	r2, #7
 80173a8:	2100      	movs	r1, #0
 80173aa:	4618      	mov	r0, r3
 80173ac:	f7fe fb4b 	bl	8015a46 <RegionCommonValueInRange>
 80173b0:	4603      	mov	r3, r0
 80173b2:	2b00      	cmp	r3, #0
 80173b4:	d103      	bne.n	80173be <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 80173b6:	7bfb      	ldrb	r3, [r7, #15]
 80173b8:	f023 0302 	bic.w	r3, r3, #2
 80173bc:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80173c4:	2205      	movs	r2, #5
 80173c6:	2100      	movs	r1, #0
 80173c8:	4618      	mov	r0, r3
 80173ca:	f7fe fb3c 	bl	8015a46 <RegionCommonValueInRange>
 80173ce:	4603      	mov	r3, r0
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d103      	bne.n	80173dc <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80173d4:	7bfb      	ldrb	r3, [r7, #15]
 80173d6:	f023 0304 	bic.w	r3, r3, #4
 80173da:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 80173dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80173de:	4618      	mov	r0, r3
 80173e0:	3710      	adds	r7, #16
 80173e2:	46bd      	mov	sp, r7
 80173e4:	bd80      	pop	{r7, pc}
	...

080173e8 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80173e8:	b580      	push	{r7, lr}
 80173ea:	b086      	sub	sp, #24
 80173ec:	af00      	add	r7, sp, #0
 80173ee:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80173f0:	2303      	movs	r3, #3
 80173f2:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	681b      	ldr	r3, [r3, #0]
 80173f8:	681b      	ldr	r3, [r3, #0]
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	d114      	bne.n	8017428 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017404:	b2db      	uxtb	r3, r3
 8017406:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8017408:	f107 0308 	add.w	r3, r7, #8
 801740c:	4618      	mov	r0, r3
 801740e:	f000 f9f9 	bl	8017804 <RegionEU868ChannelsRemove>
 8017412:	4603      	mov	r3, r0
 8017414:	f083 0301 	eor.w	r3, r3, #1
 8017418:	b2db      	uxtb	r3, r3
 801741a:	2b00      	cmp	r3, #0
 801741c:	d03b      	beq.n	8017496 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801741e:	7dfb      	ldrb	r3, [r7, #23]
 8017420:	f023 0303 	bic.w	r3, r3, #3
 8017424:	75fb      	strb	r3, [r7, #23]
 8017426:	e036      	b.n	8017496 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	681b      	ldr	r3, [r3, #0]
 801742c:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017434:	b2db      	uxtb	r3, r3
 8017436:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8017438:	f107 030c 	add.w	r3, r7, #12
 801743c:	4618      	mov	r0, r3
 801743e:	f000 f93f 	bl	80176c0 <RegionEU868ChannelAdd>
 8017442:	4603      	mov	r3, r0
 8017444:	2b06      	cmp	r3, #6
 8017446:	d820      	bhi.n	801748a <RegionEU868NewChannelReq+0xa2>
 8017448:	a201      	add	r2, pc, #4	; (adr r2, 8017450 <RegionEU868NewChannelReq+0x68>)
 801744a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801744e:	bf00      	nop
 8017450:	08017495 	.word	0x08017495
 8017454:	0801748b 	.word	0x0801748b
 8017458:	0801748b 	.word	0x0801748b
 801745c:	0801748b 	.word	0x0801748b
 8017460:	0801746d 	.word	0x0801746d
 8017464:	08017477 	.word	0x08017477
 8017468:	08017481 	.word	0x08017481
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801746c:	7dfb      	ldrb	r3, [r7, #23]
 801746e:	f023 0301 	bic.w	r3, r3, #1
 8017472:	75fb      	strb	r3, [r7, #23]
                break;
 8017474:	e00f      	b.n	8017496 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8017476:	7dfb      	ldrb	r3, [r7, #23]
 8017478:	f023 0302 	bic.w	r3, r3, #2
 801747c:	75fb      	strb	r3, [r7, #23]
                break;
 801747e:	e00a      	b.n	8017496 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8017480:	7dfb      	ldrb	r3, [r7, #23]
 8017482:	f023 0303 	bic.w	r3, r3, #3
 8017486:	75fb      	strb	r3, [r7, #23]
                break;
 8017488:	e005      	b.n	8017496 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801748a:	7dfb      	ldrb	r3, [r7, #23]
 801748c:	f023 0303 	bic.w	r3, r3, #3
 8017490:	75fb      	strb	r3, [r7, #23]
                break;
 8017492:	e000      	b.n	8017496 <RegionEU868NewChannelReq+0xae>
                break;
 8017494:	bf00      	nop
            }
        }
    }

    return status;
 8017496:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801749a:	4618      	mov	r0, r3
 801749c:	3718      	adds	r7, #24
 801749e:	46bd      	mov	sp, r7
 80174a0:	bd80      	pop	{r7, pc}
 80174a2:	bf00      	nop

080174a4 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80174a4:	b480      	push	{r7}
 80174a6:	b083      	sub	sp, #12
 80174a8:	af00      	add	r7, sp, #0
 80174aa:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80174ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80174b0:	4618      	mov	r0, r3
 80174b2:	370c      	adds	r7, #12
 80174b4:	46bd      	mov	sp, r7
 80174b6:	bc80      	pop	{r7}
 80174b8:	4770      	bx	lr
	...

080174bc <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	b084      	sub	sp, #16
 80174c0:	af00      	add	r7, sp, #0
 80174c2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80174c4:	2303      	movs	r3, #3
 80174c6:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80174c8:	2300      	movs	r3, #0
 80174ca:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	685b      	ldr	r3, [r3, #4]
 80174d0:	f107 020e 	add.w	r2, r7, #14
 80174d4:	4611      	mov	r1, r2
 80174d6:	4618      	mov	r0, r3
 80174d8:	f7ff f836 	bl	8016548 <VerifyRfFreq>
 80174dc:	4603      	mov	r3, r0
 80174de:	f083 0301 	eor.w	r3, r3, #1
 80174e2:	b2db      	uxtb	r3, r3
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d003      	beq.n	80174f0 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 80174e8:	7bfb      	ldrb	r3, [r7, #15]
 80174ea:	f023 0301 	bic.w	r3, r3, #1
 80174ee:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80174f0:	4b13      	ldr	r3, [pc, #76]	; (8017540 <RegionEU868DlChannelReq+0x84>)
 80174f2:	681a      	ldr	r2, [r3, #0]
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	781b      	ldrb	r3, [r3, #0]
 80174f8:	4619      	mov	r1, r3
 80174fa:	460b      	mov	r3, r1
 80174fc:	005b      	lsls	r3, r3, #1
 80174fe:	440b      	add	r3, r1
 8017500:	009b      	lsls	r3, r3, #2
 8017502:	4413      	add	r3, r2
 8017504:	681b      	ldr	r3, [r3, #0]
 8017506:	2b00      	cmp	r3, #0
 8017508:	d103      	bne.n	8017512 <RegionEU868DlChannelReq+0x56>
    {
        status &= 0xFD;
 801750a:	7bfb      	ldrb	r3, [r7, #15]
 801750c:	f023 0302 	bic.w	r3, r3, #2
 8017510:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8017512:	7bfb      	ldrb	r3, [r7, #15]
 8017514:	2b03      	cmp	r3, #3
 8017516:	d10d      	bne.n	8017534 <RegionEU868DlChannelReq+0x78>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8017518:	4b09      	ldr	r3, [pc, #36]	; (8017540 <RegionEU868DlChannelReq+0x84>)
 801751a:	6819      	ldr	r1, [r3, #0]
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	781b      	ldrb	r3, [r3, #0]
 8017520:	4618      	mov	r0, r3
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	685a      	ldr	r2, [r3, #4]
 8017526:	4603      	mov	r3, r0
 8017528:	005b      	lsls	r3, r3, #1
 801752a:	4403      	add	r3, r0
 801752c:	009b      	lsls	r3, r3, #2
 801752e:	440b      	add	r3, r1
 8017530:	3304      	adds	r3, #4
 8017532:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 8017534:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017538:	4618      	mov	r0, r3
 801753a:	3710      	adds	r7, #16
 801753c:	46bd      	mov	sp, r7
 801753e:	bd80      	pop	{r7, pc}
 8017540:	20003c90 	.word	0x20003c90

08017544 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8017544:	b480      	push	{r7}
 8017546:	b083      	sub	sp, #12
 8017548:	af00      	add	r7, sp, #0
 801754a:	4603      	mov	r3, r0
 801754c:	460a      	mov	r2, r1
 801754e:	71fb      	strb	r3, [r7, #7]
 8017550:	4613      	mov	r3, r2
 8017552:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8017554:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8017558:	4618      	mov	r0, r3
 801755a:	370c      	adds	r7, #12
 801755c:	46bd      	mov	sp, r7
 801755e:	bc80      	pop	{r7}
 8017560:	4770      	bx	lr
	...

08017564 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017564:	b580      	push	{r7, lr}
 8017566:	b09a      	sub	sp, #104	; 0x68
 8017568:	af02      	add	r7, sp, #8
 801756a:	60f8      	str	r0, [r7, #12]
 801756c:	60b9      	str	r1, [r7, #8]
 801756e:	607a      	str	r2, [r7, #4]
 8017570:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8017572:	2300      	movs	r3, #0
 8017574:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 8017578:	2300      	movs	r3, #0
 801757a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801757e:	2300      	movs	r3, #0
 8017580:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017582:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8017586:	2200      	movs	r2, #0
 8017588:	601a      	str	r2, [r3, #0]
 801758a:	605a      	str	r2, [r3, #4]
 801758c:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801758e:	230c      	movs	r3, #12
 8017590:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8017594:	2307      	movs	r3, #7
 8017596:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8017598:	4b47      	ldr	r3, [pc, #284]	; (80176b8 <RegionEU868NextChannel+0x154>)
 801759a:	681b      	ldr	r3, [r3, #0]
 801759c:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80175a0:	2201      	movs	r2, #1
 80175a2:	2100      	movs	r1, #0
 80175a4:	4618      	mov	r0, r3
 80175a6:	f7fe fa9f 	bl	8015ae8 <RegionCommonCountChannels>
 80175aa:	4603      	mov	r3, r0
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d10a      	bne.n	80175c6 <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80175b0:	4b41      	ldr	r3, [pc, #260]	; (80176b8 <RegionEU868NextChannel+0x154>)
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 80175b8:	4b3f      	ldr	r3, [pc, #252]	; (80176b8 <RegionEU868NextChannel+0x154>)
 80175ba:	681b      	ldr	r3, [r3, #0]
 80175bc:	f042 0207 	orr.w	r2, r2, #7
 80175c0:	b292      	uxth	r2, r2
 80175c2:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80175c6:	68fb      	ldr	r3, [r7, #12]
 80175c8:	7a5b      	ldrb	r3, [r3, #9]
 80175ca:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80175cc:	68fb      	ldr	r3, [r7, #12]
 80175ce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80175d2:	b2db      	uxtb	r3, r3
 80175d4:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80175d6:	4b38      	ldr	r3, [pc, #224]	; (80176b8 <RegionEU868NextChannel+0x154>)
 80175d8:	681b      	ldr	r3, [r3, #0]
 80175da:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80175de:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80175e0:	4b35      	ldr	r3, [pc, #212]	; (80176b8 <RegionEU868NextChannel+0x154>)
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 80175e6:	4b35      	ldr	r3, [pc, #212]	; (80176bc <RegionEU868NextChannel+0x158>)
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 80175ec:	2310      	movs	r3, #16
 80175ee:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 80175f0:	f107 0312 	add.w	r3, r7, #18
 80175f4:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80175f6:	68fb      	ldr	r3, [r7, #12]
 80175f8:	681b      	ldr	r3, [r3, #0]
 80175fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80175fc:	68fb      	ldr	r3, [r7, #12]
 80175fe:	685b      	ldr	r3, [r3, #4]
 8017600:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	7a9b      	ldrb	r3, [r3, #10]
 8017606:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801760a:	2306      	movs	r3, #6
 801760c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017610:	68fa      	ldr	r2, [r7, #12]
 8017612:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8017616:	320c      	adds	r2, #12
 8017618:	e892 0003 	ldmia.w	r2, {r0, r1}
 801761c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017620:	68fb      	ldr	r3, [r7, #12]
 8017622:	7d1b      	ldrb	r3, [r3, #20]
 8017624:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8017628:	68fb      	ldr	r3, [r7, #12]
 801762a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	8adb      	ldrh	r3, [r3, #22]
 8017632:	4619      	mov	r1, r3
 8017634:	4610      	mov	r0, r2
 8017636:	f7fe fffd 	bl	8016634 <GetTimeOnAir>
 801763a:	4603      	mov	r3, r0
 801763c:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801763e:	f107 0314 	add.w	r3, r7, #20
 8017642:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017644:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 8017648:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801764c:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	9301      	str	r3, [sp, #4]
 8017654:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 8017658:	9300      	str	r3, [sp, #0]
 801765a:	460b      	mov	r3, r1
 801765c:	6839      	ldr	r1, [r7, #0]
 801765e:	f7fe fe4a 	bl	80162f6 <RegionCommonIdentifyChannels>
 8017662:	4603      	mov	r3, r0
 8017664:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8017668:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801766c:	2b00      	cmp	r3, #0
 801766e:	d10e      	bne.n	801768e <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017670:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8017674:	3b01      	subs	r3, #1
 8017676:	4619      	mov	r1, r3
 8017678:	2000      	movs	r0, #0
 801767a:	f001 fbeb 	bl	8018e54 <randr>
 801767e:	4603      	mov	r3, r0
 8017680:	3360      	adds	r3, #96	; 0x60
 8017682:	443b      	add	r3, r7
 8017684:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8017688:	68bb      	ldr	r3, [r7, #8]
 801768a:	701a      	strb	r2, [r3, #0]
 801768c:	e00e      	b.n	80176ac <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801768e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017692:	2b0c      	cmp	r3, #12
 8017694:	d10a      	bne.n	80176ac <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8017696:	4b08      	ldr	r3, [pc, #32]	; (80176b8 <RegionEU868NextChannel+0x154>)
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 801769e:	4b06      	ldr	r3, [pc, #24]	; (80176b8 <RegionEU868NextChannel+0x154>)
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	f042 0207 	orr.w	r2, r2, #7
 80176a6:	b292      	uxth	r2, r2
 80176a8:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }
    return status;
 80176ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80176b0:	4618      	mov	r0, r3
 80176b2:	3760      	adds	r7, #96	; 0x60
 80176b4:	46bd      	mov	sp, r7
 80176b6:	bd80      	pop	{r7, pc}
 80176b8:	20003c90 	.word	0x20003c90
 80176bc:	20003c8c 	.word	0x20003c8c

080176c0 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 80176c0:	b580      	push	{r7, lr}
 80176c2:	b084      	sub	sp, #16
 80176c4:	af00      	add	r7, sp, #0
 80176c6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80176c8:	2300      	movs	r3, #0
 80176ca:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 80176cc:	2300      	movs	r3, #0
 80176ce:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 80176d0:	2300      	movs	r3, #0
 80176d2:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	791b      	ldrb	r3, [r3, #4]
 80176d8:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80176da:	7b7b      	ldrb	r3, [r7, #13]
 80176dc:	2b02      	cmp	r3, #2
 80176de:	d801      	bhi.n	80176e4 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 80176e0:	2306      	movs	r3, #6
 80176e2:	e089      	b.n	80177f8 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 80176e4:	7b7b      	ldrb	r3, [r7, #13]
 80176e6:	2b0f      	cmp	r3, #15
 80176e8:	d901      	bls.n	80176ee <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80176ea:	2303      	movs	r3, #3
 80176ec:	e084      	b.n	80177f8 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80176ee:	687b      	ldr	r3, [r7, #4]
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	7a1b      	ldrb	r3, [r3, #8]
 80176f4:	f343 0303 	sbfx	r3, r3, #0, #4
 80176f8:	b25b      	sxtb	r3, r3
 80176fa:	2207      	movs	r2, #7
 80176fc:	2100      	movs	r1, #0
 80176fe:	4618      	mov	r0, r3
 8017700:	f7fe f9a1 	bl	8015a46 <RegionCommonValueInRange>
 8017704:	4603      	mov	r3, r0
 8017706:	2b00      	cmp	r3, #0
 8017708:	d101      	bne.n	801770e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801770a:	2301      	movs	r3, #1
 801770c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801770e:	687b      	ldr	r3, [r7, #4]
 8017710:	681b      	ldr	r3, [r3, #0]
 8017712:	7a1b      	ldrb	r3, [r3, #8]
 8017714:	f343 1303 	sbfx	r3, r3, #4, #4
 8017718:	b25b      	sxtb	r3, r3
 801771a:	2207      	movs	r2, #7
 801771c:	2100      	movs	r1, #0
 801771e:	4618      	mov	r0, r3
 8017720:	f7fe f991 	bl	8015a46 <RegionCommonValueInRange>
 8017724:	4603      	mov	r3, r0
 8017726:	2b00      	cmp	r3, #0
 8017728:	d101      	bne.n	801772e <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 801772a:	2301      	movs	r3, #1
 801772c:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	7a1b      	ldrb	r3, [r3, #8]
 8017734:	f343 0303 	sbfx	r3, r3, #0, #4
 8017738:	b25a      	sxtb	r2, r3
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	681b      	ldr	r3, [r3, #0]
 801773e:	7a1b      	ldrb	r3, [r3, #8]
 8017740:	f343 1303 	sbfx	r3, r3, #4, #4
 8017744:	b25b      	sxtb	r3, r3
 8017746:	429a      	cmp	r2, r3
 8017748:	dd01      	ble.n	801774e <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801774a:	2301      	movs	r3, #1
 801774c:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 801774e:	7bbb      	ldrb	r3, [r7, #14]
 8017750:	f083 0301 	eor.w	r3, r3, #1
 8017754:	b2db      	uxtb	r3, r3
 8017756:	2b00      	cmp	r3, #0
 8017758:	d010      	beq.n	801777c <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	681b      	ldr	r3, [r3, #0]
 8017760:	f107 020c 	add.w	r2, r7, #12
 8017764:	4611      	mov	r1, r2
 8017766:	4618      	mov	r0, r3
 8017768:	f7fe feee 	bl	8016548 <VerifyRfFreq>
 801776c:	4603      	mov	r3, r0
 801776e:	f083 0301 	eor.w	r3, r3, #1
 8017772:	b2db      	uxtb	r3, r3
 8017774:	2b00      	cmp	r3, #0
 8017776:	d001      	beq.n	801777c <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8017778:	2301      	movs	r3, #1
 801777a:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801777c:	7bfb      	ldrb	r3, [r7, #15]
 801777e:	2b00      	cmp	r3, #0
 8017780:	d004      	beq.n	801778c <RegionEU868ChannelAdd+0xcc>
 8017782:	7bbb      	ldrb	r3, [r7, #14]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d001      	beq.n	801778c <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8017788:	2306      	movs	r3, #6
 801778a:	e035      	b.n	80177f8 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 801778c:	7bfb      	ldrb	r3, [r7, #15]
 801778e:	2b00      	cmp	r3, #0
 8017790:	d001      	beq.n	8017796 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8017792:	2305      	movs	r3, #5
 8017794:	e030      	b.n	80177f8 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8017796:	7bbb      	ldrb	r3, [r7, #14]
 8017798:	2b00      	cmp	r3, #0
 801779a:	d001      	beq.n	80177a0 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801779c:	2304      	movs	r3, #4
 801779e:	e02b      	b.n	80177f8 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 80177a0:	4b17      	ldr	r3, [pc, #92]	; (8017800 <RegionEU868ChannelAdd+0x140>)
 80177a2:	6819      	ldr	r1, [r3, #0]
 80177a4:	7b7a      	ldrb	r2, [r7, #13]
 80177a6:	4613      	mov	r3, r2
 80177a8:	005b      	lsls	r3, r3, #1
 80177aa:	4413      	add	r3, r2
 80177ac:	009b      	lsls	r3, r3, #2
 80177ae:	18c8      	adds	r0, r1, r3
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	681b      	ldr	r3, [r3, #0]
 80177b4:	220c      	movs	r2, #12
 80177b6:	4619      	mov	r1, r3
 80177b8:	f001 fb63 	bl	8018e82 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 80177bc:	4b10      	ldr	r3, [pc, #64]	; (8017800 <RegionEU868ChannelAdd+0x140>)
 80177be:	6819      	ldr	r1, [r3, #0]
 80177c0:	7b7a      	ldrb	r2, [r7, #13]
 80177c2:	7b38      	ldrb	r0, [r7, #12]
 80177c4:	4613      	mov	r3, r2
 80177c6:	005b      	lsls	r3, r3, #1
 80177c8:	4413      	add	r3, r2
 80177ca:	009b      	lsls	r3, r3, #2
 80177cc:	440b      	add	r3, r1
 80177ce:	3309      	adds	r3, #9
 80177d0:	4602      	mov	r2, r0
 80177d2:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 80177d4:	4b0a      	ldr	r3, [pc, #40]	; (8017800 <RegionEU868ChannelAdd+0x140>)
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	f8b3 3360 	ldrh.w	r3, [r3, #864]	; 0x360
 80177dc:	b21a      	sxth	r2, r3
 80177de:	7b7b      	ldrb	r3, [r7, #13]
 80177e0:	2101      	movs	r1, #1
 80177e2:	fa01 f303 	lsl.w	r3, r1, r3
 80177e6:	b21b      	sxth	r3, r3
 80177e8:	4313      	orrs	r3, r2
 80177ea:	b21a      	sxth	r2, r3
 80177ec:	4b04      	ldr	r3, [pc, #16]	; (8017800 <RegionEU868ChannelAdd+0x140>)
 80177ee:	681b      	ldr	r3, [r3, #0]
 80177f0:	b292      	uxth	r2, r2
 80177f2:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    return LORAMAC_STATUS_OK;
 80177f6:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80177f8:	4618      	mov	r0, r3
 80177fa:	3710      	adds	r7, #16
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}
 8017800:	20003c90 	.word	0x20003c90

08017804 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8017804:	b580      	push	{r7, lr}
 8017806:	b086      	sub	sp, #24
 8017808:	af00      	add	r7, sp, #0
 801780a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	781b      	ldrb	r3, [r3, #0]
 8017810:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8017812:	7dfb      	ldrb	r3, [r7, #23]
 8017814:	2b02      	cmp	r3, #2
 8017816:	d801      	bhi.n	801781c <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8017818:	2300      	movs	r3, #0
 801781a:	e016      	b.n	801784a <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 801781c:	4b0d      	ldr	r3, [pc, #52]	; (8017854 <RegionEU868ChannelsRemove+0x50>)
 801781e:	6819      	ldr	r1, [r3, #0]
 8017820:	7dfa      	ldrb	r2, [r7, #23]
 8017822:	4613      	mov	r3, r2
 8017824:	005b      	lsls	r3, r3, #1
 8017826:	4413      	add	r3, r2
 8017828:	009b      	lsls	r3, r3, #2
 801782a:	440b      	add	r3, r1
 801782c:	461a      	mov	r2, r3
 801782e:	2300      	movs	r3, #0
 8017830:	6013      	str	r3, [r2, #0]
 8017832:	6053      	str	r3, [r2, #4]
 8017834:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8017836:	4b07      	ldr	r3, [pc, #28]	; (8017854 <RegionEU868ChannelsRemove+0x50>)
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801783e:	7df9      	ldrb	r1, [r7, #23]
 8017840:	2210      	movs	r2, #16
 8017842:	4618      	mov	r0, r3
 8017844:	f7fe f91c 	bl	8015a80 <RegionCommonChanDisable>
 8017848:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 801784a:	4618      	mov	r0, r3
 801784c:	3718      	adds	r7, #24
 801784e:	46bd      	mov	sp, r7
 8017850:	bd80      	pop	{r7, pc}
 8017852:	bf00      	nop
 8017854:	20003c90 	.word	0x20003c90

08017858 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8017858:	b590      	push	{r4, r7, lr}
 801785a:	b085      	sub	sp, #20
 801785c:	af00      	add	r7, sp, #0
 801785e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8017866:	4b20      	ldr	r3, [pc, #128]	; (80178e8 <RegionEU868SetContinuousWave+0x90>)
 8017868:	681a      	ldr	r2, [r3, #0]
 801786a:	4b20      	ldr	r3, [pc, #128]	; (80178ec <RegionEU868SetContinuousWave+0x94>)
 801786c:	6819      	ldr	r1, [r3, #0]
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	781b      	ldrb	r3, [r3, #0]
 8017872:	461c      	mov	r4, r3
 8017874:	4623      	mov	r3, r4
 8017876:	005b      	lsls	r3, r3, #1
 8017878:	4423      	add	r3, r4
 801787a:	009b      	lsls	r3, r3, #2
 801787c:	440b      	add	r3, r1
 801787e:	3309      	adds	r3, #9
 8017880:	781b      	ldrb	r3, [r3, #0]
 8017882:	4619      	mov	r1, r3
 8017884:	460b      	mov	r3, r1
 8017886:	005b      	lsls	r3, r3, #1
 8017888:	440b      	add	r3, r1
 801788a:	00db      	lsls	r3, r3, #3
 801788c:	4413      	add	r3, r2
 801788e:	3302      	adds	r3, #2
 8017890:	f993 3000 	ldrsb.w	r3, [r3]
 8017894:	4619      	mov	r1, r3
 8017896:	f7fe fdce 	bl	8016436 <RegionCommonLimitTxPower>
 801789a:	4603      	mov	r3, r0
 801789c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801789e:	2300      	movs	r3, #0
 80178a0:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 80178a2:	4b12      	ldr	r3, [pc, #72]	; (80178ec <RegionEU868SetContinuousWave+0x94>)
 80178a4:	681a      	ldr	r2, [r3, #0]
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	781b      	ldrb	r3, [r3, #0]
 80178aa:	4619      	mov	r1, r3
 80178ac:	460b      	mov	r3, r1
 80178ae:	005b      	lsls	r3, r3, #1
 80178b0:	440b      	add	r3, r1
 80178b2:	009b      	lsls	r3, r3, #2
 80178b4:	4413      	add	r3, r2
 80178b6:	681b      	ldr	r3, [r3, #0]
 80178b8:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	6859      	ldr	r1, [r3, #4]
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	689a      	ldr	r2, [r3, #8]
 80178c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178c6:	4618      	mov	r0, r3
 80178c8:	f7fe fc26 	bl	8016118 <RegionCommonComputeTxPower>
 80178cc:	4603      	mov	r3, r0
 80178ce:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 80178d0:	4b07      	ldr	r3, [pc, #28]	; (80178f0 <RegionEU868SetContinuousWave+0x98>)
 80178d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80178d4:	687a      	ldr	r2, [r7, #4]
 80178d6:	8992      	ldrh	r2, [r2, #12]
 80178d8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80178dc:	68b8      	ldr	r0, [r7, #8]
 80178de:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 80178e0:	bf00      	nop
 80178e2:	3714      	adds	r7, #20
 80178e4:	46bd      	mov	sp, r7
 80178e6:	bd90      	pop	{r4, r7, pc}
 80178e8:	20003c8c 	.word	0x20003c8c
 80178ec:	20003c90 	.word	0x20003c90
 80178f0:	0801e560 	.word	0x0801e560

080178f4 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80178f4:	b480      	push	{r7}
 80178f6:	b085      	sub	sp, #20
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	4603      	mov	r3, r0
 80178fc:	71fb      	strb	r3, [r7, #7]
 80178fe:	460b      	mov	r3, r1
 8017900:	71bb      	strb	r3, [r7, #6]
 8017902:	4613      	mov	r3, r2
 8017904:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8017906:	79ba      	ldrb	r2, [r7, #6]
 8017908:	797b      	ldrb	r3, [r7, #5]
 801790a:	1ad3      	subs	r3, r2, r3
 801790c:	b2db      	uxtb	r3, r3
 801790e:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017914:	2b00      	cmp	r3, #0
 8017916:	da01      	bge.n	801791c <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8017918:	2300      	movs	r3, #0
 801791a:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801791c:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 801791e:	4618      	mov	r0, r3
 8017920:	3714      	adds	r7, #20
 8017922:	46bd      	mov	sp, r7
 8017924:	bc80      	pop	{r7}
 8017926:	4770      	bx	lr

08017928 <LimitTxPower>:
 */
static RegionNvmDataGroup1_t* RegionNvmGroup1;
static RegionNvmDataGroup2_t* RegionNvmGroup2;

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8017928:	b580      	push	{r7, lr}
 801792a:	b084      	sub	sp, #16
 801792c:	af00      	add	r7, sp, #0
 801792e:	603b      	str	r3, [r7, #0]
 8017930:	4603      	mov	r3, r0
 8017932:	71fb      	strb	r3, [r7, #7]
 8017934:	460b      	mov	r3, r1
 8017936:	71bb      	strb	r3, [r7, #6]
 8017938:	4613      	mov	r3, r2
 801793a:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801793c:	79fb      	ldrb	r3, [r7, #7]
 801793e:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8017940:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017948:	4611      	mov	r1, r2
 801794a:	4618      	mov	r0, r3
 801794c:	f7fe fd73 	bl	8016436 <RegionCommonLimitTxPower>
 8017950:	4603      	mov	r3, r0
 8017952:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8017954:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017958:	2b04      	cmp	r3, #4
 801795a:	d106      	bne.n	801796a <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801795c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017960:	2b02      	cmp	r3, #2
 8017962:	bfb8      	it	lt
 8017964:	2302      	movlt	r3, #2
 8017966:	73fb      	strb	r3, [r7, #15]
 8017968:	e00d      	b.n	8017986 <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801796a:	2204      	movs	r2, #4
 801796c:	2100      	movs	r1, #0
 801796e:	6838      	ldr	r0, [r7, #0]
 8017970:	f7fe f8ba 	bl	8015ae8 <RegionCommonCountChannels>
 8017974:	4603      	mov	r3, r0
 8017976:	2b31      	cmp	r3, #49	; 0x31
 8017978:	d805      	bhi.n	8017986 <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801797a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801797e:	2b05      	cmp	r3, #5
 8017980:	bfb8      	it	lt
 8017982:	2305      	movlt	r3, #5
 8017984:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8017986:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801798a:	4618      	mov	r0, r3
 801798c:	3710      	adds	r7, #16
 801798e:	46bd      	mov	sp, r7
 8017990:	bd80      	pop	{r7, pc}
	...

08017994 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8017994:	b580      	push	{r7, lr}
 8017996:	b082      	sub	sp, #8
 8017998:	af00      	add	r7, sp, #0
 801799a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801799c:	4b18      	ldr	r3, [pc, #96]	; (8017a00 <VerifyRfFreq+0x6c>)
 801799e:	6a1b      	ldr	r3, [r3, #32]
 80179a0:	6878      	ldr	r0, [r7, #4]
 80179a2:	4798      	blx	r3
 80179a4:	4603      	mov	r3, r0
 80179a6:	f083 0301 	eor.w	r3, r3, #1
 80179aa:	b2db      	uxtb	r3, r3
 80179ac:	2b00      	cmp	r3, #0
 80179ae:	d001      	beq.n	80179b4 <VerifyRfFreq+0x20>
    {
        return false;
 80179b0:	2300      	movs	r3, #0
 80179b2:	e021      	b.n	80179f8 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 80179b4:	687b      	ldr	r3, [r7, #4]
 80179b6:	4a13      	ldr	r2, [pc, #76]	; (8017a04 <VerifyRfFreq+0x70>)
 80179b8:	4293      	cmp	r3, r2
 80179ba:	d910      	bls.n	80179de <VerifyRfFreq+0x4a>
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	4a12      	ldr	r2, [pc, #72]	; (8017a08 <VerifyRfFreq+0x74>)
 80179c0:	4293      	cmp	r3, r2
 80179c2:	d80c      	bhi.n	80179de <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80179c4:	687a      	ldr	r2, [r7, #4]
 80179c6:	4b11      	ldr	r3, [pc, #68]	; (8017a0c <VerifyRfFreq+0x78>)
 80179c8:	4413      	add	r3, r2
 80179ca:	4a11      	ldr	r2, [pc, #68]	; (8017a10 <VerifyRfFreq+0x7c>)
 80179cc:	fba2 1203 	umull	r1, r2, r2, r3
 80179d0:	0c92      	lsrs	r2, r2, #18
 80179d2:	4910      	ldr	r1, [pc, #64]	; (8017a14 <VerifyRfFreq+0x80>)
 80179d4:	fb01 f202 	mul.w	r2, r1, r2
 80179d8:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 80179da:	2a00      	cmp	r2, #0
 80179dc:	d001      	beq.n	80179e2 <VerifyRfFreq+0x4e>
    {
        return false;
 80179de:	2300      	movs	r3, #0
 80179e0:	e00a      	b.n	80179f8 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 80179e2:	687b      	ldr	r3, [r7, #4]
 80179e4:	4a0c      	ldr	r2, [pc, #48]	; (8017a18 <VerifyRfFreq+0x84>)
 80179e6:	4293      	cmp	r3, r2
 80179e8:	d903      	bls.n	80179f2 <VerifyRfFreq+0x5e>
 80179ea:	687b      	ldr	r3, [r7, #4]
 80179ec:	4a06      	ldr	r2, [pc, #24]	; (8017a08 <VerifyRfFreq+0x74>)
 80179ee:	4293      	cmp	r3, r2
 80179f0:	d901      	bls.n	80179f6 <VerifyRfFreq+0x62>
    {
        return false;
 80179f2:	2300      	movs	r3, #0
 80179f4:	e000      	b.n	80179f8 <VerifyRfFreq+0x64>
    }
    return true;
 80179f6:	2301      	movs	r3, #1
}
 80179f8:	4618      	mov	r0, r3
 80179fa:	3708      	adds	r7, #8
 80179fc:	46bd      	mov	sp, r7
 80179fe:	bd80      	pop	{r7, pc}
 8017a00:	0801e560 	.word	0x0801e560
 8017a04:	3708709f 	.word	0x3708709f
 8017a08:	374886e0 	.word	0x374886e0
 8017a0c:	c8f78f60 	.word	0xc8f78f60
 8017a10:	6fd91d85 	.word	0x6fd91d85
 8017a14:	000927c0 	.word	0x000927c0
 8017a18:	35c8015f 	.word	0x35c8015f

08017a1c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8017a1c:	b590      	push	{r4, r7, lr}
 8017a1e:	b089      	sub	sp, #36	; 0x24
 8017a20:	af04      	add	r7, sp, #16
 8017a22:	4603      	mov	r3, r0
 8017a24:	460a      	mov	r2, r1
 8017a26:	71fb      	strb	r3, [r7, #7]
 8017a28:	4613      	mov	r3, r2
 8017a2a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8017a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017a30:	4a0f      	ldr	r2, [pc, #60]	; (8017a70 <GetTimeOnAir+0x54>)
 8017a32:	5cd3      	ldrb	r3, [r2, r3]
 8017a34:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8017a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017a3a:	490e      	ldr	r1, [pc, #56]	; (8017a74 <GetTimeOnAir+0x58>)
 8017a3c:	4618      	mov	r0, r3
 8017a3e:	f7fe fd0f 	bl	8016460 <RegionCommonGetBandwidth>
 8017a42:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8017a44:	4b0c      	ldr	r3, [pc, #48]	; (8017a78 <GetTimeOnAir+0x5c>)
 8017a46:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8017a48:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017a4c:	88bb      	ldrh	r3, [r7, #4]
 8017a4e:	b2db      	uxtb	r3, r3
 8017a50:	2101      	movs	r1, #1
 8017a52:	9103      	str	r1, [sp, #12]
 8017a54:	9302      	str	r3, [sp, #8]
 8017a56:	2300      	movs	r3, #0
 8017a58:	9301      	str	r3, [sp, #4]
 8017a5a:	2308      	movs	r3, #8
 8017a5c:	9300      	str	r3, [sp, #0]
 8017a5e:	2301      	movs	r3, #1
 8017a60:	68b9      	ldr	r1, [r7, #8]
 8017a62:	2001      	movs	r0, #1
 8017a64:	47a0      	blx	r4
 8017a66:	4603      	mov	r3, r0
}
 8017a68:	4618      	mov	r0, r3
 8017a6a:	3714      	adds	r7, #20
 8017a6c:	46bd      	mov	sp, r7
 8017a6e:	bd90      	pop	{r4, r7, pc}
 8017a70:	0801e4dc 	.word	0x0801e4dc
 8017a74:	0801e4ec 	.word	0x0801e4ec
 8017a78:	0801e560 	.word	0x0801e560

08017a7c <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b088      	sub	sp, #32
 8017a80:	af00      	add	r7, sp, #0
 8017a82:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8017a84:	2300      	movs	r3, #0
 8017a86:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	781b      	ldrb	r3, [r3, #0]
 8017a8c:	3b01      	subs	r3, #1
 8017a8e:	2b38      	cmp	r3, #56	; 0x38
 8017a90:	f200 813c 	bhi.w	8017d0c <RegionUS915GetPhyParam+0x290>
 8017a94:	a201      	add	r2, pc, #4	; (adr r2, 8017a9c <RegionUS915GetPhyParam+0x20>)
 8017a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a9a:	bf00      	nop
 8017a9c:	08017b81 	.word	0x08017b81
 8017aa0:	08017b87 	.word	0x08017b87
 8017aa4:	08017d0d 	.word	0x08017d0d
 8017aa8:	08017d0d 	.word	0x08017d0d
 8017aac:	08017d0d 	.word	0x08017d0d
 8017ab0:	08017b8d 	.word	0x08017b8d
 8017ab4:	08017d0d 	.word	0x08017d0d
 8017ab8:	08017bc7 	.word	0x08017bc7
 8017abc:	08017d0d 	.word	0x08017d0d
 8017ac0:	08017bcd 	.word	0x08017bcd
 8017ac4:	08017bd3 	.word	0x08017bd3
 8017ac8:	08017bd9 	.word	0x08017bd9
 8017acc:	08017bdf 	.word	0x08017bdf
 8017ad0:	08017bef 	.word	0x08017bef
 8017ad4:	08017bff 	.word	0x08017bff
 8017ad8:	08017c05 	.word	0x08017c05
 8017adc:	08017c0d 	.word	0x08017c0d
 8017ae0:	08017c15 	.word	0x08017c15
 8017ae4:	08017c1d 	.word	0x08017c1d
 8017ae8:	08017c25 	.word	0x08017c25
 8017aec:	08017c2d 	.word	0x08017c2d
 8017af0:	08017c35 	.word	0x08017c35
 8017af4:	08017c49 	.word	0x08017c49
 8017af8:	08017c4f 	.word	0x08017c4f
 8017afc:	08017c55 	.word	0x08017c55
 8017b00:	08017c5b 	.word	0x08017c5b
 8017b04:	08017c67 	.word	0x08017c67
 8017b08:	08017c73 	.word	0x08017c73
 8017b0c:	08017c79 	.word	0x08017c79
 8017b10:	08017c81 	.word	0x08017c81
 8017b14:	08017c87 	.word	0x08017c87
 8017b18:	08017c8d 	.word	0x08017c8d
 8017b1c:	08017c93 	.word	0x08017c93
 8017b20:	08017b93 	.word	0x08017b93
 8017b24:	08017d0d 	.word	0x08017d0d
 8017b28:	08017d0d 	.word	0x08017d0d
 8017b2c:	08017d0d 	.word	0x08017d0d
 8017b30:	08017d0d 	.word	0x08017d0d
 8017b34:	08017d0d 	.word	0x08017d0d
 8017b38:	08017d0d 	.word	0x08017d0d
 8017b3c:	08017d0d 	.word	0x08017d0d
 8017b40:	08017d0d 	.word	0x08017d0d
 8017b44:	08017d0d 	.word	0x08017d0d
 8017b48:	08017d0d 	.word	0x08017d0d
 8017b4c:	08017d0d 	.word	0x08017d0d
 8017b50:	08017d0d 	.word	0x08017d0d
 8017b54:	08017d0d 	.word	0x08017d0d
 8017b58:	08017c9b 	.word	0x08017c9b
 8017b5c:	08017caf 	.word	0x08017caf
 8017b60:	08017cbd 	.word	0x08017cbd
 8017b64:	08017cc3 	.word	0x08017cc3
 8017b68:	08017d0d 	.word	0x08017d0d
 8017b6c:	08017cc9 	.word	0x08017cc9
 8017b70:	08017cdd 	.word	0x08017cdd
 8017b74:	08017ce3 	.word	0x08017ce3
 8017b78:	08017ce9 	.word	0x08017ce9
 8017b7c:	08017cf9 	.word	0x08017cf9
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8017b80:	2308      	movs	r3, #8
 8017b82:	61bb      	str	r3, [r7, #24]
            break;
 8017b84:	e0c3      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8017b86:	2300      	movs	r3, #0
 8017b88:	61bb      	str	r3, [r7, #24]
            break;
 8017b8a:	e0c0      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	61bb      	str	r3, [r7, #24]
            break;
 8017b90:	e0bd      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017b98:	733b      	strb	r3, [r7, #12]
 8017b9a:	2304      	movs	r3, #4
 8017b9c:	737b      	strb	r3, [r7, #13]
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	73bb      	strb	r3, [r7, #14]
 8017ba2:	2348      	movs	r3, #72	; 0x48
 8017ba4:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8017ba6:	4b5d      	ldr	r3, [pc, #372]	; (8017d1c <RegionUS915GetPhyParam+0x2a0>)
 8017ba8:	681b      	ldr	r3, [r3, #0]
 8017baa:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017bae:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8017bb0:	4b5a      	ldr	r3, [pc, #360]	; (8017d1c <RegionUS915GetPhyParam+0x2a0>)
 8017bb2:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8017bb4:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8017bb6:	f107 030c 	add.w	r3, r7, #12
 8017bba:	4618      	mov	r0, r3
 8017bbc:	f7fe fbfd 	bl	80163ba <RegionCommonGetNextLowerTxDr>
 8017bc0:	4603      	mov	r3, r0
 8017bc2:	61bb      	str	r3, [r7, #24]
            break;
 8017bc4:	e0a3      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8017bc6:	2300      	movs	r3, #0
 8017bc8:	61bb      	str	r3, [r7, #24]
            break;
 8017bca:	e0a0      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8017bcc:	2300      	movs	r3, #0
 8017bce:	61bb      	str	r3, [r7, #24]
            break;
 8017bd0:	e09d      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8017bd2:	2340      	movs	r3, #64	; 0x40
 8017bd4:	61bb      	str	r3, [r7, #24]
            break;
 8017bd6:	e09a      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8017bd8:	2320      	movs	r3, #32
 8017bda:	61bb      	str	r3, [r7, #24]
            break;
 8017bdc:	e097      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017be4:	461a      	mov	r2, r3
 8017be6:	4b4e      	ldr	r3, [pc, #312]	; (8017d20 <RegionUS915GetPhyParam+0x2a4>)
 8017be8:	5c9b      	ldrb	r3, [r3, r2]
 8017bea:	61bb      	str	r3, [r7, #24]
            break;
 8017bec:	e08f      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017bf4:	461a      	mov	r2, r3
 8017bf6:	4b4b      	ldr	r3, [pc, #300]	; (8017d24 <RegionUS915GetPhyParam+0x2a8>)
 8017bf8:	5c9b      	ldrb	r3, [r3, r2]
 8017bfa:	61bb      	str	r3, [r7, #24]
            break;
 8017bfc:	e087      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8017bfe:	2300      	movs	r3, #0
 8017c00:	61bb      	str	r3, [r7, #24]
            break;
 8017c02:	e084      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8017c04:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8017c08:	61bb      	str	r3, [r7, #24]
            break;
 8017c0a:	e080      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8017c0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8017c10:	61bb      	str	r3, [r7, #24]
            break;
 8017c12:	e07c      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8017c14:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8017c18:	61bb      	str	r3, [r7, #24]
            break;
 8017c1a:	e078      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8017c1c:	f241 3388 	movw	r3, #5000	; 0x1388
 8017c20:	61bb      	str	r3, [r7, #24]
            break;
 8017c22:	e074      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8017c24:	f241 7370 	movw	r3, #6000	; 0x1770
 8017c28:	61bb      	str	r3, [r7, #24]
            break;
 8017c2a:	e070      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8017c2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8017c30:	61bb      	str	r3, [r7, #24]
            break;
 8017c32:	e06c      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8017c34:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017c38:	483b      	ldr	r0, [pc, #236]	; (8017d28 <RegionUS915GetPhyParam+0x2ac>)
 8017c3a:	f001 f90b 	bl	8018e54 <randr>
 8017c3e:	4603      	mov	r3, r0
 8017c40:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8017c44:	61bb      	str	r3, [r7, #24]
            break;
 8017c46:	e062      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8017c48:	2300      	movs	r3, #0
 8017c4a:	61bb      	str	r3, [r7, #24]
            break;
 8017c4c:	e05f      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8017c4e:	4b37      	ldr	r3, [pc, #220]	; (8017d2c <RegionUS915GetPhyParam+0x2b0>)
 8017c50:	61bb      	str	r3, [r7, #24]
            break;
 8017c52:	e05c      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8017c54:	2308      	movs	r3, #8
 8017c56:	61bb      	str	r3, [r7, #24]
            break;
 8017c58:	e059      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8017c5a:	4b30      	ldr	r3, [pc, #192]	; (8017d1c <RegionUS915GetPhyParam+0x2a0>)
 8017c5c:	681b      	ldr	r3, [r3, #0]
 8017c5e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017c62:	61bb      	str	r3, [r7, #24]
            break;
 8017c64:	e053      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8017c66:	4b2d      	ldr	r3, [pc, #180]	; (8017d1c <RegionUS915GetPhyParam+0x2a0>)
 8017c68:	681b      	ldr	r3, [r3, #0]
 8017c6a:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017c6e:	61bb      	str	r3, [r7, #24]
            break;
 8017c70:	e04d      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8017c72:	2348      	movs	r3, #72	; 0x48
 8017c74:	61bb      	str	r3, [r7, #24]
            break;
 8017c76:	e04a      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8017c78:	4b28      	ldr	r3, [pc, #160]	; (8017d1c <RegionUS915GetPhyParam+0x2a0>)
 8017c7a:	681b      	ldr	r3, [r3, #0]
 8017c7c:	61bb      	str	r3, [r7, #24]
            break;
 8017c7e:	e046      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8017c80:	2300      	movs	r3, #0
 8017c82:	61bb      	str	r3, [r7, #24]
            break;
 8017c84:	e043      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8017c86:	2300      	movs	r3, #0
 8017c88:	61bb      	str	r3, [r7, #24]
            break;
 8017c8a:	e040      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8017c8c:	4b28      	ldr	r3, [pc, #160]	; (8017d30 <RegionUS915GetPhyParam+0x2b4>)
 8017c8e:	61bb      	str	r3, [r7, #24]
            break;
 8017c90:	e03d      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8017c92:	f04f 0300 	mov.w	r3, #0
 8017c96:	61bb      	str	r3, [r7, #24]
            break;
 8017c98:	e039      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	791b      	ldrb	r3, [r3, #4]
 8017c9e:	4a25      	ldr	r2, [pc, #148]	; (8017d34 <RegionUS915GetPhyParam+0x2b8>)
 8017ca0:	4922      	ldr	r1, [pc, #136]	; (8017d2c <RegionUS915GetPhyParam+0x2b0>)
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	f7fd fcfb 	bl	801569e <RegionBaseUSCalcDownlinkFrequency>
 8017ca8:	4603      	mov	r3, r0
 8017caa:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017cac:	e02f      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8017cae:	2317      	movs	r3, #23
 8017cb0:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8017cb2:	2305      	movs	r3, #5
 8017cb4:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8017cb6:	2303      	movs	r3, #3
 8017cb8:	76bb      	strb	r3, [r7, #26]
            break;
 8017cba:	e028      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8017cbc:	2308      	movs	r3, #8
 8017cbe:	61bb      	str	r3, [r7, #24]
            break;
 8017cc0:	e025      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017cc2:	2308      	movs	r3, #8
 8017cc4:	61bb      	str	r3, [r7, #24]
            break;
 8017cc6:	e022      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017cc8:	687b      	ldr	r3, [r7, #4]
 8017cca:	791b      	ldrb	r3, [r3, #4]
 8017ccc:	4a19      	ldr	r2, [pc, #100]	; (8017d34 <RegionUS915GetPhyParam+0x2b8>)
 8017cce:	4917      	ldr	r1, [pc, #92]	; (8017d2c <RegionUS915GetPhyParam+0x2b0>)
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	f7fd fce4 	bl	801569e <RegionBaseUSCalcDownlinkFrequency>
 8017cd6:	4603      	mov	r3, r0
 8017cd8:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017cda:	e018      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8017cdc:	2308      	movs	r3, #8
 8017cde:	61bb      	str	r3, [r7, #24]
            break;
 8017ce0:	e015      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017ce2:	2308      	movs	r3, #8
 8017ce4:	61bb      	str	r3, [r7, #24]
            break;
 8017ce6:	e012      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8017ce8:	687b      	ldr	r3, [r7, #4]
 8017cea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017cee:	461a      	mov	r2, r3
 8017cf0:	4b11      	ldr	r3, [pc, #68]	; (8017d38 <RegionUS915GetPhyParam+0x2bc>)
 8017cf2:	5c9b      	ldrb	r3, [r3, r2]
 8017cf4:	61bb      	str	r3, [r7, #24]
            break;
 8017cf6:	e00a      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017cfe:	490f      	ldr	r1, [pc, #60]	; (8017d3c <RegionUS915GetPhyParam+0x2c0>)
 8017d00:	4618      	mov	r0, r3
 8017d02:	f7fe fbad 	bl	8016460 <RegionCommonGetBandwidth>
 8017d06:	4603      	mov	r3, r0
 8017d08:	61bb      	str	r3, [r7, #24]
            break;
 8017d0a:	e000      	b.n	8017d0e <RegionUS915GetPhyParam+0x292>
        }
        default:
        {
            break;
 8017d0c:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8017d0e:	69bb      	ldr	r3, [r7, #24]
 8017d10:	61fb      	str	r3, [r7, #28]
 8017d12:	69fb      	ldr	r3, [r7, #28]
}
 8017d14:	4618      	mov	r0, r3
 8017d16:	3720      	adds	r7, #32
 8017d18:	46bd      	mov	sp, r7
 8017d1a:	bd80      	pop	{r7, pc}
 8017d1c:	20003c98 	.word	0x20003c98
 8017d20:	0801e540 	.word	0x0801e540
 8017d24:	0801e550 	.word	0x0801e550
 8017d28:	fffffc18 	.word	0xfffffc18
 8017d2c:	370870a0 	.word	0x370870a0
 8017d30:	4200999a 	.word	0x4200999a
 8017d34:	000927c0 	.word	0x000927c0
 8017d38:	0801e4dc 	.word	0x0801e4dc
 8017d3c:	0801e4ec 	.word	0x0801e4ec

08017d40 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8017d40:	b590      	push	{r4, r7, lr}
 8017d42:	b085      	sub	sp, #20
 8017d44:	af02      	add	r7, sp, #8
 8017d46:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8017d48:	4b11      	ldr	r3, [pc, #68]	; (8017d90 <RegionUS915SetBandTxDone+0x50>)
 8017d4a:	681a      	ldr	r2, [r3, #0]
 8017d4c:	4b11      	ldr	r3, [pc, #68]	; (8017d94 <RegionUS915SetBandTxDone+0x54>)
 8017d4e:	6819      	ldr	r1, [r3, #0]
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	781b      	ldrb	r3, [r3, #0]
 8017d54:	4618      	mov	r0, r3
 8017d56:	4603      	mov	r3, r0
 8017d58:	005b      	lsls	r3, r3, #1
 8017d5a:	4403      	add	r3, r0
 8017d5c:	009b      	lsls	r3, r3, #2
 8017d5e:	440b      	add	r3, r1
 8017d60:	3309      	adds	r3, #9
 8017d62:	781b      	ldrb	r3, [r3, #0]
 8017d64:	4619      	mov	r1, r3
 8017d66:	460b      	mov	r3, r1
 8017d68:	005b      	lsls	r3, r3, #1
 8017d6a:	440b      	add	r3, r1
 8017d6c:	00db      	lsls	r3, r3, #3
 8017d6e:	18d0      	adds	r0, r2, r3
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	6899      	ldr	r1, [r3, #8]
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	785c      	ldrb	r4, [r3, #1]
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	691a      	ldr	r2, [r3, #16]
 8017d7c:	9200      	str	r2, [sp, #0]
 8017d7e:	68db      	ldr	r3, [r3, #12]
 8017d80:	4622      	mov	r2, r4
 8017d82:	f7fd ff03 	bl	8015b8c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_US915 */
}
 8017d86:	bf00      	nop
 8017d88:	370c      	adds	r7, #12
 8017d8a:	46bd      	mov	sp, r7
 8017d8c:	bd90      	pop	{r4, r7, pc}
 8017d8e:	bf00      	nop
 8017d90:	20003c94 	.word	0x20003c94
 8017d94:	20003c98 	.word	0x20003c98

08017d98 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8017d98:	b580      	push	{r7, lr}
 8017d9a:	b08a      	sub	sp, #40	; 0x28
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8017da0:	2301      	movs	r3, #1
 8017da2:	81bb      	strh	r3, [r7, #12]
 8017da4:	2300      	movs	r3, #0
 8017da6:	73bb      	strb	r3, [r7, #14]
 8017da8:	2300      	movs	r3, #0
 8017daa:	613b      	str	r3, [r7, #16]
 8017dac:	2300      	movs	r3, #0
 8017dae:	617b      	str	r3, [r7, #20]
 8017db0:	2300      	movs	r3, #0
 8017db2:	61bb      	str	r3, [r7, #24]
 8017db4:	2300      	movs	r3, #0
 8017db6:	61fb      	str	r3, [r7, #28]
 8017db8:	2300      	movs	r3, #0
 8017dba:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	7a1b      	ldrb	r3, [r3, #8]
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d007      	beq.n	8017dd6 <RegionUS915InitDefaults+0x3e>
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	f2c0 8106 	blt.w	8017fd8 <RegionUS915InitDefaults+0x240>
 8017dcc:	3b01      	subs	r3, #1
 8017dce:	2b01      	cmp	r3, #1
 8017dd0:	f200 8102 	bhi.w	8017fd8 <RegionUS915InitDefaults+0x240>
 8017dd4:	e0ce      	b.n	8017f74 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8017dd6:	687b      	ldr	r3, [r7, #4]
 8017dd8:	681b      	ldr	r3, [r3, #0]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	f000 80fe 	beq.w	8017fdc <RegionUS915InitDefaults+0x244>
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	685b      	ldr	r3, [r3, #4]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	f000 80f9 	beq.w	8017fdc <RegionUS915InitDefaults+0x244>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	4a7d      	ldr	r2, [pc, #500]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017df0:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8017df2:	687b      	ldr	r3, [r7, #4]
 8017df4:	685b      	ldr	r3, [r3, #4]
 8017df6:	4a7c      	ldr	r2, [pc, #496]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017df8:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017dfa:	4b7a      	ldr	r3, [pc, #488]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	2200      	movs	r2, #0
 8017e00:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8017e04:	4b77      	ldr	r3, [pc, #476]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	2200      	movs	r2, #0
 8017e0a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8017e0e:	4b75      	ldr	r3, [pc, #468]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	4618      	mov	r0, r3
 8017e14:	f107 030c 	add.w	r3, r7, #12
 8017e18:	2218      	movs	r2, #24
 8017e1a:	4619      	mov	r1, r3
 8017e1c:	f001 f831 	bl	8018e82 <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017e20:	2300      	movs	r3, #0
 8017e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017e26:	e02e      	b.n	8017e86 <RegionUS915InitDefaults+0xee>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 8017e28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017e2c:	4a6f      	ldr	r2, [pc, #444]	; (8017fec <RegionUS915InitDefaults+0x254>)
 8017e2e:	fb03 f202 	mul.w	r2, r3, r2
 8017e32:	4b6f      	ldr	r3, [pc, #444]	; (8017ff0 <RegionUS915InitDefaults+0x258>)
 8017e34:	4413      	add	r3, r2
 8017e36:	4a6c      	ldr	r2, [pc, #432]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017e38:	6811      	ldr	r1, [r2, #0]
 8017e3a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e3e:	4618      	mov	r0, r3
 8017e40:	4613      	mov	r3, r2
 8017e42:	005b      	lsls	r3, r3, #1
 8017e44:	4413      	add	r3, r2
 8017e46:	009b      	lsls	r3, r3, #2
 8017e48:	440b      	add	r3, r1
 8017e4a:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8017e4c:	4b66      	ldr	r3, [pc, #408]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017e4e:	6819      	ldr	r1, [r3, #0]
 8017e50:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e54:	4613      	mov	r3, r2
 8017e56:	005b      	lsls	r3, r3, #1
 8017e58:	4413      	add	r3, r2
 8017e5a:	009b      	lsls	r3, r3, #2
 8017e5c:	440b      	add	r3, r1
 8017e5e:	3308      	adds	r3, #8
 8017e60:	2230      	movs	r2, #48	; 0x30
 8017e62:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017e64:	4b60      	ldr	r3, [pc, #384]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017e66:	6819      	ldr	r1, [r3, #0]
 8017e68:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017e6c:	4613      	mov	r3, r2
 8017e6e:	005b      	lsls	r3, r3, #1
 8017e70:	4413      	add	r3, r2
 8017e72:	009b      	lsls	r3, r3, #2
 8017e74:	440b      	add	r3, r1
 8017e76:	3309      	adds	r3, #9
 8017e78:	2200      	movs	r2, #0
 8017e7a:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017e80:	3301      	adds	r3, #1
 8017e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017e86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017e8a:	2b3f      	cmp	r3, #63	; 0x3f
 8017e8c:	d9cc      	bls.n	8017e28 <RegionUS915InitDefaults+0x90>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017e8e:	2340      	movs	r3, #64	; 0x40
 8017e90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017e94:	e02f      	b.n	8017ef6 <RegionUS915InitDefaults+0x15e>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8017e96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017e9a:	3b40      	subs	r3, #64	; 0x40
 8017e9c:	4a55      	ldr	r2, [pc, #340]	; (8017ff4 <RegionUS915InitDefaults+0x25c>)
 8017e9e:	fb03 f202 	mul.w	r2, r3, r2
 8017ea2:	4b55      	ldr	r3, [pc, #340]	; (8017ff8 <RegionUS915InitDefaults+0x260>)
 8017ea4:	4413      	add	r3, r2
 8017ea6:	4a50      	ldr	r2, [pc, #320]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017ea8:	6811      	ldr	r1, [r2, #0]
 8017eaa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017eae:	4618      	mov	r0, r3
 8017eb0:	4613      	mov	r3, r2
 8017eb2:	005b      	lsls	r3, r3, #1
 8017eb4:	4413      	add	r3, r2
 8017eb6:	009b      	lsls	r3, r3, #2
 8017eb8:	440b      	add	r3, r1
 8017eba:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8017ebc:	4b4a      	ldr	r3, [pc, #296]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017ebe:	6819      	ldr	r1, [r3, #0]
 8017ec0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017ec4:	4613      	mov	r3, r2
 8017ec6:	005b      	lsls	r3, r3, #1
 8017ec8:	4413      	add	r3, r2
 8017eca:	009b      	lsls	r3, r3, #2
 8017ecc:	440b      	add	r3, r1
 8017ece:	3308      	adds	r3, #8
 8017ed0:	2244      	movs	r2, #68	; 0x44
 8017ed2:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017ed4:	4b44      	ldr	r3, [pc, #272]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017ed6:	6819      	ldr	r1, [r3, #0]
 8017ed8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017edc:	4613      	mov	r3, r2
 8017ede:	005b      	lsls	r3, r3, #1
 8017ee0:	4413      	add	r3, r2
 8017ee2:	009b      	lsls	r3, r3, #2
 8017ee4:	440b      	add	r3, r1
 8017ee6:	3309      	adds	r3, #9
 8017ee8:	2200      	movs	r2, #0
 8017eea:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017eec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017ef0:	3301      	adds	r3, #1
 8017ef2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017ef6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017efa:	2b47      	cmp	r3, #71	; 0x47
 8017efc:	d9cb      	bls.n	8017e96 <RegionUS915InitDefaults+0xfe>
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0x0000;
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0x0000;
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x0001;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8017efe:	4b3a      	ldr	r3, [pc, #232]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017f06:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8017f0a:	4b37      	ldr	r3, [pc, #220]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017f12:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8017f16:	4b34      	ldr	r3, [pc, #208]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f18:	681b      	ldr	r3, [r3, #0]
 8017f1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017f1e:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8017f22:	4b31      	ldr	r3, [pc, #196]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f24:	681b      	ldr	r3, [r3, #0]
 8017f26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017f2a:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8017f2e:	4b2e      	ldr	r3, [pc, #184]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f30:	681b      	ldr	r3, [r3, #0]
 8017f32:	22ff      	movs	r2, #255	; 0xff
 8017f34:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8017f38:	4b2b      	ldr	r3, [pc, #172]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f3a:	681b      	ldr	r3, [r3, #0]
 8017f3c:	2200      	movs	r2, #0
 8017f3e:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017f42:	4b29      	ldr	r3, [pc, #164]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f44:	681b      	ldr	r3, [r3, #0]
 8017f46:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017f4a:	4b27      	ldr	r3, [pc, #156]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017f52:	2206      	movs	r2, #6
 8017f54:	4619      	mov	r1, r3
 8017f56:	f7fd fdf3 	bl	8015b40 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8017f5a:	4b22      	ldr	r3, [pc, #136]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	f103 0090 	add.w	r0, r3, #144	; 0x90
 8017f62:	4b21      	ldr	r3, [pc, #132]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f64:	681b      	ldr	r3, [r3, #0]
 8017f66:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017f6a:	2206      	movs	r2, #6
 8017f6c:	4619      	mov	r1, r3
 8017f6e:	f7fd fde7 	bl	8015b40 <RegionCommonChanMaskCopy>
            break;
 8017f72:	e034      	b.n	8017fde <RegionUS915InitDefaults+0x246>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017f74:	4b1c      	ldr	r3, [pc, #112]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017f7c:	4b1a      	ldr	r3, [pc, #104]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017f7e:	681b      	ldr	r3, [r3, #0]
 8017f80:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017f84:	2206      	movs	r2, #6
 8017f86:	4619      	mov	r1, r3
 8017f88:	f7fd fdda 	bl	8015b40 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8017f8c:	2300      	movs	r3, #0
 8017f8e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017f92:	e01c      	b.n	8017fce <RegionUS915InitDefaults+0x236>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8017f94:	4b13      	ldr	r3, [pc, #76]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017f96:	681b      	ldr	r3, [r3, #0]
 8017f98:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017f9c:	3248      	adds	r2, #72	; 0x48
 8017f9e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017fa2:	4b11      	ldr	r3, [pc, #68]	; (8017fe8 <RegionUS915InitDefaults+0x250>)
 8017fa4:	681b      	ldr	r3, [r3, #0]
 8017fa6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017faa:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017fae:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017fb2:	4b0c      	ldr	r3, [pc, #48]	; (8017fe4 <RegionUS915InitDefaults+0x24c>)
 8017fb4:	681b      	ldr	r3, [r3, #0]
 8017fb6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017fba:	4001      	ands	r1, r0
 8017fbc:	b289      	uxth	r1, r1
 8017fbe:	3248      	adds	r2, #72	; 0x48
 8017fc0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8017fc4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017fc8:	3301      	adds	r3, #1
 8017fca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017fce:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017fd2:	2b05      	cmp	r3, #5
 8017fd4:	d9de      	bls.n	8017f94 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 8017fd6:	e002      	b.n	8017fde <RegionUS915InitDefaults+0x246>
        }
        default:
        {
            break;
 8017fd8:	bf00      	nop
 8017fda:	e000      	b.n	8017fde <RegionUS915InitDefaults+0x246>
                return;
 8017fdc:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 8017fde:	3728      	adds	r7, #40	; 0x28
 8017fe0:	46bd      	mov	sp, r7
 8017fe2:	bd80      	pop	{r7, pc}
 8017fe4:	20003c94 	.word	0x20003c94
 8017fe8:	20003c98 	.word	0x20003c98
 8017fec:	00030d40 	.word	0x00030d40
 8017ff0:	35c80160 	.word	0x35c80160
 8017ff4:	00186a00 	.word	0x00186a00
 8017ff8:	35d2afc0 	.word	0x35d2afc0

08017ffc <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8017ffc:	b580      	push	{r7, lr}
 8017ffe:	b082      	sub	sp, #8
 8018000:	af00      	add	r7, sp, #0
 8018002:	6078      	str	r0, [r7, #4]
 8018004:	460b      	mov	r3, r1
 8018006:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 8018008:	78fb      	ldrb	r3, [r7, #3]
 801800a:	2b0f      	cmp	r3, #15
 801800c:	d858      	bhi.n	80180c0 <RegionUS915Verify+0xc4>
 801800e:	a201      	add	r2, pc, #4	; (adr r2, 8018014 <RegionUS915Verify+0x18>)
 8018010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018014:	08018055 	.word	0x08018055
 8018018:	080180c1 	.word	0x080180c1
 801801c:	080180c1 	.word	0x080180c1
 8018020:	080180c1 	.word	0x080180c1
 8018024:	080180c1 	.word	0x080180c1
 8018028:	08018063 	.word	0x08018063
 801802c:	08018063 	.word	0x08018063
 8018030:	08018081 	.word	0x08018081
 8018034:	080180c1 	.word	0x080180c1
 8018038:	0801809f 	.word	0x0801809f
 801803c:	0801809f 	.word	0x0801809f
 8018040:	080180c1 	.word	0x080180c1
 8018044:	080180c1 	.word	0x080180c1
 8018048:	080180c1 	.word	0x080180c1
 801804c:	080180c1 	.word	0x080180c1
 8018050:	080180bd 	.word	0x080180bd
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	681b      	ldr	r3, [r3, #0]
 8018058:	4618      	mov	r0, r3
 801805a:	f7ff fc9b 	bl	8017994 <VerifyRfFreq>
 801805e:	4603      	mov	r3, r0
 8018060:	e02f      	b.n	80180c2 <RegionUS915Verify+0xc6>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	f993 3000 	ldrsb.w	r3, [r3]
 8018068:	2204      	movs	r2, #4
 801806a:	2100      	movs	r1, #0
 801806c:	4618      	mov	r0, r3
 801806e:	f7fd fcea 	bl	8015a46 <RegionCommonValueInRange>
 8018072:	4603      	mov	r3, r0
 8018074:	2b00      	cmp	r3, #0
 8018076:	bf14      	ite	ne
 8018078:	2301      	movne	r3, #1
 801807a:	2300      	moveq	r3, #0
 801807c:	b2db      	uxtb	r3, r3
 801807e:	e020      	b.n	80180c2 <RegionUS915Verify+0xc6>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	f993 3000 	ldrsb.w	r3, [r3]
 8018086:	220d      	movs	r2, #13
 8018088:	2108      	movs	r1, #8
 801808a:	4618      	mov	r0, r3
 801808c:	f7fd fcdb 	bl	8015a46 <RegionCommonValueInRange>
 8018090:	4603      	mov	r3, r0
 8018092:	2b00      	cmp	r3, #0
 8018094:	bf14      	ite	ne
 8018096:	2301      	movne	r3, #1
 8018098:	2300      	moveq	r3, #0
 801809a:	b2db      	uxtb	r3, r3
 801809c:	e011      	b.n	80180c2 <RegionUS915Verify+0xc6>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801809e:	687b      	ldr	r3, [r7, #4]
 80180a0:	f993 3000 	ldrsb.w	r3, [r3]
 80180a4:	220e      	movs	r2, #14
 80180a6:	2100      	movs	r1, #0
 80180a8:	4618      	mov	r0, r3
 80180aa:	f7fd fccc 	bl	8015a46 <RegionCommonValueInRange>
 80180ae:	4603      	mov	r3, r0
 80180b0:	2b00      	cmp	r3, #0
 80180b2:	bf14      	ite	ne
 80180b4:	2301      	movne	r3, #1
 80180b6:	2300      	moveq	r3, #0
 80180b8:	b2db      	uxtb	r3, r3
 80180ba:	e002      	b.n	80180c2 <RegionUS915Verify+0xc6>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 80180bc:	2300      	movs	r3, #0
 80180be:	e000      	b.n	80180c2 <RegionUS915Verify+0xc6>
        }
        default:
            return false;
 80180c0:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 80180c2:	4618      	mov	r0, r3
 80180c4:	3708      	adds	r7, #8
 80180c6:	46bd      	mov	sp, r7
 80180c8:	bd80      	pop	{r7, pc}
 80180ca:	bf00      	nop

080180cc <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80180cc:	b480      	push	{r7}
 80180ce:	b085      	sub	sp, #20
 80180d0:	af00      	add	r7, sp, #0
 80180d2:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80180d4:	687b      	ldr	r3, [r7, #4]
 80180d6:	791b      	ldrb	r3, [r3, #4]
 80180d8:	2b10      	cmp	r3, #16
 80180da:	d162      	bne.n	80181a2 <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	681b      	ldr	r3, [r3, #0]
 80180e0:	330f      	adds	r3, #15
 80180e2:	781b      	ldrb	r3, [r3, #0]
 80180e4:	2b01      	cmp	r3, #1
 80180e6:	d15e      	bne.n	80181a6 <RegionUS915ApplyCFList+0xda>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80180e8:	2300      	movs	r3, #0
 80180ea:	73fb      	strb	r3, [r7, #15]
 80180ec:	2300      	movs	r3, #0
 80180ee:	73bb      	strb	r3, [r7, #14]
 80180f0:	e053      	b.n	801819a <RegionUS915ApplyCFList+0xce>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	681a      	ldr	r2, [r3, #0]
 80180f6:	7bbb      	ldrb	r3, [r7, #14]
 80180f8:	4413      	add	r3, r2
 80180fa:	7819      	ldrb	r1, [r3, #0]
 80180fc:	4b2c      	ldr	r3, [pc, #176]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	7bfa      	ldrb	r2, [r7, #15]
 8018102:	b289      	uxth	r1, r1
 8018104:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018108:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801810c:	4b28      	ldr	r3, [pc, #160]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 801810e:	681b      	ldr	r3, [r3, #0]
 8018110:	7bfa      	ldrb	r2, [r7, #15]
 8018112:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018116:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801811a:	687b      	ldr	r3, [r7, #4]
 801811c:	681a      	ldr	r2, [r3, #0]
 801811e:	7bbb      	ldrb	r3, [r7, #14]
 8018120:	3301      	adds	r3, #1
 8018122:	4413      	add	r3, r2
 8018124:	781b      	ldrb	r3, [r3, #0]
 8018126:	b29b      	uxth	r3, r3
 8018128:	021b      	lsls	r3, r3, #8
 801812a:	b299      	uxth	r1, r3
 801812c:	4b20      	ldr	r3, [pc, #128]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	7bfa      	ldrb	r2, [r7, #15]
 8018132:	4301      	orrs	r1, r0
 8018134:	b289      	uxth	r1, r1
 8018136:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801813a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801813e:	7bfb      	ldrb	r3, [r7, #15]
 8018140:	2b04      	cmp	r3, #4
 8018142:	d10f      	bne.n	8018164 <RegionUS915ApplyCFList+0x98>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8018144:	4b1a      	ldr	r3, [pc, #104]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 8018146:	681b      	ldr	r3, [r3, #0]
 8018148:	7bfa      	ldrb	r2, [r7, #15]
 801814a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801814e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8018152:	4b17      	ldr	r3, [pc, #92]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	7bfa      	ldrb	r2, [r7, #15]
 8018158:	b2c9      	uxtb	r1, r1
 801815a:	b289      	uxth	r1, r1
 801815c:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018160:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8018164:	4b13      	ldr	r3, [pc, #76]	; (80181b4 <RegionUS915ApplyCFList+0xe8>)
 8018166:	681b      	ldr	r3, [r3, #0]
 8018168:	7bfa      	ldrb	r2, [r7, #15]
 801816a:	3248      	adds	r2, #72	; 0x48
 801816c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8018170:	4b0f      	ldr	r3, [pc, #60]	; (80181b0 <RegionUS915ApplyCFList+0xe4>)
 8018172:	681b      	ldr	r3, [r3, #0]
 8018174:	7bfa      	ldrb	r2, [r7, #15]
 8018176:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801817a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801817e:	4b0d      	ldr	r3, [pc, #52]	; (80181b4 <RegionUS915ApplyCFList+0xe8>)
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	7bfa      	ldrb	r2, [r7, #15]
 8018184:	4001      	ands	r1, r0
 8018186:	b289      	uxth	r1, r1
 8018188:	3248      	adds	r2, #72	; 0x48
 801818a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801818e:	7bfb      	ldrb	r3, [r7, #15]
 8018190:	3301      	adds	r3, #1
 8018192:	73fb      	strb	r3, [r7, #15]
 8018194:	7bbb      	ldrb	r3, [r7, #14]
 8018196:	3302      	adds	r3, #2
 8018198:	73bb      	strb	r3, [r7, #14]
 801819a:	7bfb      	ldrb	r3, [r7, #15]
 801819c:	2b04      	cmp	r3, #4
 801819e:	d9a8      	bls.n	80180f2 <RegionUS915ApplyCFList+0x26>
 80181a0:	e002      	b.n	80181a8 <RegionUS915ApplyCFList+0xdc>
        return;
 80181a2:	bf00      	nop
 80181a4:	e000      	b.n	80181a8 <RegionUS915ApplyCFList+0xdc>
        return;
 80181a6:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 80181a8:	3714      	adds	r7, #20
 80181aa:	46bd      	mov	sp, r7
 80181ac:	bc80      	pop	{r7}
 80181ae:	4770      	bx	lr
 80181b0:	20003c98 	.word	0x20003c98
 80181b4:	20003c94 	.word	0x20003c94

080181b8 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80181b8:	b580      	push	{r7, lr}
 80181ba:	b084      	sub	sp, #16
 80181bc:	af00      	add	r7, sp, #0
 80181be:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	681b      	ldr	r3, [r3, #0]
 80181c4:	2204      	movs	r2, #4
 80181c6:	2100      	movs	r1, #0
 80181c8:	4618      	mov	r0, r3
 80181ca:	f7fd fc8d 	bl	8015ae8 <RegionCommonCountChannels>
 80181ce:	4603      	mov	r3, r0
 80181d0:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 80181d2:	7bbb      	ldrb	r3, [r7, #14]
 80181d4:	2b01      	cmp	r3, #1
 80181d6:	d804      	bhi.n	80181e2 <RegionUS915ChanMaskSet+0x2a>
 80181d8:	7bbb      	ldrb	r3, [r7, #14]
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d001      	beq.n	80181e2 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 80181de:	2300      	movs	r3, #0
 80181e0:	e04c      	b.n	801827c <RegionUS915ChanMaskSet+0xc4>
    }

    switch( chanMaskSet->ChannelsMaskType )
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	791b      	ldrb	r3, [r3, #4]
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	d002      	beq.n	80181f0 <RegionUS915ChanMaskSet+0x38>
 80181ea:	2b01      	cmp	r3, #1
 80181ec:	d038      	beq.n	8018260 <RegionUS915ChanMaskSet+0xa8>
 80181ee:	e042      	b.n	8018276 <RegionUS915ChanMaskSet+0xbe>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80181f0:	4b24      	ldr	r3, [pc, #144]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	f503 7058 	add.w	r0, r3, #864	; 0x360
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	681b      	ldr	r3, [r3, #0]
 80181fc:	2206      	movs	r2, #6
 80181fe:	4619      	mov	r1, r3
 8018200:	f7fd fc9e 	bl	8015b40 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8018204:	4b1f      	ldr	r3, [pc, #124]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 8018206:	681b      	ldr	r3, [r3, #0]
 8018208:	f8b3 2374 	ldrh.w	r2, [r3, #884]	; 0x374
 801820c:	4b1d      	ldr	r3, [pc, #116]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 801820e:	681b      	ldr	r3, [r3, #0]
 8018210:	b2d2      	uxtb	r2, r2
 8018212:	b292      	uxth	r2, r2
 8018214:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8018218:	4b1a      	ldr	r3, [pc, #104]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	2200      	movs	r2, #0
 801821e:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8018222:	2300      	movs	r3, #0
 8018224:	73fb      	strb	r3, [r7, #15]
 8018226:	e017      	b.n	8018258 <RegionUS915ChanMaskSet+0xa0>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8018228:	4b17      	ldr	r3, [pc, #92]	; (8018288 <RegionUS915ChanMaskSet+0xd0>)
 801822a:	681b      	ldr	r3, [r3, #0]
 801822c:	7bfa      	ldrb	r2, [r7, #15]
 801822e:	3248      	adds	r2, #72	; 0x48
 8018230:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8018234:	4b13      	ldr	r3, [pc, #76]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 8018236:	681b      	ldr	r3, [r3, #0]
 8018238:	7bfa      	ldrb	r2, [r7, #15]
 801823a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801823e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8018242:	4b11      	ldr	r3, [pc, #68]	; (8018288 <RegionUS915ChanMaskSet+0xd0>)
 8018244:	681b      	ldr	r3, [r3, #0]
 8018246:	7bfa      	ldrb	r2, [r7, #15]
 8018248:	4001      	ands	r1, r0
 801824a:	b289      	uxth	r1, r1
 801824c:	3248      	adds	r2, #72	; 0x48
 801824e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8018252:	7bfb      	ldrb	r3, [r7, #15]
 8018254:	3301      	adds	r3, #1
 8018256:	73fb      	strb	r3, [r7, #15]
 8018258:	7bfb      	ldrb	r3, [r7, #15]
 801825a:	2b05      	cmp	r3, #5
 801825c:	d9e4      	bls.n	8018228 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801825e:	e00c      	b.n	801827a <RegionUS915ChanMaskSet+0xc2>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018260:	4b08      	ldr	r3, [pc, #32]	; (8018284 <RegionUS915ChanMaskSet+0xcc>)
 8018262:	681b      	ldr	r3, [r3, #0]
 8018264:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	681b      	ldr	r3, [r3, #0]
 801826c:	2206      	movs	r2, #6
 801826e:	4619      	mov	r1, r3
 8018270:	f7fd fc66 	bl	8015b40 <RegionCommonChanMaskCopy>
            break;
 8018274:	e001      	b.n	801827a <RegionUS915ChanMaskSet+0xc2>
        }
        default:
            return false;
 8018276:	2300      	movs	r3, #0
 8018278:	e000      	b.n	801827c <RegionUS915ChanMaskSet+0xc4>
    }
    return true;
 801827a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801827c:	4618      	mov	r0, r3
 801827e:	3710      	adds	r7, #16
 8018280:	46bd      	mov	sp, r7
 8018282:	bd80      	pop	{r7, pc}
 8018284:	20003c98 	.word	0x20003c98
 8018288:	20003c94 	.word	0x20003c94

0801828c <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801828c:	b580      	push	{r7, lr}
 801828e:	b088      	sub	sp, #32
 8018290:	af02      	add	r7, sp, #8
 8018292:	60ba      	str	r2, [r7, #8]
 8018294:	607b      	str	r3, [r7, #4]
 8018296:	4603      	mov	r3, r0
 8018298:	73fb      	strb	r3, [r7, #15]
 801829a:	460b      	mov	r3, r1
 801829c:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801829e:	2300      	movs	r3, #0
 80182a0:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 80182a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80182a6:	2b0d      	cmp	r3, #13
 80182a8:	bfa8      	it	ge
 80182aa:	230d      	movge	r3, #13
 80182ac:	b25a      	sxtb	r2, r3
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 80182b2:	687b      	ldr	r3, [r7, #4]
 80182b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182b8:	4916      	ldr	r1, [pc, #88]	; (8018314 <RegionUS915ComputeRxWindowParameters+0x88>)
 80182ba:	4618      	mov	r0, r3
 80182bc:	f7fe f8d0 	bl	8016460 <RegionCommonGetBandwidth>
 80182c0:	4603      	mov	r3, r0
 80182c2:	b2da      	uxtb	r2, r3
 80182c4:	687b      	ldr	r3, [r7, #4]
 80182c6:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 80182c8:	687b      	ldr	r3, [r7, #4]
 80182ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182ce:	461a      	mov	r2, r3
 80182d0:	4b11      	ldr	r3, [pc, #68]	; (8018318 <RegionUS915ComputeRxWindowParameters+0x8c>)
 80182d2:	5c9a      	ldrb	r2, [r3, r2]
 80182d4:	687b      	ldr	r3, [r7, #4]
 80182d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182da:	4619      	mov	r1, r3
 80182dc:	4b0d      	ldr	r3, [pc, #52]	; (8018314 <RegionUS915ComputeRxWindowParameters+0x88>)
 80182de:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80182e2:	4619      	mov	r1, r3
 80182e4:	4610      	mov	r0, r2
 80182e6:	f7fd fe39 	bl	8015f5c <RegionCommonComputeSymbolTimeLoRa>
 80182ea:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80182ec:	4b0b      	ldr	r3, [pc, #44]	; (801831c <RegionUS915ComputeRxWindowParameters+0x90>)
 80182ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80182f0:	4798      	blx	r3
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	3308      	adds	r3, #8
 80182f6:	687a      	ldr	r2, [r7, #4]
 80182f8:	320c      	adds	r2, #12
 80182fa:	7bb9      	ldrb	r1, [r7, #14]
 80182fc:	9201      	str	r2, [sp, #4]
 80182fe:	9300      	str	r3, [sp, #0]
 8018300:	4603      	mov	r3, r0
 8018302:	68ba      	ldr	r2, [r7, #8]
 8018304:	6978      	ldr	r0, [r7, #20]
 8018306:	f7fd fe4f 	bl	8015fa8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801830a:	bf00      	nop
 801830c:	3718      	adds	r7, #24
 801830e:	46bd      	mov	sp, r7
 8018310:	bd80      	pop	{r7, pc}
 8018312:	bf00      	nop
 8018314:	0801e4ec 	.word	0x0801e4ec
 8018318:	0801e4dc 	.word	0x0801e4dc
 801831c:	0801e560 	.word	0x0801e560

08018320 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018320:	b590      	push	{r4, r7, lr}
 8018322:	b091      	sub	sp, #68	; 0x44
 8018324:	af0a      	add	r7, sp, #40	; 0x28
 8018326:	6078      	str	r0, [r7, #4]
 8018328:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	785b      	ldrb	r3, [r3, #1]
 801832e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018330:	2300      	movs	r3, #0
 8018332:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8018334:	2300      	movs	r3, #0
 8018336:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	685b      	ldr	r3, [r3, #4]
 801833c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801833e:	4b34      	ldr	r3, [pc, #208]	; (8018410 <RegionUS915RxConfig+0xf0>)
 8018340:	685b      	ldr	r3, [r3, #4]
 8018342:	4798      	blx	r3
 8018344:	4603      	mov	r3, r0
 8018346:	2b00      	cmp	r3, #0
 8018348:	d001      	beq.n	801834e <RegionUS915RxConfig+0x2e>
    {
        return false;
 801834a:	2300      	movs	r3, #0
 801834c:	e05c      	b.n	8018408 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801834e:	687b      	ldr	r3, [r7, #4]
 8018350:	7cdb      	ldrb	r3, [r3, #19]
 8018352:	2b00      	cmp	r3, #0
 8018354:	d109      	bne.n	801836a <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	781b      	ldrb	r3, [r3, #0]
 801835a:	f003 0307 	and.w	r3, r3, #7
 801835e:	4a2d      	ldr	r2, [pc, #180]	; (8018414 <RegionUS915RxConfig+0xf4>)
 8018360:	fb03 f202 	mul.w	r2, r3, r2
 8018364:	4b2c      	ldr	r3, [pc, #176]	; (8018418 <RegionUS915RxConfig+0xf8>)
 8018366:	4413      	add	r3, r2
 8018368:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801836a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801836e:	4a2b      	ldr	r2, [pc, #172]	; (801841c <RegionUS915RxConfig+0xfc>)
 8018370:	5cd3      	ldrb	r3, [r2, r3]
 8018372:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018374:	4b26      	ldr	r3, [pc, #152]	; (8018410 <RegionUS915RxConfig+0xf0>)
 8018376:	68db      	ldr	r3, [r3, #12]
 8018378:	6938      	ldr	r0, [r7, #16]
 801837a:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801837c:	4b24      	ldr	r3, [pc, #144]	; (8018410 <RegionUS915RxConfig+0xf0>)
 801837e:	699c      	ldr	r4, [r3, #24]
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	789b      	ldrb	r3, [r3, #2]
 8018384:	4618      	mov	r0, r3
 8018386:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	689b      	ldr	r3, [r3, #8]
 801838e:	b29b      	uxth	r3, r3
 8018390:	687a      	ldr	r2, [r7, #4]
 8018392:	7c92      	ldrb	r2, [r2, #18]
 8018394:	9209      	str	r2, [sp, #36]	; 0x24
 8018396:	2201      	movs	r2, #1
 8018398:	9208      	str	r2, [sp, #32]
 801839a:	2200      	movs	r2, #0
 801839c:	9207      	str	r2, [sp, #28]
 801839e:	2200      	movs	r2, #0
 80183a0:	9206      	str	r2, [sp, #24]
 80183a2:	2200      	movs	r2, #0
 80183a4:	9205      	str	r2, [sp, #20]
 80183a6:	2200      	movs	r2, #0
 80183a8:	9204      	str	r2, [sp, #16]
 80183aa:	2200      	movs	r2, #0
 80183ac:	9203      	str	r2, [sp, #12]
 80183ae:	9302      	str	r3, [sp, #8]
 80183b0:	2308      	movs	r3, #8
 80183b2:	9301      	str	r3, [sp, #4]
 80183b4:	2300      	movs	r3, #0
 80183b6:	9300      	str	r3, [sp, #0]
 80183b8:	2301      	movs	r3, #1
 80183ba:	460a      	mov	r2, r1
 80183bc:	4601      	mov	r1, r0
 80183be:	2001      	movs	r0, #1
 80183c0:	47a0      	blx	r4

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	7c5b      	ldrb	r3, [r3, #17]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d005      	beq.n	80183d6 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80183ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183ce:	4a14      	ldr	r2, [pc, #80]	; (8018420 <RegionUS915RxConfig+0x100>)
 80183d0:	5cd3      	ldrb	r3, [r2, r3]
 80183d2:	75fb      	strb	r3, [r7, #23]
 80183d4:	e004      	b.n	80183e0 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 80183d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183da:	4a12      	ldr	r2, [pc, #72]	; (8018424 <RegionUS915RxConfig+0x104>)
 80183dc:	5cd3      	ldrb	r3, [r2, r3]
 80183de:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80183e0:	4b0b      	ldr	r3, [pc, #44]	; (8018410 <RegionUS915RxConfig+0xf0>)
 80183e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80183e4:	7dfa      	ldrb	r2, [r7, #23]
 80183e6:	320d      	adds	r2, #13
 80183e8:	b2d2      	uxtb	r2, r2
 80183ea:	4611      	mov	r1, r2
 80183ec:	2001      	movs	r0, #1
 80183ee:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	7cdb      	ldrb	r3, [r3, #19]
 80183f4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80183f8:	6939      	ldr	r1, [r7, #16]
 80183fa:	4618      	mov	r0, r3
 80183fc:	f7fe f84e 	bl	801649c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8018400:	683b      	ldr	r3, [r7, #0]
 8018402:	7bfa      	ldrb	r2, [r7, #15]
 8018404:	701a      	strb	r2, [r3, #0]
    return true;
 8018406:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8018408:	4618      	mov	r0, r3
 801840a:	371c      	adds	r7, #28
 801840c:	46bd      	mov	sp, r7
 801840e:	bd90      	pop	{r4, r7, pc}
 8018410:	0801e560 	.word	0x0801e560
 8018414:	000927c0 	.word	0x000927c0
 8018418:	370870a0 	.word	0x370870a0
 801841c:	0801e4dc 	.word	0x0801e4dc
 8018420:	0801e550 	.word	0x0801e550
 8018424:	0801e540 	.word	0x0801e540

08018428 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8018428:	b590      	push	{r4, r7, lr}
 801842a:	b093      	sub	sp, #76	; 0x4c
 801842c:	af0a      	add	r7, sp, #40	; 0x28
 801842e:	60f8      	str	r0, [r7, #12]
 8018430:	60b9      	str	r1, [r7, #8]
 8018432:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801843a:	461a      	mov	r2, r3
 801843c:	4b4a      	ldr	r3, [pc, #296]	; (8018568 <RegionUS915TxConfig+0x140>)
 801843e:	5c9b      	ldrb	r3, [r3, r2]
 8018440:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 8018442:	68fb      	ldr	r3, [r7, #12]
 8018444:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8018448:	4b48      	ldr	r3, [pc, #288]	; (801856c <RegionUS915TxConfig+0x144>)
 801844a:	681a      	ldr	r2, [r3, #0]
 801844c:	4b48      	ldr	r3, [pc, #288]	; (8018570 <RegionUS915TxConfig+0x148>)
 801844e:	6819      	ldr	r1, [r3, #0]
 8018450:	68fb      	ldr	r3, [r7, #12]
 8018452:	781b      	ldrb	r3, [r3, #0]
 8018454:	461c      	mov	r4, r3
 8018456:	4623      	mov	r3, r4
 8018458:	005b      	lsls	r3, r3, #1
 801845a:	4423      	add	r3, r4
 801845c:	009b      	lsls	r3, r3, #2
 801845e:	440b      	add	r3, r1
 8018460:	3309      	adds	r3, #9
 8018462:	781b      	ldrb	r3, [r3, #0]
 8018464:	4619      	mov	r1, r3
 8018466:	460b      	mov	r3, r1
 8018468:	005b      	lsls	r3, r3, #1
 801846a:	440b      	add	r3, r1
 801846c:	00db      	lsls	r3, r3, #3
 801846e:	4413      	add	r3, r2
 8018470:	3302      	adds	r3, #2
 8018472:	f993 1000 	ldrsb.w	r1, [r3]
 8018476:	68fb      	ldr	r3, [r7, #12]
 8018478:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801847c:	4b3c      	ldr	r3, [pc, #240]	; (8018570 <RegionUS915TxConfig+0x148>)
 801847e:	681b      	ldr	r3, [r3, #0]
 8018480:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018484:	f7ff fa50 	bl	8017928 <LimitTxPower>
 8018488:	4603      	mov	r3, r0
 801848a:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801848c:	68fb      	ldr	r3, [r7, #12]
 801848e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018492:	4938      	ldr	r1, [pc, #224]	; (8018574 <RegionUS915TxConfig+0x14c>)
 8018494:	4618      	mov	r0, r3
 8018496:	f7fd ffe3 	bl	8016460 <RegionCommonGetBandwidth>
 801849a:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801849c:	2300      	movs	r3, #0
 801849e:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80184a0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80184a4:	f04f 0200 	mov.w	r2, #0
 80184a8:	4933      	ldr	r1, [pc, #204]	; (8018578 <RegionUS915TxConfig+0x150>)
 80184aa:	4618      	mov	r0, r3
 80184ac:	f7fd fe34 	bl	8016118 <RegionCommonComputeTxPower>
 80184b0:	4603      	mov	r3, r0
 80184b2:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80184b4:	4b31      	ldr	r3, [pc, #196]	; (801857c <RegionUS915TxConfig+0x154>)
 80184b6:	68da      	ldr	r2, [r3, #12]
 80184b8:	4b2d      	ldr	r3, [pc, #180]	; (8018570 <RegionUS915TxConfig+0x148>)
 80184ba:	6819      	ldr	r1, [r3, #0]
 80184bc:	68fb      	ldr	r3, [r7, #12]
 80184be:	781b      	ldrb	r3, [r3, #0]
 80184c0:	4618      	mov	r0, r3
 80184c2:	4603      	mov	r3, r0
 80184c4:	005b      	lsls	r3, r3, #1
 80184c6:	4403      	add	r3, r0
 80184c8:	009b      	lsls	r3, r3, #2
 80184ca:	440b      	add	r3, r1
 80184cc:	681b      	ldr	r3, [r3, #0]
 80184ce:	4618      	mov	r0, r3
 80184d0:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80184d2:	4b2a      	ldr	r3, [pc, #168]	; (801857c <RegionUS915TxConfig+0x154>)
 80184d4:	69dc      	ldr	r4, [r3, #28]
 80184d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80184da:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80184de:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80184e2:	9208      	str	r2, [sp, #32]
 80184e4:	2200      	movs	r2, #0
 80184e6:	9207      	str	r2, [sp, #28]
 80184e8:	2200      	movs	r2, #0
 80184ea:	9206      	str	r2, [sp, #24]
 80184ec:	2200      	movs	r2, #0
 80184ee:	9205      	str	r2, [sp, #20]
 80184f0:	2201      	movs	r2, #1
 80184f2:	9204      	str	r2, [sp, #16]
 80184f4:	2200      	movs	r2, #0
 80184f6:	9203      	str	r2, [sp, #12]
 80184f8:	2208      	movs	r2, #8
 80184fa:	9202      	str	r2, [sp, #8]
 80184fc:	2201      	movs	r2, #1
 80184fe:	9201      	str	r2, [sp, #4]
 8018500:	9300      	str	r3, [sp, #0]
 8018502:	69bb      	ldr	r3, [r7, #24]
 8018504:	2200      	movs	r2, #0
 8018506:	2001      	movs	r0, #1
 8018508:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801850a:	4b19      	ldr	r3, [pc, #100]	; (8018570 <RegionUS915TxConfig+0x148>)
 801850c:	681a      	ldr	r2, [r3, #0]
 801850e:	68fb      	ldr	r3, [r7, #12]
 8018510:	781b      	ldrb	r3, [r3, #0]
 8018512:	4619      	mov	r1, r3
 8018514:	460b      	mov	r3, r1
 8018516:	005b      	lsls	r3, r3, #1
 8018518:	440b      	add	r3, r1
 801851a:	009b      	lsls	r3, r3, #2
 801851c:	4413      	add	r3, r2
 801851e:	681a      	ldr	r2, [r3, #0]
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018526:	4619      	mov	r1, r3
 8018528:	4610      	mov	r0, r2
 801852a:	f7fd fff5 	bl	8016518 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801852e:	4b13      	ldr	r3, [pc, #76]	; (801857c <RegionUS915TxConfig+0x154>)
 8018530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8018532:	68fa      	ldr	r2, [r7, #12]
 8018534:	8992      	ldrh	r2, [r2, #12]
 8018536:	b2d2      	uxtb	r2, r2
 8018538:	4611      	mov	r1, r2
 801853a:	2001      	movs	r0, #1
 801853c:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801853e:	68fb      	ldr	r3, [r7, #12]
 8018540:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018544:	68fb      	ldr	r3, [r7, #12]
 8018546:	899b      	ldrh	r3, [r3, #12]
 8018548:	4619      	mov	r1, r3
 801854a:	4610      	mov	r0, r2
 801854c:	f7ff fa66 	bl	8017a1c <GetTimeOnAir>
 8018550:	4602      	mov	r2, r0
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8018556:	68bb      	ldr	r3, [r7, #8]
 8018558:	7fba      	ldrb	r2, [r7, #30]
 801855a:	701a      	strb	r2, [r3, #0]
    return true;
 801855c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801855e:	4618      	mov	r0, r3
 8018560:	3724      	adds	r7, #36	; 0x24
 8018562:	46bd      	mov	sp, r7
 8018564:	bd90      	pop	{r4, r7, pc}
 8018566:	bf00      	nop
 8018568:	0801e4dc 	.word	0x0801e4dc
 801856c:	20003c94 	.word	0x20003c94
 8018570:	20003c98 	.word	0x20003c98
 8018574:	0801e4ec 	.word	0x0801e4ec
 8018578:	41f00000 	.word	0x41f00000
 801857c:	0801e560 	.word	0x0801e560

08018580 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8018580:	b590      	push	{r4, r7, lr}
 8018582:	b097      	sub	sp, #92	; 0x5c
 8018584:	af00      	add	r7, sp, #0
 8018586:	60f8      	str	r0, [r7, #12]
 8018588:	60b9      	str	r1, [r7, #8]
 801858a:	607a      	str	r2, [r7, #4]
 801858c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801858e:	2307      	movs	r3, #7
 8018590:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8018594:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8018598:	2200      	movs	r2, #0
 801859a:	601a      	str	r2, [r3, #0]
 801859c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801859e:	2300      	movs	r3, #0
 80185a0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 80185a4:	2300      	movs	r3, #0
 80185a6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
 80185aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80185ae:	2200      	movs	r2, #0
 80185b0:	601a      	str	r2, [r3, #0]
 80185b2:	605a      	str	r2, [r3, #4]
 80185b4:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80185b6:	4b97      	ldr	r3, [pc, #604]	; (8018814 <RegionUS915LinkAdrReq+0x294>)
 80185b8:	681b      	ldr	r3, [r3, #0]
 80185ba:	f503 7158 	add.w	r1, r3, #864	; 0x360
 80185be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80185c2:	2206      	movs	r2, #6
 80185c4:	4618      	mov	r0, r3
 80185c6:	f7fd fabb 	bl	8015b40 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80185ca:	e11b      	b.n	8018804 <RegionUS915LinkAdrReq+0x284>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80185cc:	68fb      	ldr	r3, [r7, #12]
 80185ce:	685a      	ldr	r2, [r3, #4]
 80185d0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80185d4:	4413      	add	r3, r2
 80185d6:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80185da:	4611      	mov	r1, r2
 80185dc:	4618      	mov	r0, r3
 80185de:	f7fd fbf3 	bl	8015dc8 <RegionCommonParseLinkAdrReq>
 80185e2:	4603      	mov	r3, r0
 80185e4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 80185e8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80185ec:	2b00      	cmp	r3, #0
 80185ee:	f000 8113 	beq.w	8018818 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80185f2:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80185f6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80185fa:	4413      	add	r3, r2
 80185fc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8018600:	2307      	movs	r3, #7
 8018602:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8018606:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801860a:	2b06      	cmp	r3, #6
 801860c:	d116      	bne.n	801863c <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801860e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018612:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8018616:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801861a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801861e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018622:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8018626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801862a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801862e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8018632:	b2db      	uxtb	r3, r3
 8018634:	b29b      	uxth	r3, r3
 8018636:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801863a:	e0e3      	b.n	8018804 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801863c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018640:	2b07      	cmp	r3, #7
 8018642:	d112      	bne.n	801866a <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8018644:	2300      	movs	r3, #0
 8018646:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801864a:	2300      	movs	r3, #0
 801864c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8018650:	2300      	movs	r3, #0
 8018652:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8018656:	2300      	movs	r3, #0
 8018658:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801865c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8018660:	b2db      	uxtb	r3, r3
 8018662:	b29b      	uxth	r3, r3
 8018664:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8018668:	e0cc      	b.n	8018804 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801866a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801866e:	2b05      	cmp	r3, #5
 8018670:	f040 80bf 	bne.w	80187f2 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8018674:	2301      	movs	r3, #1
 8018676:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801867a:	2300      	movs	r3, #0
 801867c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8018680:	2300      	movs	r3, #0
 8018682:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8018686:	e0ae      	b.n	80187e6 <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8018688:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801868c:	b2da      	uxtb	r2, r3
 801868e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018692:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018696:	fa01 f303 	lsl.w	r3, r1, r3
 801869a:	4013      	ands	r3, r2
 801869c:	2b00      	cmp	r3, #0
 801869e:	d04d      	beq.n	801873c <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 80186a0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80186a4:	f003 0301 	and.w	r3, r3, #1
 80186a8:	b2db      	uxtb	r3, r3
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	d120      	bne.n	80186f0 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 80186ae:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186b2:	005b      	lsls	r3, r3, #1
 80186b4:	3358      	adds	r3, #88	; 0x58
 80186b6:	443b      	add	r3, r7
 80186b8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80186bc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186c0:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 80186c4:	b292      	uxth	r2, r2
 80186c6:	005b      	lsls	r3, r3, #1
 80186c8:	3358      	adds	r3, #88	; 0x58
 80186ca:	443b      	add	r3, r7
 80186cc:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80186d0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80186d4:	b21a      	sxth	r2, r3
 80186d6:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80186da:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80186de:	fa01 f303 	lsl.w	r3, r1, r3
 80186e2:	b21b      	sxth	r3, r3
 80186e4:	4313      	orrs	r3, r2
 80186e6:	b21b      	sxth	r3, r3
 80186e8:	b29b      	uxth	r3, r3
 80186ea:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80186ee:	e075      	b.n	80187dc <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 80186f0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80186f4:	005b      	lsls	r3, r3, #1
 80186f6:	3358      	adds	r3, #88	; 0x58
 80186f8:	443b      	add	r3, r7
 80186fa:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80186fe:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018702:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8018706:	b292      	uxth	r2, r2
 8018708:	005b      	lsls	r3, r3, #1
 801870a:	3358      	adds	r3, #88	; 0x58
 801870c:	443b      	add	r3, r7
 801870e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8018712:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018716:	b21a      	sxth	r2, r3
 8018718:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801871c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018720:	fa01 f303 	lsl.w	r3, r1, r3
 8018724:	b21b      	sxth	r3, r3
 8018726:	4313      	orrs	r3, r2
 8018728:	b21b      	sxth	r3, r3
 801872a:	b29b      	uxth	r3, r3
 801872c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8018730:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018734:	3301      	adds	r3, #1
 8018736:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801873a:	e04f      	b.n	80187dc <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801873c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018740:	f003 0301 	and.w	r3, r3, #1
 8018744:	b2db      	uxtb	r3, r3
 8018746:	2b00      	cmp	r3, #0
 8018748:	d122      	bne.n	8018790 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801874a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801874e:	005b      	lsls	r3, r3, #1
 8018750:	3358      	adds	r3, #88	; 0x58
 8018752:	443b      	add	r3, r7
 8018754:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8018758:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801875c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8018760:	b292      	uxth	r2, r2
 8018762:	005b      	lsls	r3, r3, #1
 8018764:	3358      	adds	r3, #88	; 0x58
 8018766:	443b      	add	r3, r7
 8018768:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801876c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018770:	b21a      	sxth	r2, r3
 8018772:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018776:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801877a:	fa01 f303 	lsl.w	r3, r1, r3
 801877e:	b21b      	sxth	r3, r3
 8018780:	43db      	mvns	r3, r3
 8018782:	b21b      	sxth	r3, r3
 8018784:	4013      	ands	r3, r2
 8018786:	b21b      	sxth	r3, r3
 8018788:	b29b      	uxth	r3, r3
 801878a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801878e:	e025      	b.n	80187dc <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8018790:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018794:	005b      	lsls	r3, r3, #1
 8018796:	3358      	adds	r3, #88	; 0x58
 8018798:	443b      	add	r3, r7
 801879a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801879e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80187a2:	b2d2      	uxtb	r2, r2
 80187a4:	b292      	uxth	r2, r2
 80187a6:	005b      	lsls	r3, r3, #1
 80187a8:	3358      	adds	r3, #88	; 0x58
 80187aa:	443b      	add	r3, r7
 80187ac:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80187b0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80187b4:	b21a      	sxth	r2, r3
 80187b6:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80187ba:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80187be:	fa01 f303 	lsl.w	r3, r1, r3
 80187c2:	b21b      	sxth	r3, r3
 80187c4:	43db      	mvns	r3, r3
 80187c6:	b21b      	sxth	r3, r3
 80187c8:	4013      	ands	r3, r2
 80187ca:	b21b      	sxth	r3, r3
 80187cc:	b29b      	uxth	r3, r3
 80187ce:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80187d2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80187d6:	3301      	adds	r3, #1
 80187d8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 80187dc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80187e0:	3301      	adds	r3, #1
 80187e2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80187e6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80187ea:	2b07      	cmp	r3, #7
 80187ec:	f67f af4c 	bls.w	8018688 <RegionUS915LinkAdrReq+0x108>
 80187f0:	e008      	b.n	8018804 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 80187f2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80187f6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80187fa:	005b      	lsls	r3, r3, #1
 80187fc:	3358      	adds	r3, #88	; 0x58
 80187fe:	443b      	add	r3, r7
 8018800:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018804:	68fb      	ldr	r3, [r7, #12]
 8018806:	7a1b      	ldrb	r3, [r3, #8]
 8018808:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801880c:	429a      	cmp	r2, r3
 801880e:	f4ff aedd 	bcc.w	80185cc <RegionUS915LinkAdrReq+0x4c>
 8018812:	e002      	b.n	801881a <RegionUS915LinkAdrReq+0x29a>
 8018814:	20003c98 	.word	0x20003c98
            break; // break loop, since no more request has been found
 8018818:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801881a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801881e:	2b03      	cmp	r3, #3
 8018820:	dc0f      	bgt.n	8018842 <RegionUS915LinkAdrReq+0x2c2>
 8018822:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018826:	2204      	movs	r2, #4
 8018828:	2100      	movs	r1, #0
 801882a:	4618      	mov	r0, r3
 801882c:	f7fd f95c 	bl	8015ae8 <RegionCommonCountChannels>
 8018830:	4603      	mov	r3, r0
 8018832:	2b01      	cmp	r3, #1
 8018834:	d805      	bhi.n	8018842 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8018836:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801883a:	f023 0301 	bic.w	r3, r3, #1
 801883e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8018842:	2302      	movs	r3, #2
 8018844:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8018848:	68fb      	ldr	r3, [r7, #12]
 801884a:	7a5b      	ldrb	r3, [r3, #9]
 801884c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8018850:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018854:	4618      	mov	r0, r3
 8018856:	f7ff f911 	bl	8017a7c <RegionUS915GetPhyParam>
 801885a:	4603      	mov	r3, r0
 801885c:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801885e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018862:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	7a9b      	ldrb	r3, [r3, #10]
 8018868:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801886a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801886e:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8018870:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8018874:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8018876:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801887a:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8018882:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8018884:	68fb      	ldr	r3, [r7, #12]
 8018886:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801888a:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	7b5b      	ldrb	r3, [r3, #13]
 8018890:	b25b      	sxtb	r3, r3
 8018892:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8018894:	2348      	movs	r3, #72	; 0x48
 8018896:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801889a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801889e:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80188a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80188a2:	b25b      	sxtb	r3, r3
 80188a4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 80188a8:	2304      	movs	r3, #4
 80188aa:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80188ae:	4b44      	ldr	r3, [pc, #272]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 80188b4:	230e      	movs	r3, #14
 80188b6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 80188ba:	2300      	movs	r3, #0
 80188bc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80188c0:	68fb      	ldr	r3, [r7, #12]
 80188c2:	681b      	ldr	r3, [r3, #0]
 80188c4:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80188c6:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80188ca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80188ce:	1c9a      	adds	r2, r3, #2
 80188d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80188d4:	1c59      	adds	r1, r3, #1
 80188d6:	f107 0014 	add.w	r0, r7, #20
 80188da:	4623      	mov	r3, r4
 80188dc:	f7fd fac5 	bl	8015e6a <RegionCommonLinkAdrReqVerifyParams>
 80188e0:	4603      	mov	r3, r0
 80188e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80188e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80188ea:	2b07      	cmp	r3, #7
 80188ec:	d151      	bne.n	8018992 <RegionUS915LinkAdrReq+0x412>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 80188ee:	4b34      	ldr	r3, [pc, #208]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 80188f0:	681b      	ldr	r3, [r3, #0]
 80188f2:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80188f6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80188fa:	2206      	movs	r2, #6
 80188fc:	4618      	mov	r0, r3
 80188fe:	f7fd f91f 	bl	8015b40 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8018902:	4b30      	ldr	r3, [pc, #192]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018904:	681b      	ldr	r3, [r3, #0]
 8018906:	f8b3 1090 	ldrh.w	r1, [r3, #144]	; 0x90
 801890a:	4b2d      	ldr	r3, [pc, #180]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8018912:	4b2c      	ldr	r3, [pc, #176]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	400a      	ands	r2, r1
 8018918:	b292      	uxth	r2, r2
 801891a:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801891e:	4b29      	ldr	r3, [pc, #164]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018920:	681b      	ldr	r3, [r3, #0]
 8018922:	f8b3 1092 	ldrh.w	r1, [r3, #146]	; 0x92
 8018926:	4b26      	ldr	r3, [pc, #152]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 8018928:	681b      	ldr	r3, [r3, #0]
 801892a:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 801892e:	4b25      	ldr	r3, [pc, #148]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018930:	681b      	ldr	r3, [r3, #0]
 8018932:	400a      	ands	r2, r1
 8018934:	b292      	uxth	r2, r2
 8018936:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801893a:	4b22      	ldr	r3, [pc, #136]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 801893c:	681b      	ldr	r3, [r3, #0]
 801893e:	f8b3 1094 	ldrh.w	r1, [r3, #148]	; 0x94
 8018942:	4b1f      	ldr	r3, [pc, #124]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 8018944:	681b      	ldr	r3, [r3, #0]
 8018946:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 801894a:	4b1e      	ldr	r3, [pc, #120]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 801894c:	681b      	ldr	r3, [r3, #0]
 801894e:	400a      	ands	r2, r1
 8018950:	b292      	uxth	r2, r2
 8018952:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8018956:	4b1b      	ldr	r3, [pc, #108]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	f8b3 1096 	ldrh.w	r1, [r3, #150]	; 0x96
 801895e:	4b18      	ldr	r3, [pc, #96]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	f8b3 2366 	ldrh.w	r2, [r3, #870]	; 0x366
 8018966:	4b17      	ldr	r3, [pc, #92]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018968:	681b      	ldr	r3, [r3, #0]
 801896a:	400a      	ands	r2, r1
 801896c:	b292      	uxth	r2, r2
 801896e:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8018972:	4b13      	ldr	r3, [pc, #76]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 8018974:	681a      	ldr	r2, [r3, #0]
 8018976:	4b13      	ldr	r3, [pc, #76]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018978:	681b      	ldr	r3, [r3, #0]
 801897a:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801897e:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8018982:	4b0f      	ldr	r3, [pc, #60]	; (80189c0 <RegionUS915LinkAdrReq+0x440>)
 8018984:	681a      	ldr	r2, [r3, #0]
 8018986:	4b0f      	ldr	r3, [pc, #60]	; (80189c4 <RegionUS915LinkAdrReq+0x444>)
 8018988:	681b      	ldr	r3, [r3, #0]
 801898a:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 801898e:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8018992:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8018996:	68bb      	ldr	r3, [r7, #8]
 8018998:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801899a:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801899e:	687b      	ldr	r3, [r7, #4]
 80189a0:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80189a2:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80189a6:	683b      	ldr	r3, [r7, #0]
 80189a8:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80189aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80189ac:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80189b0:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 80189b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80189b6:	4618      	mov	r0, r3
 80189b8:	375c      	adds	r7, #92	; 0x5c
 80189ba:	46bd      	mov	sp, r7
 80189bc:	bd90      	pop	{r4, r7, pc}
 80189be:	bf00      	nop
 80189c0:	20003c98 	.word	0x20003c98
 80189c4:	20003c94 	.word	0x20003c94

080189c8 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80189c8:	b580      	push	{r7, lr}
 80189ca:	b084      	sub	sp, #16
 80189cc:	af00      	add	r7, sp, #0
 80189ce:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80189d0:	2307      	movs	r3, #7
 80189d2:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	685b      	ldr	r3, [r3, #4]
 80189d8:	4618      	mov	r0, r3
 80189da:	f7fe ffdb 	bl	8017994 <VerifyRfFreq>
 80189de:	4603      	mov	r3, r0
 80189e0:	f083 0301 	eor.w	r3, r3, #1
 80189e4:	b2db      	uxtb	r3, r3
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d003      	beq.n	80189f2 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 80189ea:	7bfb      	ldrb	r3, [r7, #15]
 80189ec:	f023 0301 	bic.w	r3, r3, #1
 80189f0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	f993 3000 	ldrsb.w	r3, [r3]
 80189f8:	220d      	movs	r2, #13
 80189fa:	2108      	movs	r1, #8
 80189fc:	4618      	mov	r0, r3
 80189fe:	f7fd f822 	bl	8015a46 <RegionCommonValueInRange>
 8018a02:	4603      	mov	r3, r0
 8018a04:	2b00      	cmp	r3, #0
 8018a06:	d103      	bne.n	8018a10 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8018a08:	7bfb      	ldrb	r3, [r7, #15]
 8018a0a:	f023 0302 	bic.w	r3, r3, #2
 8018a0e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	f993 3000 	ldrsb.w	r3, [r3]
 8018a16:	2207      	movs	r2, #7
 8018a18:	2105      	movs	r1, #5
 8018a1a:	4618      	mov	r0, r3
 8018a1c:	f7fd f813 	bl	8015a46 <RegionCommonValueInRange>
 8018a20:	4603      	mov	r3, r0
 8018a22:	2b01      	cmp	r3, #1
 8018a24:	d004      	beq.n	8018a30 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8018a2c:	2b0d      	cmp	r3, #13
 8018a2e:	dd03      	ble.n	8018a38 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8018a30:	7bfb      	ldrb	r3, [r7, #15]
 8018a32:	f023 0302 	bic.w	r3, r3, #2
 8018a36:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018a3e:	2203      	movs	r2, #3
 8018a40:	2100      	movs	r1, #0
 8018a42:	4618      	mov	r0, r3
 8018a44:	f7fc ffff 	bl	8015a46 <RegionCommonValueInRange>
 8018a48:	4603      	mov	r3, r0
 8018a4a:	2b00      	cmp	r3, #0
 8018a4c:	d103      	bne.n	8018a56 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8018a4e:	7bfb      	ldrb	r3, [r7, #15]
 8018a50:	f023 0304 	bic.w	r3, r3, #4
 8018a54:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 8018a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a58:	4618      	mov	r0, r3
 8018a5a:	3710      	adds	r7, #16
 8018a5c:	46bd      	mov	sp, r7
 8018a5e:	bd80      	pop	{r7, pc}

08018a60 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8018a60:	b480      	push	{r7}
 8018a62:	b083      	sub	sp, #12
 8018a64:	af00      	add	r7, sp, #0
 8018a66:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a6c:	4618      	mov	r0, r3
 8018a6e:	370c      	adds	r7, #12
 8018a70:	46bd      	mov	sp, r7
 8018a72:	bc80      	pop	{r7}
 8018a74:	4770      	bx	lr

08018a76 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8018a76:	b480      	push	{r7}
 8018a78:	b083      	sub	sp, #12
 8018a7a:	af00      	add	r7, sp, #0
 8018a7c:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a82:	4618      	mov	r0, r3
 8018a84:	370c      	adds	r7, #12
 8018a86:	46bd      	mov	sp, r7
 8018a88:	bc80      	pop	{r7}
 8018a8a:	4770      	bx	lr

08018a8c <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8018a8c:	b480      	push	{r7}
 8018a8e:	b083      	sub	sp, #12
 8018a90:	af00      	add	r7, sp, #0
 8018a92:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018a94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018a98:	4618      	mov	r0, r3
 8018a9a:	370c      	adds	r7, #12
 8018a9c:	46bd      	mov	sp, r7
 8018a9e:	bc80      	pop	{r7}
 8018aa0:	4770      	bx	lr
	...

08018aa4 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8018aa4:	b480      	push	{r7}
 8018aa6:	b083      	sub	sp, #12
 8018aa8:	af00      	add	r7, sp, #0
 8018aaa:	4603      	mov	r3, r0
 8018aac:	460a      	mov	r2, r1
 8018aae:	71fb      	strb	r3, [r7, #7]
 8018ab0:	4613      	mov	r3, r2
 8018ab2:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8018ab4:	79bb      	ldrb	r3, [r7, #6]
 8018ab6:	2b00      	cmp	r3, #0
 8018ab8:	d108      	bne.n	8018acc <RegionUS915AlternateDr+0x28>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8018aba:	4b16      	ldr	r3, [pc, #88]	; (8018b14 <RegionUS915AlternateDr+0x70>)
 8018abc:	681b      	ldr	r3, [r3, #0]
 8018abe:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 8018ac2:	3201      	adds	r2, #1
 8018ac4:	b2d2      	uxtb	r2, r2
 8018ac6:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8018aca:	e007      	b.n	8018adc <RegionUS915AlternateDr+0x38>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8018acc:	4b11      	ldr	r3, [pc, #68]	; (8018b14 <RegionUS915AlternateDr+0x70>)
 8018ace:	681b      	ldr	r3, [r3, #0]
 8018ad0:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 8018ad4:	3a01      	subs	r2, #1
 8018ad6:	b2d2      	uxtb	r2, r2
 8018ad8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8018adc:	4b0d      	ldr	r3, [pc, #52]	; (8018b14 <RegionUS915AlternateDr+0x70>)
 8018ade:	681b      	ldr	r3, [r3, #0]
 8018ae0:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
 8018ae4:	4b0c      	ldr	r3, [pc, #48]	; (8018b18 <RegionUS915AlternateDr+0x74>)
 8018ae6:	fba3 1302 	umull	r1, r3, r3, r2
 8018aea:	0859      	lsrs	r1, r3, #1
 8018aec:	460b      	mov	r3, r1
 8018aee:	00db      	lsls	r3, r3, #3
 8018af0:	440b      	add	r3, r1
 8018af2:	1ad3      	subs	r3, r2, r3
 8018af4:	b2db      	uxtb	r3, r3
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	d102      	bne.n	8018b00 <RegionUS915AlternateDr+0x5c>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8018afa:	2304      	movs	r3, #4
 8018afc:	71fb      	strb	r3, [r7, #7]
 8018afe:	e001      	b.n	8018b04 <RegionUS915AlternateDr+0x60>
    }
    else
    {
        currentDr = DR_0;
 8018b00:	2300      	movs	r3, #0
 8018b02:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8018b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 8018b08:	4618      	mov	r0, r3
 8018b0a:	370c      	adds	r7, #12
 8018b0c:	46bd      	mov	sp, r7
 8018b0e:	bc80      	pop	{r7}
 8018b10:	4770      	bx	lr
 8018b12:	bf00      	nop
 8018b14:	20003c94 	.word	0x20003c94
 8018b18:	38e38e39 	.word	0x38e38e39

08018b1c <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018b1c:	b580      	push	{r7, lr}
 8018b1e:	b0a8      	sub	sp, #160	; 0xa0
 8018b20:	af02      	add	r7, sp, #8
 8018b22:	60f8      	str	r0, [r7, #12]
 8018b24:	60b9      	str	r1, [r7, #8]
 8018b26:	607a      	str	r2, [r7, #4]
 8018b28:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 8018b2a:	2300      	movs	r3, #0
 8018b2c:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8018b30:	2300      	movs	r3, #0
 8018b32:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8018b36:	2300      	movs	r3, #0
 8018b38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8018b3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8018b3e:	2244      	movs	r2, #68	; 0x44
 8018b40:	2100      	movs	r1, #0
 8018b42:	4618      	mov	r0, r3
 8018b44:	f004 fe04 	bl	801d750 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018b48:	230c      	movs	r3, #12
 8018b4a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8018b4e:	4b6b      	ldr	r3, [pc, #428]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018b50:	681b      	ldr	r3, [r3, #0]
 8018b52:	3390      	adds	r3, #144	; 0x90
 8018b54:	2204      	movs	r2, #4
 8018b56:	2100      	movs	r1, #0
 8018b58:	4618      	mov	r0, r3
 8018b5a:	f7fc ffc5 	bl	8015ae8 <RegionCommonCountChannels>
 8018b5e:	4603      	mov	r3, r0
 8018b60:	2b00      	cmp	r3, #0
 8018b62:	d110      	bne.n	8018b86 <RegionUS915NextChannel+0x6a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8018b64:	4b65      	ldr	r3, [pc, #404]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018b66:	681b      	ldr	r3, [r3, #0]
 8018b68:	f103 0090 	add.w	r0, r3, #144	; 0x90
 8018b6c:	4b64      	ldr	r3, [pc, #400]	; (8018d00 <RegionUS915NextChannel+0x1e4>)
 8018b6e:	681b      	ldr	r3, [r3, #0]
 8018b70:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018b74:	2204      	movs	r2, #4
 8018b76:	4619      	mov	r1, r3
 8018b78:	f7fc ffe2 	bl	8015b40 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8018b7c:	4b5f      	ldr	r3, [pc, #380]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018b7e:	681b      	ldr	r3, [r3, #0]
 8018b80:	2200      	movs	r2, #0
 8018b82:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8018b86:	68fb      	ldr	r3, [r7, #12]
 8018b88:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018b8c:	2b03      	cmp	r3, #3
 8018b8e:	dd0e      	ble.n	8018bae <RegionUS915NextChannel+0x92>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8018b90:	4b5a      	ldr	r3, [pc, #360]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018b92:	681b      	ldr	r3, [r3, #0]
 8018b94:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8018b98:	b2db      	uxtb	r3, r3
 8018b9a:	2b00      	cmp	r3, #0
 8018b9c:	d107      	bne.n	8018bae <RegionUS915NextChannel+0x92>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8018b9e:	4b58      	ldr	r3, [pc, #352]	; (8018d00 <RegionUS915NextChannel+0x1e4>)
 8018ba0:	681a      	ldr	r2, [r3, #0]
 8018ba2:	4b56      	ldr	r3, [pc, #344]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018ba4:	681b      	ldr	r3, [r3, #0]
 8018ba6:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 8018baa:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	7a5b      	ldrb	r3, [r3, #9]
 8018bb2:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8018bb4:	68fb      	ldr	r3, [r7, #12]
 8018bb6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018bba:	b2db      	uxtb	r3, r3
 8018bbc:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8018bbe:	4b4f      	ldr	r3, [pc, #316]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018bc0:	681b      	ldr	r3, [r3, #0]
 8018bc2:	3390      	adds	r3, #144	; 0x90
 8018bc4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8018bc6:	4b4e      	ldr	r3, [pc, #312]	; (8018d00 <RegionUS915NextChannel+0x1e4>)
 8018bc8:	681b      	ldr	r3, [r3, #0]
 8018bca:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 8018bcc:	4b4b      	ldr	r3, [pc, #300]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8018bd2:	2348      	movs	r3, #72	; 0x48
 8018bd4:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = NULL;
 8018bd6:	2300      	movs	r3, #0
 8018bd8:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8018bda:	68fb      	ldr	r3, [r7, #12]
 8018bdc:	681b      	ldr	r3, [r3, #0]
 8018bde:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	685b      	ldr	r3, [r3, #4]
 8018be4:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8018be6:	68fb      	ldr	r3, [r7, #12]
 8018be8:	7a9b      	ldrb	r3, [r3, #10]
 8018bea:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8018bee:	2301      	movs	r3, #1
 8018bf0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8018bf4:	68fa      	ldr	r2, [r7, #12]
 8018bf6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018bfa:	320c      	adds	r2, #12
 8018bfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018c00:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	7d1b      	ldrb	r3, [r3, #20]
 8018c08:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8018c0c:	68fb      	ldr	r3, [r7, #12]
 8018c0e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018c12:	68fb      	ldr	r3, [r7, #12]
 8018c14:	8adb      	ldrh	r3, [r3, #22]
 8018c16:	4619      	mov	r1, r3
 8018c18:	4610      	mov	r0, r2
 8018c1a:	f7fe feff 	bl	8017a1c <GetTimeOnAir>
 8018c1e:	4603      	mov	r3, r0
 8018c20:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8018c22:	f107 0314 	add.w	r3, r7, #20
 8018c26:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8018c28:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8018c2c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8018c30:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	9301      	str	r3, [sp, #4]
 8018c38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8018c3c:	9300      	str	r3, [sp, #0]
 8018c3e:	460b      	mov	r3, r1
 8018c40:	6839      	ldr	r1, [r7, #0]
 8018c42:	f7fd fb58 	bl	80162f6 <RegionCommonIdentifyChannels>
 8018c46:	4603      	mov	r3, r0
 8018c48:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8018c4c:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d14d      	bne.n	8018cf0 <RegionUS915NextChannel+0x1d4>
    {
        if( nextChanParams->Joined == true )
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	7a5b      	ldrb	r3, [r3, #9]
 8018c58:	2b00      	cmp	r3, #0
 8018c5a:	d00e      	beq.n	8018c7a <RegionUS915NextChannel+0x15e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8018c5c:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8018c60:	3b01      	subs	r3, #1
 8018c62:	4619      	mov	r1, r3
 8018c64:	2000      	movs	r0, #0
 8018c66:	f000 f8f5 	bl	8018e54 <randr>
 8018c6a:	4603      	mov	r3, r0
 8018c6c:	3398      	adds	r3, #152	; 0x98
 8018c6e:	443b      	add	r3, r7
 8018c70:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8018c74:	68bb      	ldr	r3, [r7, #8]
 8018c76:	701a      	strb	r2, [r3, #0]
 8018c78:	e030      	b.n	8018cdc <RegionUS915NextChannel+0x1c0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8018c7a:	68fb      	ldr	r3, [r7, #12]
 8018c7c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d10f      	bne.n	8018ca4 <RegionUS915NextChannel+0x188>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018c84:	4b1d      	ldr	r3, [pc, #116]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018c86:	681b      	ldr	r3, [r3, #0]
 8018c88:	f103 0090 	add.w	r0, r3, #144	; 0x90
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8018c8c:	4b1b      	ldr	r3, [pc, #108]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018c8e:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018c90:	339c      	adds	r3, #156	; 0x9c
 8018c92:	68ba      	ldr	r2, [r7, #8]
 8018c94:	4619      	mov	r1, r3
 8018c96:	f7fc fc91 	bl	80155bc <RegionBaseUSComputeNext125kHzJoinChannel>
 8018c9a:	4603      	mov	r3, r0
 8018c9c:	2b03      	cmp	r3, #3
 8018c9e:	d11d      	bne.n	8018cdc <RegionUS915NextChannel+0x1c0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8018ca0:	2303      	movs	r3, #3
 8018ca2:	e027      	b.n	8018cf4 <RegionUS915NextChannel+0x1d8>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8018ca4:	2300      	movs	r3, #0
 8018ca6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018caa:	e004      	b.n	8018cb6 <RegionUS915NextChannel+0x19a>
                {
                    i++;
 8018cac:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018cb0:	3301      	adds	r3, #1
 8018cb2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018cb6:	4b11      	ldr	r3, [pc, #68]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8018cbe:	b2da      	uxtb	r2, r3
 8018cc0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018cc4:	fa42 f303 	asr.w	r3, r2, r3
 8018cc8:	f003 0301 	and.w	r3, r3, #1
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	d0ed      	beq.n	8018cac <RegionUS915NextChannel+0x190>
                }
                *channel = 64 + i;
 8018cd0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018cd4:	3340      	adds	r3, #64	; 0x40
 8018cd6:	b2da      	uxtb	r2, r3
 8018cd8:	68bb      	ldr	r3, [r7, #8]
 8018cda:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8018cdc:	4b07      	ldr	r3, [pc, #28]	; (8018cfc <RegionUS915NextChannel+0x1e0>)
 8018cde:	681b      	ldr	r3, [r3, #0]
 8018ce0:	f103 0090 	add.w	r0, r3, #144	; 0x90
 8018ce4:	68bb      	ldr	r3, [r7, #8]
 8018ce6:	781b      	ldrb	r3, [r3, #0]
 8018ce8:	2248      	movs	r2, #72	; 0x48
 8018cea:	4619      	mov	r1, r3
 8018cec:	f7fc fec8 	bl	8015a80 <RegionCommonChanDisable>
    }
    return status;
 8018cf0:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 8018cf4:	4618      	mov	r0, r3
 8018cf6:	3798      	adds	r7, #152	; 0x98
 8018cf8:	46bd      	mov	sp, r7
 8018cfa:	bd80      	pop	{r7, pc}
 8018cfc:	20003c94 	.word	0x20003c94
 8018d00:	20003c98 	.word	0x20003c98

08018d04 <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8018d04:	b590      	push	{r4, r7, lr}
 8018d06:	b085      	sub	sp, #20
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, RegionNvmGroup2->ChannelsMask );
 8018d0c:	687b      	ldr	r3, [r7, #4]
 8018d0e:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8018d12:	4b23      	ldr	r3, [pc, #140]	; (8018da0 <RegionUS915SetContinuousWave+0x9c>)
 8018d14:	681a      	ldr	r2, [r3, #0]
 8018d16:	4b23      	ldr	r3, [pc, #140]	; (8018da4 <RegionUS915SetContinuousWave+0xa0>)
 8018d18:	6819      	ldr	r1, [r3, #0]
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	781b      	ldrb	r3, [r3, #0]
 8018d1e:	461c      	mov	r4, r3
 8018d20:	4623      	mov	r3, r4
 8018d22:	005b      	lsls	r3, r3, #1
 8018d24:	4423      	add	r3, r4
 8018d26:	009b      	lsls	r3, r3, #2
 8018d28:	440b      	add	r3, r1
 8018d2a:	3309      	adds	r3, #9
 8018d2c:	781b      	ldrb	r3, [r3, #0]
 8018d2e:	4619      	mov	r1, r3
 8018d30:	460b      	mov	r3, r1
 8018d32:	005b      	lsls	r3, r3, #1
 8018d34:	440b      	add	r3, r1
 8018d36:	00db      	lsls	r3, r3, #3
 8018d38:	4413      	add	r3, r2
 8018d3a:	3302      	adds	r3, #2
 8018d3c:	f993 1000 	ldrsb.w	r1, [r3]
 8018d40:	687b      	ldr	r3, [r7, #4]
 8018d42:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018d46:	4b17      	ldr	r3, [pc, #92]	; (8018da4 <RegionUS915SetContinuousWave+0xa0>)
 8018d48:	681b      	ldr	r3, [r3, #0]
 8018d4a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018d4e:	f7fe fdeb 	bl	8017928 <LimitTxPower>
 8018d52:	4603      	mov	r3, r0
 8018d54:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8018d56:	2300      	movs	r3, #0
 8018d58:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 8018d5a:	4b12      	ldr	r3, [pc, #72]	; (8018da4 <RegionUS915SetContinuousWave+0xa0>)
 8018d5c:	681a      	ldr	r2, [r3, #0]
 8018d5e:	687b      	ldr	r3, [r7, #4]
 8018d60:	781b      	ldrb	r3, [r3, #0]
 8018d62:	4619      	mov	r1, r3
 8018d64:	460b      	mov	r3, r1
 8018d66:	005b      	lsls	r3, r3, #1
 8018d68:	440b      	add	r3, r1
 8018d6a:	009b      	lsls	r3, r3, #2
 8018d6c:	4413      	add	r3, r2
 8018d6e:	681b      	ldr	r3, [r3, #0]
 8018d70:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8018d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018d76:	f04f 0200 	mov.w	r2, #0
 8018d7a:	490b      	ldr	r1, [pc, #44]	; (8018da8 <RegionUS915SetContinuousWave+0xa4>)
 8018d7c:	4618      	mov	r0, r3
 8018d7e:	f7fd f9cb 	bl	8016118 <RegionCommonComputeTxPower>
 8018d82:	4603      	mov	r3, r0
 8018d84:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8018d86:	4b09      	ldr	r3, [pc, #36]	; (8018dac <RegionUS915SetContinuousWave+0xa8>)
 8018d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018d8a:	687a      	ldr	r2, [r7, #4]
 8018d8c:	8992      	ldrh	r2, [r2, #12]
 8018d8e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018d92:	68b8      	ldr	r0, [r7, #8]
 8018d94:	4798      	blx	r3
#endif /* REGION_US915 */
}
 8018d96:	bf00      	nop
 8018d98:	3714      	adds	r7, #20
 8018d9a:	46bd      	mov	sp, r7
 8018d9c:	bd90      	pop	{r4, r7, pc}
 8018d9e:	bf00      	nop
 8018da0:	20003c94 	.word	0x20003c94
 8018da4:	20003c98 	.word	0x20003c98
 8018da8:	41f00000 	.word	0x41f00000
 8018dac:	0801e560 	.word	0x0801e560

08018db0 <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018db0:	b480      	push	{r7}
 8018db2:	b085      	sub	sp, #20
 8018db4:	af00      	add	r7, sp, #0
 8018db6:	4603      	mov	r3, r0
 8018db8:	71fb      	strb	r3, [r7, #7]
 8018dba:	460b      	mov	r3, r1
 8018dbc:	71bb      	strb	r3, [r7, #6]
 8018dbe:	4613      	mov	r3, r2
 8018dc0:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 8018dc2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018dc6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018dca:	4909      	ldr	r1, [pc, #36]	; (8018df0 <RegionUS915ApplyDrOffset+0x40>)
 8018dcc:	0092      	lsls	r2, r2, #2
 8018dce:	440a      	add	r2, r1
 8018dd0:	4413      	add	r3, r2
 8018dd2:	781b      	ldrb	r3, [r3, #0]
 8018dd4:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8018dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	da01      	bge.n	8018de2 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8018dde:	2300      	movs	r3, #0
 8018de0:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8018de2:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 8018de4:	4618      	mov	r0, r3
 8018de6:	3714      	adds	r7, #20
 8018de8:	46bd      	mov	sp, r7
 8018dea:	bc80      	pop	{r7}
 8018dec:	4770      	bx	lr
 8018dee:	bf00      	nop
 8018df0:	0801e52c 	.word	0x0801e52c

08018df4 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018df4:	b480      	push	{r7}
 8018df6:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018df8:	4b0d      	ldr	r3, [pc, #52]	; (8018e30 <rand1+0x3c>)
 8018dfa:	681b      	ldr	r3, [r3, #0]
 8018dfc:	4a0d      	ldr	r2, [pc, #52]	; (8018e34 <rand1+0x40>)
 8018dfe:	fb02 f303 	mul.w	r3, r2, r3
 8018e02:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8018e06:	3339      	adds	r3, #57	; 0x39
 8018e08:	4a09      	ldr	r2, [pc, #36]	; (8018e30 <rand1+0x3c>)
 8018e0a:	6013      	str	r3, [r2, #0]
 8018e0c:	4b08      	ldr	r3, [pc, #32]	; (8018e30 <rand1+0x3c>)
 8018e0e:	681a      	ldr	r2, [r3, #0]
 8018e10:	2303      	movs	r3, #3
 8018e12:	fba3 1302 	umull	r1, r3, r3, r2
 8018e16:	1ad1      	subs	r1, r2, r3
 8018e18:	0849      	lsrs	r1, r1, #1
 8018e1a:	440b      	add	r3, r1
 8018e1c:	0f99      	lsrs	r1, r3, #30
 8018e1e:	460b      	mov	r3, r1
 8018e20:	07db      	lsls	r3, r3, #31
 8018e22:	1a5b      	subs	r3, r3, r1
 8018e24:	1ad1      	subs	r1, r2, r3
 8018e26:	460b      	mov	r3, r1
}
 8018e28:	4618      	mov	r0, r3
 8018e2a:	46bd      	mov	sp, r7
 8018e2c:	bc80      	pop	{r7}
 8018e2e:	4770      	bx	lr
 8018e30:	20000100 	.word	0x20000100
 8018e34:	41c64e6d 	.word	0x41c64e6d

08018e38 <srand1>:

void srand1( uint32_t seed )
{
 8018e38:	b480      	push	{r7}
 8018e3a:	b083      	sub	sp, #12
 8018e3c:	af00      	add	r7, sp, #0
 8018e3e:	6078      	str	r0, [r7, #4]
    next = seed;
 8018e40:	4a03      	ldr	r2, [pc, #12]	; (8018e50 <srand1+0x18>)
 8018e42:	687b      	ldr	r3, [r7, #4]
 8018e44:	6013      	str	r3, [r2, #0]
}
 8018e46:	bf00      	nop
 8018e48:	370c      	adds	r7, #12
 8018e4a:	46bd      	mov	sp, r7
 8018e4c:	bc80      	pop	{r7}
 8018e4e:	4770      	bx	lr
 8018e50:	20000100 	.word	0x20000100

08018e54 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	b082      	sub	sp, #8
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	6078      	str	r0, [r7, #4]
 8018e5c:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8018e5e:	f7ff ffc9 	bl	8018df4 <rand1>
 8018e62:	4602      	mov	r2, r0
 8018e64:	6839      	ldr	r1, [r7, #0]
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	1acb      	subs	r3, r1, r3
 8018e6a:	3301      	adds	r3, #1
 8018e6c:	fb92 f1f3 	sdiv	r1, r2, r3
 8018e70:	fb01 f303 	mul.w	r3, r1, r3
 8018e74:	1ad2      	subs	r2, r2, r3
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	4413      	add	r3, r2
}
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	3708      	adds	r7, #8
 8018e7e:	46bd      	mov	sp, r7
 8018e80:	bd80      	pop	{r7, pc}

08018e82 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018e82:	b480      	push	{r7}
 8018e84:	b085      	sub	sp, #20
 8018e86:	af00      	add	r7, sp, #0
 8018e88:	60f8      	str	r0, [r7, #12]
 8018e8a:	60b9      	str	r1, [r7, #8]
 8018e8c:	4613      	mov	r3, r2
 8018e8e:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018e90:	e007      	b.n	8018ea2 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018e92:	68ba      	ldr	r2, [r7, #8]
 8018e94:	1c53      	adds	r3, r2, #1
 8018e96:	60bb      	str	r3, [r7, #8]
 8018e98:	68fb      	ldr	r3, [r7, #12]
 8018e9a:	1c59      	adds	r1, r3, #1
 8018e9c:	60f9      	str	r1, [r7, #12]
 8018e9e:	7812      	ldrb	r2, [r2, #0]
 8018ea0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018ea2:	88fb      	ldrh	r3, [r7, #6]
 8018ea4:	1e5a      	subs	r2, r3, #1
 8018ea6:	80fa      	strh	r2, [r7, #6]
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d1f2      	bne.n	8018e92 <memcpy1+0x10>
    }
}
 8018eac:	bf00      	nop
 8018eae:	bf00      	nop
 8018eb0:	3714      	adds	r7, #20
 8018eb2:	46bd      	mov	sp, r7
 8018eb4:	bc80      	pop	{r7}
 8018eb6:	4770      	bx	lr

08018eb8 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018eb8:	b480      	push	{r7}
 8018eba:	b085      	sub	sp, #20
 8018ebc:	af00      	add	r7, sp, #0
 8018ebe:	60f8      	str	r0, [r7, #12]
 8018ec0:	60b9      	str	r1, [r7, #8]
 8018ec2:	4613      	mov	r3, r2
 8018ec4:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018ec6:	88fb      	ldrh	r3, [r7, #6]
 8018ec8:	3b01      	subs	r3, #1
 8018eca:	68fa      	ldr	r2, [r7, #12]
 8018ecc:	4413      	add	r3, r2
 8018ece:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018ed0:	e007      	b.n	8018ee2 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018ed2:	68ba      	ldr	r2, [r7, #8]
 8018ed4:	1c53      	adds	r3, r2, #1
 8018ed6:	60bb      	str	r3, [r7, #8]
 8018ed8:	68fb      	ldr	r3, [r7, #12]
 8018eda:	1e59      	subs	r1, r3, #1
 8018edc:	60f9      	str	r1, [r7, #12]
 8018ede:	7812      	ldrb	r2, [r2, #0]
 8018ee0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018ee2:	88fb      	ldrh	r3, [r7, #6]
 8018ee4:	1e5a      	subs	r2, r3, #1
 8018ee6:	80fa      	strh	r2, [r7, #6]
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	d1f2      	bne.n	8018ed2 <memcpyr+0x1a>
    }
}
 8018eec:	bf00      	nop
 8018eee:	bf00      	nop
 8018ef0:	3714      	adds	r7, #20
 8018ef2:	46bd      	mov	sp, r7
 8018ef4:	bc80      	pop	{r7}
 8018ef6:	4770      	bx	lr

08018ef8 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018ef8:	b480      	push	{r7}
 8018efa:	b083      	sub	sp, #12
 8018efc:	af00      	add	r7, sp, #0
 8018efe:	6078      	str	r0, [r7, #4]
 8018f00:	460b      	mov	r3, r1
 8018f02:	70fb      	strb	r3, [r7, #3]
 8018f04:	4613      	mov	r3, r2
 8018f06:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018f08:	e004      	b.n	8018f14 <memset1+0x1c>
    {
        *dst++ = value;
 8018f0a:	687b      	ldr	r3, [r7, #4]
 8018f0c:	1c5a      	adds	r2, r3, #1
 8018f0e:	607a      	str	r2, [r7, #4]
 8018f10:	78fa      	ldrb	r2, [r7, #3]
 8018f12:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018f14:	883b      	ldrh	r3, [r7, #0]
 8018f16:	1e5a      	subs	r2, r3, #1
 8018f18:	803a      	strh	r2, [r7, #0]
 8018f1a:	2b00      	cmp	r3, #0
 8018f1c:	d1f5      	bne.n	8018f0a <memset1+0x12>
    }
}
 8018f1e:	bf00      	nop
 8018f20:	bf00      	nop
 8018f22:	370c      	adds	r7, #12
 8018f24:	46bd      	mov	sp, r7
 8018f26:	bc80      	pop	{r7}
 8018f28:	4770      	bx	lr
	...

08018f2c <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018f2c:	b480      	push	{r7}
 8018f2e:	b087      	sub	sp, #28
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
 8018f34:	460b      	mov	r3, r1
 8018f36:	807b      	strh	r3, [r7, #2]
    // The CRC calculation follows CCITT - 0x04C11DB7
    const uint32_t reversedPolynom = 0xEDB88320;
 8018f38:	4b1a      	ldr	r3, [pc, #104]	; (8018fa4 <Crc32+0x78>)
 8018f3a:	60fb      	str	r3, [r7, #12]

    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f40:	617b      	str	r3, [r7, #20]

    if( buffer == NULL )
 8018f42:	687b      	ldr	r3, [r7, #4]
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	d101      	bne.n	8018f4c <Crc32+0x20>
    {
        return 0;
 8018f48:	2300      	movs	r3, #0
 8018f4a:	e026      	b.n	8018f9a <Crc32+0x6e>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018f4c:	2300      	movs	r3, #0
 8018f4e:	827b      	strh	r3, [r7, #18]
 8018f50:	e01d      	b.n	8018f8e <Crc32+0x62>
    {
        crc ^= ( uint32_t )buffer[i];
 8018f52:	8a7b      	ldrh	r3, [r7, #18]
 8018f54:	687a      	ldr	r2, [r7, #4]
 8018f56:	4413      	add	r3, r2
 8018f58:	781b      	ldrb	r3, [r3, #0]
 8018f5a:	461a      	mov	r2, r3
 8018f5c:	697b      	ldr	r3, [r7, #20]
 8018f5e:	4053      	eors	r3, r2
 8018f60:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 8018f62:	2300      	movs	r3, #0
 8018f64:	823b      	strh	r3, [r7, #16]
 8018f66:	e00c      	b.n	8018f82 <Crc32+0x56>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018f68:	697b      	ldr	r3, [r7, #20]
 8018f6a:	085a      	lsrs	r2, r3, #1
 8018f6c:	697b      	ldr	r3, [r7, #20]
 8018f6e:	f003 0301 	and.w	r3, r3, #1
 8018f72:	4259      	negs	r1, r3
 8018f74:	68fb      	ldr	r3, [r7, #12]
 8018f76:	400b      	ands	r3, r1
 8018f78:	4053      	eors	r3, r2
 8018f7a:	617b      	str	r3, [r7, #20]
        for( uint16_t i = 0; i < 8; i++ )
 8018f7c:	8a3b      	ldrh	r3, [r7, #16]
 8018f7e:	3301      	adds	r3, #1
 8018f80:	823b      	strh	r3, [r7, #16]
 8018f82:	8a3b      	ldrh	r3, [r7, #16]
 8018f84:	2b07      	cmp	r3, #7
 8018f86:	d9ef      	bls.n	8018f68 <Crc32+0x3c>
    for( uint16_t i = 0; i < length; ++i )
 8018f88:	8a7b      	ldrh	r3, [r7, #18]
 8018f8a:	3301      	adds	r3, #1
 8018f8c:	827b      	strh	r3, [r7, #18]
 8018f8e:	8a7a      	ldrh	r2, [r7, #18]
 8018f90:	887b      	ldrh	r3, [r7, #2]
 8018f92:	429a      	cmp	r2, r3
 8018f94:	d3dd      	bcc.n	8018f52 <Crc32+0x26>
        }
    }

    return ~crc;
 8018f96:	697b      	ldr	r3, [r7, #20]
 8018f98:	43db      	mvns	r3, r3
}
 8018f9a:	4618      	mov	r0, r3
 8018f9c:	371c      	adds	r7, #28
 8018f9e:	46bd      	mov	sp, r7
 8018fa0:	bc80      	pop	{r7}
 8018fa2:	4770      	bx	lr
 8018fa4:	edb88320 	.word	0xedb88320

08018fa8 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b084      	sub	sp, #16
 8018fac:	af02      	add	r7, sp, #8
 8018fae:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8018fb0:	4a21      	ldr	r2, [pc, #132]	; (8019038 <RadioInit+0x90>)
 8018fb2:	687b      	ldr	r3, [r7, #4]
 8018fb4:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8018fb6:	4b21      	ldr	r3, [pc, #132]	; (801903c <RadioInit+0x94>)
 8018fb8:	2200      	movs	r2, #0
 8018fba:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8018fbc:	4b1f      	ldr	r3, [pc, #124]	; (801903c <RadioInit+0x94>)
 8018fbe:	2200      	movs	r2, #0
 8018fc0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8018fc2:	4b1e      	ldr	r3, [pc, #120]	; (801903c <RadioInit+0x94>)
 8018fc4:	2200      	movs	r2, #0
 8018fc6:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8018fc8:	481d      	ldr	r0, [pc, #116]	; (8019040 <RadioInit+0x98>)
 8018fca:	f001 feb7 	bl	801ad3c <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8018fce:	2000      	movs	r0, #0
 8018fd0:	f001 f81e 	bl	801a010 <RadioSetPublicNetwork>

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode(  );
 8018fd4:	f002 f948 	bl	801b268 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8018fd8:	2100      	movs	r1, #0
 8018fda:	2000      	movs	r0, #0
 8018fdc:	f002 fca8 	bl	801b930 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8018fe0:	2204      	movs	r2, #4
 8018fe2:	2100      	movs	r1, #0
 8018fe4:	2001      	movs	r0, #1
 8018fe6:	f002 facd 	bl	801b584 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018fea:	2300      	movs	r3, #0
 8018fec:	2200      	movs	r2, #0
 8018fee:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8018ff2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018ff6:	f002 f9fd 	bl	801b3f4 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8018ffa:	f000 fe9b 	bl	8019d34 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8018ffe:	2300      	movs	r3, #0
 8019000:	9300      	str	r3, [sp, #0]
 8019002:	4b10      	ldr	r3, [pc, #64]	; (8019044 <RadioInit+0x9c>)
 8019004:	2200      	movs	r2, #0
 8019006:	f04f 31ff 	mov.w	r1, #4294967295
 801900a:	480f      	ldr	r0, [pc, #60]	; (8019048 <RadioInit+0xa0>)
 801900c:	f003 fe92 	bl	801cd34 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8019010:	2300      	movs	r3, #0
 8019012:	9300      	str	r3, [sp, #0]
 8019014:	4b0d      	ldr	r3, [pc, #52]	; (801904c <RadioInit+0xa4>)
 8019016:	2200      	movs	r2, #0
 8019018:	f04f 31ff 	mov.w	r1, #4294967295
 801901c:	480c      	ldr	r0, [pc, #48]	; (8019050 <RadioInit+0xa8>)
 801901e:	f003 fe89 	bl	801cd34 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8019022:	4809      	ldr	r0, [pc, #36]	; (8019048 <RadioInit+0xa0>)
 8019024:	f003 ff2a 	bl	801ce7c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8019028:	4809      	ldr	r0, [pc, #36]	; (8019050 <RadioInit+0xa8>)
 801902a:	f003 ff27 	bl	801ce7c <UTIL_TIMER_Stop>
}
 801902e:	bf00      	nop
 8019030:	3708      	adds	r7, #8
 8019032:	46bd      	mov	sp, r7
 8019034:	bd80      	pop	{r7, pc}
 8019036:	bf00      	nop
 8019038:	20003d9c 	.word	0x20003d9c
 801903c:	20003da0 	.word	0x20003da0
 8019040:	0801a0f5 	.word	0x0801a0f5
 8019044:	0801a07d 	.word	0x0801a07d
 8019048:	20003df8 	.word	0x20003df8
 801904c:	0801a091 	.word	0x0801a091
 8019050:	20003e10 	.word	0x20003e10

08019054 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8019054:	b580      	push	{r7, lr}
 8019056:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8019058:	f001 feb2 	bl	801adc0 <SUBGRF_GetOperatingMode>
 801905c:	4603      	mov	r3, r0
 801905e:	2b07      	cmp	r3, #7
 8019060:	d00a      	beq.n	8019078 <RadioGetStatus+0x24>
 8019062:	2b07      	cmp	r3, #7
 8019064:	dc0a      	bgt.n	801907c <RadioGetStatus+0x28>
 8019066:	2b04      	cmp	r3, #4
 8019068:	d002      	beq.n	8019070 <RadioGetStatus+0x1c>
 801906a:	2b05      	cmp	r3, #5
 801906c:	d002      	beq.n	8019074 <RadioGetStatus+0x20>
 801906e:	e005      	b.n	801907c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8019070:	2302      	movs	r3, #2
 8019072:	e004      	b.n	801907e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8019074:	2301      	movs	r3, #1
 8019076:	e002      	b.n	801907e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8019078:	2303      	movs	r3, #3
 801907a:	e000      	b.n	801907e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801907c:	2300      	movs	r3, #0
    }
}
 801907e:	4618      	mov	r0, r3
 8019080:	bd80      	pop	{r7, pc}
	...

08019084 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8019084:	b580      	push	{r7, lr}
 8019086:	b082      	sub	sp, #8
 8019088:	af00      	add	r7, sp, #0
 801908a:	4603      	mov	r3, r0
 801908c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801908e:	4a25      	ldr	r2, [pc, #148]	; (8019124 <RadioSetModem+0xa0>)
 8019090:	79fb      	ldrb	r3, [r7, #7]
 8019092:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem(modem);
 8019094:	79fb      	ldrb	r3, [r7, #7]
 8019096:	4618      	mov	r0, r3
 8019098:	f003 f80d 	bl	801c0b6 <RFW_SetRadioModem>
    switch( modem )
 801909c:	79fb      	ldrb	r3, [r7, #7]
 801909e:	3b01      	subs	r3, #1
 80190a0:	2b03      	cmp	r3, #3
 80190a2:	d80b      	bhi.n	80190bc <RadioSetModem+0x38>
 80190a4:	a201      	add	r2, pc, #4	; (adr r2, 80190ac <RadioSetModem+0x28>)
 80190a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80190aa:	bf00      	nop
 80190ac:	080190cb 	.word	0x080190cb
 80190b0:	080190f1 	.word	0x080190f1
 80190b4:	080190ff 	.word	0x080190ff
 80190b8:	0801910d 	.word	0x0801910d
    {
    default:
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80190bc:	2000      	movs	r0, #0
 80190be:	f002 fa3b 	bl	801b538 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80190c2:	4b18      	ldr	r3, [pc, #96]	; (8019124 <RadioSetModem+0xa0>)
 80190c4:	2200      	movs	r2, #0
 80190c6:	735a      	strb	r2, [r3, #13]
        break;
 80190c8:	e028      	b.n	801911c <RadioSetModem+0x98>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80190ca:	2001      	movs	r0, #1
 80190cc:	f002 fa34 	bl	801b538 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80190d0:	4b14      	ldr	r3, [pc, #80]	; (8019124 <RadioSetModem+0xa0>)
 80190d2:	7b5a      	ldrb	r2, [r3, #13]
 80190d4:	4b13      	ldr	r3, [pc, #76]	; (8019124 <RadioSetModem+0xa0>)
 80190d6:	7b1b      	ldrb	r3, [r3, #12]
 80190d8:	429a      	cmp	r2, r3
 80190da:	d01e      	beq.n	801911a <RadioSetModem+0x96>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80190dc:	4b11      	ldr	r3, [pc, #68]	; (8019124 <RadioSetModem+0xa0>)
 80190de:	7b1a      	ldrb	r2, [r3, #12]
 80190e0:	4b10      	ldr	r3, [pc, #64]	; (8019124 <RadioSetModem+0xa0>)
 80190e2:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 80190e4:	4b0f      	ldr	r3, [pc, #60]	; (8019124 <RadioSetModem+0xa0>)
 80190e6:	7b5b      	ldrb	r3, [r3, #13]
 80190e8:	4618      	mov	r0, r3
 80190ea:	f000 ff91 	bl	801a010 <RadioSetPublicNetwork>
        }
        break;
 80190ee:	e014      	b.n	801911a <RadioSetModem+0x96>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80190f0:	2002      	movs	r0, #2
 80190f2:	f002 fa21 	bl	801b538 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80190f6:	4b0b      	ldr	r3, [pc, #44]	; (8019124 <RadioSetModem+0xa0>)
 80190f8:	2200      	movs	r2, #0
 80190fa:	735a      	strb	r2, [r3, #13]
        break;
 80190fc:	e00e      	b.n	801911c <RadioSetModem+0x98>
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80190fe:	2002      	movs	r0, #2
 8019100:	f002 fa1a 	bl	801b538 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019104:	4b07      	ldr	r3, [pc, #28]	; (8019124 <RadioSetModem+0xa0>)
 8019106:	2200      	movs	r2, #0
 8019108:	735a      	strb	r2, [r3, #13]
        break;
 801910a:	e007      	b.n	801911c <RadioSetModem+0x98>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801910c:	2000      	movs	r0, #0
 801910e:	f002 fa13 	bl	801b538 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019112:	4b04      	ldr	r3, [pc, #16]	; (8019124 <RadioSetModem+0xa0>)
 8019114:	2200      	movs	r2, #0
 8019116:	735a      	strb	r2, [r3, #13]
        break;
 8019118:	e000      	b.n	801911c <RadioSetModem+0x98>
        break;
 801911a:	bf00      	nop
    }
}
 801911c:	bf00      	nop
 801911e:	3708      	adds	r7, #8
 8019120:	46bd      	mov	sp, r7
 8019122:	bd80      	pop	{r7, pc}
 8019124:	20003da0 	.word	0x20003da0

08019128 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8019128:	b580      	push	{r7, lr}
 801912a:	b082      	sub	sp, #8
 801912c:	af00      	add	r7, sp, #0
 801912e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8019130:	6878      	ldr	r0, [r7, #4]
 8019132:	f002 f9bb 	bl	801b4ac <SUBGRF_SetRfFrequency>
}
 8019136:	bf00      	nop
 8019138:	3708      	adds	r7, #8
 801913a:	46bd      	mov	sp, r7
 801913c:	bd80      	pop	{r7, pc}

0801913e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801913e:	b580      	push	{r7, lr}
 8019140:	b090      	sub	sp, #64	; 0x40
 8019142:	af0a      	add	r7, sp, #40	; 0x28
 8019144:	60f8      	str	r0, [r7, #12]
 8019146:	60b9      	str	r1, [r7, #8]
 8019148:	603b      	str	r3, [r7, #0]
 801914a:	4613      	mov	r3, r2
 801914c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801914e:	2301      	movs	r3, #1
 8019150:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8019152:	2300      	movs	r3, #0
 8019154:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8019156:	2300      	movs	r3, #0
 8019158:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801915a:	f000 fdfe 	bl	8019d5a <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801915e:	2000      	movs	r0, #0
 8019160:	f7ff ff90 	bl	8019084 <RadioSetModem>

    RadioSetChannel( freq );
 8019164:	68f8      	ldr	r0, [r7, #12]
 8019166:	f7ff ffdf 	bl	8019128 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801916a:	2301      	movs	r3, #1
 801916c:	9309      	str	r3, [sp, #36]	; 0x24
 801916e:	2300      	movs	r3, #0
 8019170:	9308      	str	r3, [sp, #32]
 8019172:	2300      	movs	r3, #0
 8019174:	9307      	str	r3, [sp, #28]
 8019176:	2300      	movs	r3, #0
 8019178:	9306      	str	r3, [sp, #24]
 801917a:	2300      	movs	r3, #0
 801917c:	9305      	str	r3, [sp, #20]
 801917e:	2300      	movs	r3, #0
 8019180:	9304      	str	r3, [sp, #16]
 8019182:	2300      	movs	r3, #0
 8019184:	9303      	str	r3, [sp, #12]
 8019186:	2300      	movs	r3, #0
 8019188:	9302      	str	r3, [sp, #8]
 801918a:	2303      	movs	r3, #3
 801918c:	9301      	str	r3, [sp, #4]
 801918e:	68bb      	ldr	r3, [r7, #8]
 8019190:	9300      	str	r3, [sp, #0]
 8019192:	2300      	movs	r3, #0
 8019194:	f44f 7216 	mov.w	r2, #600	; 0x258
 8019198:	68b9      	ldr	r1, [r7, #8]
 801919a:	2000      	movs	r0, #0
 801919c:	f000 f840 	bl	8019220 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80191a0:	2000      	movs	r0, #0
 80191a2:	f000 fde1 	bl	8019d68 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80191a6:	f000 ff61 	bl	801a06c <RadioGetWakeupTime>
 80191aa:	4603      	mov	r3, r0
 80191ac:	4618      	mov	r0, r3
 80191ae:	f7e8 fcfa 	bl	8001ba6 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80191b2:	f003 ff7d 	bl	801d0b0 <UTIL_TIMER_GetCurrentTime>
 80191b6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80191b8:	e00d      	b.n	80191d6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80191ba:	2000      	movs	r0, #0
 80191bc:	f000 fea6 	bl	8019f0c <RadioRssi>
 80191c0:	4603      	mov	r3, r0
 80191c2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80191c4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80191c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80191cc:	429a      	cmp	r2, r3
 80191ce:	dd02      	ble.n	80191d6 <RadioIsChannelFree+0x98>
        {
            status = false;
 80191d0:	2300      	movs	r3, #0
 80191d2:	75fb      	strb	r3, [r7, #23]
            break;
 80191d4:	e006      	b.n	80191e4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80191d6:	6938      	ldr	r0, [r7, #16]
 80191d8:	f003 ff7c 	bl	801d0d4 <UTIL_TIMER_GetElapsedTime>
 80191dc:	4602      	mov	r2, r0
 80191de:	683b      	ldr	r3, [r7, #0]
 80191e0:	4293      	cmp	r3, r2
 80191e2:	d8ea      	bhi.n	80191ba <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 80191e4:	f000 fdb9 	bl	8019d5a <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 80191e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80191ea:	4618      	mov	r0, r3
 80191ec:	3718      	adds	r7, #24
 80191ee:	46bd      	mov	sp, r7
 80191f0:	bd80      	pop	{r7, pc}

080191f2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80191f2:	b580      	push	{r7, lr}
 80191f4:	b082      	sub	sp, #8
 80191f6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80191f8:	2300      	movs	r3, #0
 80191fa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 80191fc:	2001      	movs	r0, #1
 80191fe:	f7ff ff41 	bl	8019084 <RadioSetModem>

    // Disable LoRa modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019202:	2300      	movs	r3, #0
 8019204:	2200      	movs	r2, #0
 8019206:	2100      	movs	r1, #0
 8019208:	2000      	movs	r0, #0
 801920a:	f002 f8f3 	bl	801b3f4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801920e:	f001 fea8 	bl	801af62 <SUBGRF_GetRandom>
 8019212:	6078      	str	r0, [r7, #4]

    return rnd;
 8019214:	687b      	ldr	r3, [r7, #4]
}
 8019216:	4618      	mov	r0, r3
 8019218:	3708      	adds	r7, #8
 801921a:	46bd      	mov	sp, r7
 801921c:	bd80      	pop	{r7, pc}
	...

08019220 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8019220:	b580      	push	{r7, lr}
 8019222:	b08a      	sub	sp, #40	; 0x28
 8019224:	af00      	add	r7, sp, #0
 8019226:	60b9      	str	r1, [r7, #8]
 8019228:	607a      	str	r2, [r7, #4]
 801922a:	461a      	mov	r2, r3
 801922c:	4603      	mov	r3, r0
 801922e:	73fb      	strb	r3, [r7, #15]
 8019230:	4613      	mov	r3, r2
 8019232:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8019234:	4abd      	ldr	r2, [pc, #756]	; (801952c <RadioSetRxConfig+0x30c>)
 8019236:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801923a:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801923c:	f002 fef9 	bl	801c032 <RFW_DeInit>
    if( rxContinuous == true )
 8019240:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8019244:	2b00      	cmp	r3, #0
 8019246:	d001      	beq.n	801924c <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8019248:	2300      	movs	r3, #0
 801924a:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801924c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8019250:	2b00      	cmp	r3, #0
 8019252:	d004      	beq.n	801925e <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8019254:	4ab6      	ldr	r2, [pc, #728]	; (8019530 <RadioSetRxConfig+0x310>)
 8019256:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801925a:	7013      	strb	r3, [r2, #0]
 801925c:	e002      	b.n	8019264 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801925e:	4bb4      	ldr	r3, [pc, #720]	; (8019530 <RadioSetRxConfig+0x310>)
 8019260:	22ff      	movs	r2, #255	; 0xff
 8019262:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8019264:	7bfb      	ldrb	r3, [r7, #15]
 8019266:	2b04      	cmp	r3, #4
 8019268:	d009      	beq.n	801927e <RadioSetRxConfig+0x5e>
 801926a:	2b04      	cmp	r3, #4
 801926c:	f300 81da 	bgt.w	8019624 <RadioSetRxConfig+0x404>
 8019270:	2b00      	cmp	r3, #0
 8019272:	f000 80bf 	beq.w	80193f4 <RadioSetRxConfig+0x1d4>
 8019276:	2b01      	cmp	r3, #1
 8019278:	f000 812c 	beq.w	80194d4 <RadioSetRxConfig+0x2b4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801927c:	e1d2      	b.n	8019624 <RadioSetRxConfig+0x404>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801927e:	2001      	movs	r0, #1
 8019280:	f001 ffb4 	bl	801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019284:	4ba9      	ldr	r3, [pc, #676]	; (801952c <RadioSetRxConfig+0x30c>)
 8019286:	2200      	movs	r2, #0
 8019288:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801928c:	4aa7      	ldr	r2, [pc, #668]	; (801952c <RadioSetRxConfig+0x30c>)
 801928e:	687b      	ldr	r3, [r7, #4]
 8019290:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8019292:	4ba6      	ldr	r3, [pc, #664]	; (801952c <RadioSetRxConfig+0x30c>)
 8019294:	2209      	movs	r2, #9
 8019296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801929a:	4ba4      	ldr	r3, [pc, #656]	; (801952c <RadioSetRxConfig+0x30c>)
 801929c:	f44f 7248 	mov.w	r2, #800	; 0x320
 80192a0:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80192a2:	68b8      	ldr	r0, [r7, #8]
 80192a4:	f002 fdf8 	bl	801be98 <SUBGRF_GetFskBandwidthRegValue>
 80192a8:	4603      	mov	r3, r0
 80192aa:	461a      	mov	r2, r3
 80192ac:	4b9f      	ldr	r3, [pc, #636]	; (801952c <RadioSetRxConfig+0x30c>)
 80192ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80192b2:	4b9e      	ldr	r3, [pc, #632]	; (801952c <RadioSetRxConfig+0x30c>)
 80192b4:	2200      	movs	r2, #0
 80192b6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80192b8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80192ba:	00db      	lsls	r3, r3, #3
 80192bc:	b29a      	uxth	r2, r3
 80192be:	4b9b      	ldr	r3, [pc, #620]	; (801952c <RadioSetRxConfig+0x30c>)
 80192c0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80192c2:	4b9a      	ldr	r3, [pc, #616]	; (801952c <RadioSetRxConfig+0x30c>)
 80192c4:	2200      	movs	r2, #0
 80192c6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80192c8:	4b98      	ldr	r3, [pc, #608]	; (801952c <RadioSetRxConfig+0x30c>)
 80192ca:	2210      	movs	r2, #16
 80192cc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80192ce:	4b97      	ldr	r3, [pc, #604]	; (801952c <RadioSetRxConfig+0x30c>)
 80192d0:	2200      	movs	r2, #0
 80192d2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80192d4:	4b95      	ldr	r3, [pc, #596]	; (801952c <RadioSetRxConfig+0x30c>)
 80192d6:	2200      	movs	r2, #0
 80192d8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80192da:	4b95      	ldr	r3, [pc, #596]	; (8019530 <RadioSetRxConfig+0x310>)
 80192dc:	781a      	ldrb	r2, [r3, #0]
 80192de:	4b93      	ldr	r3, [pc, #588]	; (801952c <RadioSetRxConfig+0x30c>)
 80192e0:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80192e2:	4b92      	ldr	r3, [pc, #584]	; (801952c <RadioSetRxConfig+0x30c>)
 80192e4:	2201      	movs	r2, #1
 80192e6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80192e8:	4b90      	ldr	r3, [pc, #576]	; (801952c <RadioSetRxConfig+0x30c>)
 80192ea:	2200      	movs	r2, #0
 80192ec:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80192ee:	2004      	movs	r0, #4
 80192f0:	f7ff fec8 	bl	8019084 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80192f4:	488f      	ldr	r0, [pc, #572]	; (8019534 <RadioSetRxConfig+0x314>)
 80192f6:	f002 f9ab 	bl	801b650 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80192fa:	488f      	ldr	r0, [pc, #572]	; (8019538 <RadioSetRxConfig+0x318>)
 80192fc:	f002 fa7a 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019300:	4a8e      	ldr	r2, [pc, #568]	; (801953c <RadioSetRxConfig+0x31c>)
 8019302:	f107 031c 	add.w	r3, r7, #28
 8019306:	e892 0003 	ldmia.w	r2, {r0, r1}
 801930a:	e883 0003 	stmia.w	r3, {r0, r1}
 801930e:	f107 031c 	add.w	r3, r7, #28
 8019312:	4618      	mov	r0, r3
 8019314:	f001 fda3 	bl	801ae5e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019318:	f240 10ff 	movw	r0, #511	; 0x1ff
 801931c:	f001 fdee 	bl	801aefc <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8019320:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8019324:	f000 fe11 	bl	8019f4a <RadioRead>
 8019328:	4603      	mov	r3, r0
 801932a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801932e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019332:	f023 0310 	bic.w	r3, r3, #16
 8019336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801933a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801933e:	4619      	mov	r1, r3
 8019340:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8019344:	f000 fdef 	bl	8019f26 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8019348:	2104      	movs	r1, #4
 801934a:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801934e:	f000 fdea 	bl	8019f26 <RadioWrite>
            modReg= RadioRead(0x89b);
 8019352:	f640 009b 	movw	r0, #2203	; 0x89b
 8019356:	f000 fdf8 	bl	8019f4a <RadioRead>
 801935a:	4603      	mov	r3, r0
 801935c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8019360:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019364:	f023 031c 	bic.w	r3, r3, #28
 8019368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801936c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019370:	f043 0308 	orr.w	r3, r3, #8
 8019374:	b2db      	uxtb	r3, r3
 8019376:	4619      	mov	r1, r3
 8019378:	f640 009b 	movw	r0, #2203	; 0x89b
 801937c:	f000 fdd3 	bl	8019f26 <RadioWrite>
            modReg= RadioRead(0x6d1);
 8019380:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8019384:	f000 fde1 	bl	8019f4a <RadioRead>
 8019388:	4603      	mov	r3, r0
 801938a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801938e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019392:	f023 0318 	bic.w	r3, r3, #24
 8019396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801939a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801939e:	f043 0318 	orr.w	r3, r3, #24
 80193a2:	b2db      	uxtb	r3, r3
 80193a4:	4619      	mov	r1, r3
 80193a6:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80193aa:	f000 fdbc 	bl	8019f26 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80193ae:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80193b2:	f000 fdca 	bl	8019f4a <RadioRead>
 80193b6:	4603      	mov	r3, r0
 80193b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80193bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80193c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80193c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193cc:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80193d0:	b2db      	uxtb	r3, r3
 80193d2:	4619      	mov	r1, r3
 80193d4:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80193d8:	f000 fda5 	bl	8019f26 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80193dc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80193de:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80193e2:	fb02 f303 	mul.w	r3, r2, r3
 80193e6:	461a      	mov	r2, r3
 80193e8:	687b      	ldr	r3, [r7, #4]
 80193ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80193ee:	4a4f      	ldr	r2, [pc, #316]	; (801952c <RadioSetRxConfig+0x30c>)
 80193f0:	6093      	str	r3, [r2, #8]
            break;
 80193f2:	e118      	b.n	8019626 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80193f4:	2000      	movs	r0, #0
 80193f6:	f001 fef9 	bl	801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80193fa:	4b4c      	ldr	r3, [pc, #304]	; (801952c <RadioSetRxConfig+0x30c>)
 80193fc:	2200      	movs	r2, #0
 80193fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019402:	4a4a      	ldr	r2, [pc, #296]	; (801952c <RadioSetRxConfig+0x30c>)
 8019404:	687b      	ldr	r3, [r7, #4]
 8019406:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019408:	4b48      	ldr	r3, [pc, #288]	; (801952c <RadioSetRxConfig+0x30c>)
 801940a:	220b      	movs	r2, #11
 801940c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019410:	68b8      	ldr	r0, [r7, #8]
 8019412:	f002 fd41 	bl	801be98 <SUBGRF_GetFskBandwidthRegValue>
 8019416:	4603      	mov	r3, r0
 8019418:	461a      	mov	r2, r3
 801941a:	4b44      	ldr	r3, [pc, #272]	; (801952c <RadioSetRxConfig+0x30c>)
 801941c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019420:	4b42      	ldr	r3, [pc, #264]	; (801952c <RadioSetRxConfig+0x30c>)
 8019422:	2200      	movs	r2, #0
 8019424:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019426:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019428:	00db      	lsls	r3, r3, #3
 801942a:	b29a      	uxth	r2, r3
 801942c:	4b3f      	ldr	r3, [pc, #252]	; (801952c <RadioSetRxConfig+0x30c>)
 801942e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019430:	4b3e      	ldr	r3, [pc, #248]	; (801952c <RadioSetRxConfig+0x30c>)
 8019432:	2204      	movs	r2, #4
 8019434:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8019436:	4b3d      	ldr	r3, [pc, #244]	; (801952c <RadioSetRxConfig+0x30c>)
 8019438:	2218      	movs	r2, #24
 801943a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801943c:	4b3b      	ldr	r3, [pc, #236]	; (801952c <RadioSetRxConfig+0x30c>)
 801943e:	2200      	movs	r2, #0
 8019440:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019442:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8019446:	f083 0301 	eor.w	r3, r3, #1
 801944a:	b2db      	uxtb	r3, r3
 801944c:	461a      	mov	r2, r3
 801944e:	4b37      	ldr	r3, [pc, #220]	; (801952c <RadioSetRxConfig+0x30c>)
 8019450:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8019452:	4b37      	ldr	r3, [pc, #220]	; (8019530 <RadioSetRxConfig+0x310>)
 8019454:	781a      	ldrb	r2, [r3, #0]
 8019456:	4b35      	ldr	r3, [pc, #212]	; (801952c <RadioSetRxConfig+0x30c>)
 8019458:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801945a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801945e:	2b00      	cmp	r3, #0
 8019460:	d003      	beq.n	801946a <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019462:	4b32      	ldr	r3, [pc, #200]	; (801952c <RadioSetRxConfig+0x30c>)
 8019464:	22f2      	movs	r2, #242	; 0xf2
 8019466:	75da      	strb	r2, [r3, #23]
 8019468:	e002      	b.n	8019470 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801946a:	4b30      	ldr	r3, [pc, #192]	; (801952c <RadioSetRxConfig+0x30c>)
 801946c:	2201      	movs	r2, #1
 801946e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8019470:	4b2e      	ldr	r3, [pc, #184]	; (801952c <RadioSetRxConfig+0x30c>)
 8019472:	2201      	movs	r2, #1
 8019474:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019476:	f000 fc70 	bl	8019d5a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801947a:	4b2c      	ldr	r3, [pc, #176]	; (801952c <RadioSetRxConfig+0x30c>)
 801947c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8019480:	2b00      	cmp	r3, #0
 8019482:	bf14      	ite	ne
 8019484:	2301      	movne	r3, #1
 8019486:	2300      	moveq	r3, #0
 8019488:	b2db      	uxtb	r3, r3
 801948a:	4618      	mov	r0, r3
 801948c:	f7ff fdfa 	bl	8019084 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019490:	4828      	ldr	r0, [pc, #160]	; (8019534 <RadioSetRxConfig+0x314>)
 8019492:	f002 f8dd 	bl	801b650 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019496:	4828      	ldr	r0, [pc, #160]	; (8019538 <RadioSetRxConfig+0x318>)
 8019498:	f002 f9ac 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801949c:	4a28      	ldr	r2, [pc, #160]	; (8019540 <RadioSetRxConfig+0x320>)
 801949e:	f107 0314 	add.w	r3, r7, #20
 80194a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80194a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80194aa:	f107 0314 	add.w	r3, r7, #20
 80194ae:	4618      	mov	r0, r3
 80194b0:	f001 fcd5 	bl	801ae5e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80194b4:	f240 10ff 	movw	r0, #511	; 0x1ff
 80194b8:	f001 fd20 	bl	801aefc <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80194bc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80194be:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80194c2:	fb02 f303 	mul.w	r3, r2, r3
 80194c6:	461a      	mov	r2, r3
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80194ce:	4a17      	ldr	r2, [pc, #92]	; (801952c <RadioSetRxConfig+0x30c>)
 80194d0:	6093      	str	r3, [r2, #8]
            break;
 80194d2:	e0a8      	b.n	8019626 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80194d4:	2000      	movs	r0, #0
 80194d6:	f001 fe89 	bl	801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80194da:	4b14      	ldr	r3, [pc, #80]	; (801952c <RadioSetRxConfig+0x30c>)
 80194dc:	2201      	movs	r2, #1
 80194de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	b2da      	uxtb	r2, r3
 80194e6:	4b11      	ldr	r3, [pc, #68]	; (801952c <RadioSetRxConfig+0x30c>)
 80194e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80194ec:	4a15      	ldr	r2, [pc, #84]	; (8019544 <RadioSetRxConfig+0x324>)
 80194ee:	68bb      	ldr	r3, [r7, #8]
 80194f0:	4413      	add	r3, r2
 80194f2:	781a      	ldrb	r2, [r3, #0]
 80194f4:	4b0d      	ldr	r3, [pc, #52]	; (801952c <RadioSetRxConfig+0x30c>)
 80194f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80194fa:	4a0c      	ldr	r2, [pc, #48]	; (801952c <RadioSetRxConfig+0x30c>)
 80194fc:	7bbb      	ldrb	r3, [r7, #14]
 80194fe:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019502:	68bb      	ldr	r3, [r7, #8]
 8019504:	2b00      	cmp	r3, #0
 8019506:	d105      	bne.n	8019514 <RadioSetRxConfig+0x2f4>
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	2b0b      	cmp	r3, #11
 801950c:	d008      	beq.n	8019520 <RadioSetRxConfig+0x300>
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	2b0c      	cmp	r3, #12
 8019512:	d005      	beq.n	8019520 <RadioSetRxConfig+0x300>
 8019514:	68bb      	ldr	r3, [r7, #8]
 8019516:	2b01      	cmp	r3, #1
 8019518:	d116      	bne.n	8019548 <RadioSetRxConfig+0x328>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801951a:	687b      	ldr	r3, [r7, #4]
 801951c:	2b0c      	cmp	r3, #12
 801951e:	d113      	bne.n	8019548 <RadioSetRxConfig+0x328>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019520:	4b02      	ldr	r3, [pc, #8]	; (801952c <RadioSetRxConfig+0x30c>)
 8019522:	2201      	movs	r2, #1
 8019524:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8019528:	e012      	b.n	8019550 <RadioSetRxConfig+0x330>
 801952a:	bf00      	nop
 801952c:	20003da0 	.word	0x20003da0
 8019530:	20000104 	.word	0x20000104
 8019534:	20003dd8 	.word	0x20003dd8
 8019538:	20003dae 	.word	0x20003dae
 801953c:	0801df90 	.word	0x0801df90
 8019540:	0801df98 	.word	0x0801df98
 8019544:	0801e5e4 	.word	0x0801e5e4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8019548:	4b39      	ldr	r3, [pc, #228]	; (8019630 <RadioSetRxConfig+0x410>)
 801954a:	2200      	movs	r2, #0
 801954c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019550:	4b37      	ldr	r3, [pc, #220]	; (8019630 <RadioSetRxConfig+0x410>)
 8019552:	2201      	movs	r2, #1
 8019554:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019556:	4b36      	ldr	r3, [pc, #216]	; (8019630 <RadioSetRxConfig+0x410>)
 8019558:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801955c:	2b05      	cmp	r3, #5
 801955e:	d004      	beq.n	801956a <RadioSetRxConfig+0x34a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019560:	4b33      	ldr	r3, [pc, #204]	; (8019630 <RadioSetRxConfig+0x410>)
 8019562:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019566:	2b06      	cmp	r3, #6
 8019568:	d10a      	bne.n	8019580 <RadioSetRxConfig+0x360>
                if( preambleLen < 12 )
 801956a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801956c:	2b0b      	cmp	r3, #11
 801956e:	d803      	bhi.n	8019578 <RadioSetRxConfig+0x358>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019570:	4b2f      	ldr	r3, [pc, #188]	; (8019630 <RadioSetRxConfig+0x410>)
 8019572:	220c      	movs	r2, #12
 8019574:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019576:	e006      	b.n	8019586 <RadioSetRxConfig+0x366>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019578:	4a2d      	ldr	r2, [pc, #180]	; (8019630 <RadioSetRxConfig+0x410>)
 801957a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801957c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801957e:	e002      	b.n	8019586 <RadioSetRxConfig+0x366>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019580:	4a2b      	ldr	r2, [pc, #172]	; (8019630 <RadioSetRxConfig+0x410>)
 8019582:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019584:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019586:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801958a:	4b29      	ldr	r3, [pc, #164]	; (8019630 <RadioSetRxConfig+0x410>)
 801958c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801958e:	4b29      	ldr	r3, [pc, #164]	; (8019634 <RadioSetRxConfig+0x414>)
 8019590:	781a      	ldrb	r2, [r3, #0]
 8019592:	4b27      	ldr	r3, [pc, #156]	; (8019630 <RadioSetRxConfig+0x410>)
 8019594:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019596:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801959a:	4b25      	ldr	r3, [pc, #148]	; (8019630 <RadioSetRxConfig+0x410>)
 801959c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80195a0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80195a4:	4b22      	ldr	r3, [pc, #136]	; (8019630 <RadioSetRxConfig+0x410>)
 80195a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80195aa:	f000 fbd6 	bl	8019d5a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80195ae:	4b20      	ldr	r3, [pc, #128]	; (8019630 <RadioSetRxConfig+0x410>)
 80195b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80195b4:	2b00      	cmp	r3, #0
 80195b6:	bf14      	ite	ne
 80195b8:	2301      	movne	r3, #1
 80195ba:	2300      	moveq	r3, #0
 80195bc:	b2db      	uxtb	r3, r3
 80195be:	4618      	mov	r0, r3
 80195c0:	f7ff fd60 	bl	8019084 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80195c4:	481c      	ldr	r0, [pc, #112]	; (8019638 <RadioSetRxConfig+0x418>)
 80195c6:	f002 f843 	bl	801b650 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80195ca:	481c      	ldr	r0, [pc, #112]	; (801963c <RadioSetRxConfig+0x41c>)
 80195cc:	f002 f912 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80195d0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80195d2:	b2db      	uxtb	r3, r3
 80195d4:	4618      	mov	r0, r3
 80195d6:	f001 fe18 	bl	801b20a <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80195da:	4b15      	ldr	r3, [pc, #84]	; (8019630 <RadioSetRxConfig+0x410>)
 80195dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80195e0:	2b01      	cmp	r3, #1
 80195e2:	d10d      	bne.n	8019600 <RadioSetRxConfig+0x3e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 80195e4:	f240 7036 	movw	r0, #1846	; 0x736
 80195e8:	f002 fa60 	bl	801baac <SUBGRF_ReadRegister>
 80195ec:	4603      	mov	r3, r0
 80195ee:	f023 0304 	bic.w	r3, r3, #4
 80195f2:	b2db      	uxtb	r3, r3
 80195f4:	4619      	mov	r1, r3
 80195f6:	f240 7036 	movw	r0, #1846	; 0x736
 80195fa:	f002 fa43 	bl	801ba84 <SUBGRF_WriteRegister>
 80195fe:	e00c      	b.n	801961a <RadioSetRxConfig+0x3fa>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8019600:	f240 7036 	movw	r0, #1846	; 0x736
 8019604:	f002 fa52 	bl	801baac <SUBGRF_ReadRegister>
 8019608:	4603      	mov	r3, r0
 801960a:	f043 0304 	orr.w	r3, r3, #4
 801960e:	b2db      	uxtb	r3, r3
 8019610:	4619      	mov	r1, r3
 8019612:	f240 7036 	movw	r0, #1846	; 0x736
 8019616:	f002 fa35 	bl	801ba84 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801961a:	4b05      	ldr	r3, [pc, #20]	; (8019630 <RadioSetRxConfig+0x410>)
 801961c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019620:	609a      	str	r2, [r3, #8]
            break;
 8019622:	e000      	b.n	8019626 <RadioSetRxConfig+0x406>
            break;
 8019624:	bf00      	nop
    }
}
 8019626:	bf00      	nop
 8019628:	3728      	adds	r7, #40	; 0x28
 801962a:	46bd      	mov	sp, r7
 801962c:	bd80      	pop	{r7, pc}
 801962e:	bf00      	nop
 8019630:	20003da0 	.word	0x20003da0
 8019634:	20000104 	.word	0x20000104
 8019638:	20003dd8 	.word	0x20003dd8
 801963c:	20003dae 	.word	0x20003dae

08019640 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8019640:	b580      	push	{r7, lr}
 8019642:	b086      	sub	sp, #24
 8019644:	af00      	add	r7, sp, #0
 8019646:	60ba      	str	r2, [r7, #8]
 8019648:	607b      	str	r3, [r7, #4]
 801964a:	4603      	mov	r3, r0
 801964c:	73fb      	strb	r3, [r7, #15]
 801964e:	460b      	mov	r3, r1
 8019650:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8019652:	f002 fcee 	bl	801c032 <RFW_DeInit>
    switch( modem )
 8019656:	7bfb      	ldrb	r3, [r7, #15]
 8019658:	2b03      	cmp	r3, #3
 801965a:	f000 80d7 	beq.w	801980c <RadioSetTxConfig+0x1cc>
 801965e:	2b03      	cmp	r3, #3
 8019660:	f300 80e6 	bgt.w	8019830 <RadioSetTxConfig+0x1f0>
 8019664:	2b00      	cmp	r3, #0
 8019666:	d002      	beq.n	801966e <RadioSetTxConfig+0x2e>
 8019668:	2b01      	cmp	r3, #1
 801966a:	d061      	beq.n	8019730 <RadioSetTxConfig+0xf0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;

        default:
            break;
 801966c:	e0e0      	b.n	8019830 <RadioSetTxConfig+0x1f0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801966e:	4b7c      	ldr	r3, [pc, #496]	; (8019860 <RadioSetTxConfig+0x220>)
 8019670:	2200      	movs	r2, #0
 8019672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8019676:	4a7a      	ldr	r2, [pc, #488]	; (8019860 <RadioSetTxConfig+0x220>)
 8019678:	6a3b      	ldr	r3, [r7, #32]
 801967a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801967c:	4b78      	ldr	r3, [pc, #480]	; (8019860 <RadioSetTxConfig+0x220>)
 801967e:	220b      	movs	r2, #11
 8019680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019684:	6878      	ldr	r0, [r7, #4]
 8019686:	f002 fc07 	bl	801be98 <SUBGRF_GetFskBandwidthRegValue>
 801968a:	4603      	mov	r3, r0
 801968c:	461a      	mov	r2, r3
 801968e:	4b74      	ldr	r3, [pc, #464]	; (8019860 <RadioSetTxConfig+0x220>)
 8019690:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8019694:	4a72      	ldr	r2, [pc, #456]	; (8019860 <RadioSetTxConfig+0x220>)
 8019696:	68bb      	ldr	r3, [r7, #8]
 8019698:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801969a:	4b71      	ldr	r3, [pc, #452]	; (8019860 <RadioSetTxConfig+0x220>)
 801969c:	2200      	movs	r2, #0
 801969e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80196a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80196a2:	00db      	lsls	r3, r3, #3
 80196a4:	b29a      	uxth	r2, r3
 80196a6:	4b6e      	ldr	r3, [pc, #440]	; (8019860 <RadioSetTxConfig+0x220>)
 80196a8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80196aa:	4b6d      	ldr	r3, [pc, #436]	; (8019860 <RadioSetTxConfig+0x220>)
 80196ac:	2204      	movs	r2, #4
 80196ae:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80196b0:	4b6b      	ldr	r3, [pc, #428]	; (8019860 <RadioSetTxConfig+0x220>)
 80196b2:	2218      	movs	r2, #24
 80196b4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80196b6:	4b6a      	ldr	r3, [pc, #424]	; (8019860 <RadioSetTxConfig+0x220>)
 80196b8:	2200      	movs	r2, #0
 80196ba:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80196bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80196c0:	f083 0301 	eor.w	r3, r3, #1
 80196c4:	b2db      	uxtb	r3, r3
 80196c6:	461a      	mov	r2, r3
 80196c8:	4b65      	ldr	r3, [pc, #404]	; (8019860 <RadioSetTxConfig+0x220>)
 80196ca:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80196cc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	d003      	beq.n	80196dc <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80196d4:	4b62      	ldr	r3, [pc, #392]	; (8019860 <RadioSetTxConfig+0x220>)
 80196d6:	22f2      	movs	r2, #242	; 0xf2
 80196d8:	75da      	strb	r2, [r3, #23]
 80196da:	e002      	b.n	80196e2 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80196dc:	4b60      	ldr	r3, [pc, #384]	; (8019860 <RadioSetTxConfig+0x220>)
 80196de:	2201      	movs	r2, #1
 80196e0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80196e2:	4b5f      	ldr	r3, [pc, #380]	; (8019860 <RadioSetTxConfig+0x220>)
 80196e4:	2201      	movs	r2, #1
 80196e6:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80196e8:	f000 fb37 	bl	8019d5a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80196ec:	4b5c      	ldr	r3, [pc, #368]	; (8019860 <RadioSetTxConfig+0x220>)
 80196ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80196f2:	2b00      	cmp	r3, #0
 80196f4:	bf14      	ite	ne
 80196f6:	2301      	movne	r3, #1
 80196f8:	2300      	moveq	r3, #0
 80196fa:	b2db      	uxtb	r3, r3
 80196fc:	4618      	mov	r0, r3
 80196fe:	f7ff fcc1 	bl	8019084 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019702:	4858      	ldr	r0, [pc, #352]	; (8019864 <RadioSetTxConfig+0x224>)
 8019704:	f001 ffa4 	bl	801b650 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019708:	4857      	ldr	r0, [pc, #348]	; (8019868 <RadioSetTxConfig+0x228>)
 801970a:	f002 f873 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801970e:	4a57      	ldr	r2, [pc, #348]	; (801986c <RadioSetTxConfig+0x22c>)
 8019710:	f107 0310 	add.w	r3, r7, #16
 8019714:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019718:	e883 0003 	stmia.w	r3, {r0, r1}
 801971c:	f107 0310 	add.w	r3, r7, #16
 8019720:	4618      	mov	r0, r3
 8019722:	f001 fb9c 	bl	801ae5e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019726:	f240 10ff 	movw	r0, #511	; 0x1ff
 801972a:	f001 fbe7 	bl	801aefc <SUBGRF_SetWhiteningSeed>
            break;
 801972e:	e080      	b.n	8019832 <RadioSetTxConfig+0x1f2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019730:	4b4b      	ldr	r3, [pc, #300]	; (8019860 <RadioSetTxConfig+0x220>)
 8019732:	2201      	movs	r2, #1
 8019734:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8019738:	6a3b      	ldr	r3, [r7, #32]
 801973a:	b2da      	uxtb	r2, r3
 801973c:	4b48      	ldr	r3, [pc, #288]	; (8019860 <RadioSetTxConfig+0x220>)
 801973e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8019742:	4a4b      	ldr	r2, [pc, #300]	; (8019870 <RadioSetTxConfig+0x230>)
 8019744:	687b      	ldr	r3, [r7, #4]
 8019746:	4413      	add	r3, r2
 8019748:	781a      	ldrb	r2, [r3, #0]
 801974a:	4b45      	ldr	r3, [pc, #276]	; (8019860 <RadioSetTxConfig+0x220>)
 801974c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8019750:	4a43      	ldr	r2, [pc, #268]	; (8019860 <RadioSetTxConfig+0x220>)
 8019752:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019756:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801975a:	687b      	ldr	r3, [r7, #4]
 801975c:	2b00      	cmp	r3, #0
 801975e:	d105      	bne.n	801976c <RadioSetTxConfig+0x12c>
 8019760:	6a3b      	ldr	r3, [r7, #32]
 8019762:	2b0b      	cmp	r3, #11
 8019764:	d008      	beq.n	8019778 <RadioSetTxConfig+0x138>
 8019766:	6a3b      	ldr	r3, [r7, #32]
 8019768:	2b0c      	cmp	r3, #12
 801976a:	d005      	beq.n	8019778 <RadioSetTxConfig+0x138>
 801976c:	687b      	ldr	r3, [r7, #4]
 801976e:	2b01      	cmp	r3, #1
 8019770:	d107      	bne.n	8019782 <RadioSetTxConfig+0x142>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019772:	6a3b      	ldr	r3, [r7, #32]
 8019774:	2b0c      	cmp	r3, #12
 8019776:	d104      	bne.n	8019782 <RadioSetTxConfig+0x142>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019778:	4b39      	ldr	r3, [pc, #228]	; (8019860 <RadioSetTxConfig+0x220>)
 801977a:	2201      	movs	r2, #1
 801977c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8019780:	e003      	b.n	801978a <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8019782:	4b37      	ldr	r3, [pc, #220]	; (8019860 <RadioSetTxConfig+0x220>)
 8019784:	2200      	movs	r2, #0
 8019786:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801978a:	4b35      	ldr	r3, [pc, #212]	; (8019860 <RadioSetTxConfig+0x220>)
 801978c:	2201      	movs	r2, #1
 801978e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019790:	4b33      	ldr	r3, [pc, #204]	; (8019860 <RadioSetTxConfig+0x220>)
 8019792:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8019796:	2b05      	cmp	r3, #5
 8019798:	d004      	beq.n	80197a4 <RadioSetTxConfig+0x164>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801979a:	4b31      	ldr	r3, [pc, #196]	; (8019860 <RadioSetTxConfig+0x220>)
 801979c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80197a0:	2b06      	cmp	r3, #6
 80197a2:	d10a      	bne.n	80197ba <RadioSetTxConfig+0x17a>
                if( preambleLen < 12 )
 80197a4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80197a6:	2b0b      	cmp	r3, #11
 80197a8:	d803      	bhi.n	80197b2 <RadioSetTxConfig+0x172>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80197aa:	4b2d      	ldr	r3, [pc, #180]	; (8019860 <RadioSetTxConfig+0x220>)
 80197ac:	220c      	movs	r2, #12
 80197ae:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80197b0:	e006      	b.n	80197c0 <RadioSetTxConfig+0x180>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80197b2:	4a2b      	ldr	r2, [pc, #172]	; (8019860 <RadioSetTxConfig+0x220>)
 80197b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80197b6:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80197b8:	e002      	b.n	80197c0 <RadioSetTxConfig+0x180>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80197ba:	4a29      	ldr	r2, [pc, #164]	; (8019860 <RadioSetTxConfig+0x220>)
 80197bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80197be:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80197c0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80197c4:	4b26      	ldr	r3, [pc, #152]	; (8019860 <RadioSetTxConfig+0x220>)
 80197c6:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80197c8:	4b2a      	ldr	r3, [pc, #168]	; (8019874 <RadioSetTxConfig+0x234>)
 80197ca:	781a      	ldrb	r2, [r3, #0]
 80197cc:	4b24      	ldr	r3, [pc, #144]	; (8019860 <RadioSetTxConfig+0x220>)
 80197ce:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80197d0:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80197d4:	4b22      	ldr	r3, [pc, #136]	; (8019860 <RadioSetTxConfig+0x220>)
 80197d6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80197da:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80197de:	4b20      	ldr	r3, [pc, #128]	; (8019860 <RadioSetTxConfig+0x220>)
 80197e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80197e4:	f000 fab9 	bl	8019d5a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80197e8:	4b1d      	ldr	r3, [pc, #116]	; (8019860 <RadioSetTxConfig+0x220>)
 80197ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80197ee:	2b00      	cmp	r3, #0
 80197f0:	bf14      	ite	ne
 80197f2:	2301      	movne	r3, #1
 80197f4:	2300      	moveq	r3, #0
 80197f6:	b2db      	uxtb	r3, r3
 80197f8:	4618      	mov	r0, r3
 80197fa:	f7ff fc43 	bl	8019084 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80197fe:	4819      	ldr	r0, [pc, #100]	; (8019864 <RadioSetTxConfig+0x224>)
 8019800:	f001 ff26 	bl	801b650 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019804:	4818      	ldr	r0, [pc, #96]	; (8019868 <RadioSetTxConfig+0x228>)
 8019806:	f001 fff5 	bl	801b7f4 <SUBGRF_SetPacketParams>
            break;
 801980a:	e012      	b.n	8019832 <RadioSetTxConfig+0x1f2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801980c:	2003      	movs	r0, #3
 801980e:	f7ff fc39 	bl	8019084 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8019812:	4b13      	ldr	r3, [pc, #76]	; (8019860 <RadioSetTxConfig+0x220>)
 8019814:	2202      	movs	r2, #2
 8019816:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801981a:	4a11      	ldr	r2, [pc, #68]	; (8019860 <RadioSetTxConfig+0x220>)
 801981c:	6a3b      	ldr	r3, [r7, #32]
 801981e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019820:	4b0f      	ldr	r3, [pc, #60]	; (8019860 <RadioSetTxConfig+0x220>)
 8019822:	2216      	movs	r2, #22
 8019824:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019828:	480e      	ldr	r0, [pc, #56]	; (8019864 <RadioSetTxConfig+0x224>)
 801982a:	f001 ff11 	bl	801b650 <SUBGRF_SetModulationParams>
            break;
 801982e:	e000      	b.n	8019832 <RadioSetTxConfig+0x1f2>
            break;
 8019830:	bf00      	nop
    }



    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8019832:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019836:	4618      	mov	r0, r3
 8019838:	f002 fa40 	bl	801bcbc <SUBGRF_SetRfTxPower>
 801983c:	4603      	mov	r3, r0
 801983e:	461a      	mov	r2, r3
 8019840:	4b07      	ldr	r3, [pc, #28]	; (8019860 <RadioSetTxConfig+0x220>)
 8019842:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8019846:	4b06      	ldr	r3, [pc, #24]	; (8019860 <RadioSetTxConfig+0x220>)
 8019848:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801984c:	4618      	mov	r0, r3
 801984e:	f002 fc04 	bl	801c05a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8019852:	4a03      	ldr	r2, [pc, #12]	; (8019860 <RadioSetTxConfig+0x220>)
 8019854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019856:	6053      	str	r3, [r2, #4]
}
 8019858:	bf00      	nop
 801985a:	3718      	adds	r7, #24
 801985c:	46bd      	mov	sp, r7
 801985e:	bd80      	pop	{r7, pc}
 8019860:	20003da0 	.word	0x20003da0
 8019864:	20003dd8 	.word	0x20003dd8
 8019868:	20003dae 	.word	0x20003dae
 801986c:	0801df98 	.word	0x0801df98
 8019870:	0801e5e4 	.word	0x0801e5e4
 8019874:	20000104 	.word	0x20000104

08019878 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8019878:	b480      	push	{r7}
 801987a:	b083      	sub	sp, #12
 801987c:	af00      	add	r7, sp, #0
 801987e:	6078      	str	r0, [r7, #4]
    return true;
 8019880:	2301      	movs	r3, #1
}
 8019882:	4618      	mov	r0, r3
 8019884:	370c      	adds	r7, #12
 8019886:	46bd      	mov	sp, r7
 8019888:	bc80      	pop	{r7}
 801988a:	4770      	bx	lr

0801988c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801988c:	b480      	push	{r7}
 801988e:	b085      	sub	sp, #20
 8019890:	af00      	add	r7, sp, #0
 8019892:	4603      	mov	r3, r0
 8019894:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8019896:	2300      	movs	r3, #0
 8019898:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801989a:	79fb      	ldrb	r3, [r7, #7]
 801989c:	2b0a      	cmp	r3, #10
 801989e:	d83e      	bhi.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
 80198a0:	a201      	add	r2, pc, #4	; (adr r2, 80198a8 <RadioGetLoRaBandwidthInHz+0x1c>)
 80198a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80198a6:	bf00      	nop
 80198a8:	080198d5 	.word	0x080198d5
 80198ac:	080198e5 	.word	0x080198e5
 80198b0:	080198f5 	.word	0x080198f5
 80198b4:	08019905 	.word	0x08019905
 80198b8:	0801990d 	.word	0x0801990d
 80198bc:	08019913 	.word	0x08019913
 80198c0:	08019919 	.word	0x08019919
 80198c4:	0801991f 	.word	0x0801991f
 80198c8:	080198dd 	.word	0x080198dd
 80198cc:	080198ed 	.word	0x080198ed
 80198d0:	080198fd 	.word	0x080198fd
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80198d4:	f641 6384 	movw	r3, #7812	; 0x1e84
 80198d8:	60fb      	str	r3, [r7, #12]
        break;
 80198da:	e020      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80198dc:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80198e0:	60fb      	str	r3, [r7, #12]
        break;
 80198e2:	e01c      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80198e4:	f643 5309 	movw	r3, #15625	; 0x3d09
 80198e8:	60fb      	str	r3, [r7, #12]
        break;
 80198ea:	e018      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80198ec:	f245 1361 	movw	r3, #20833	; 0x5161
 80198f0:	60fb      	str	r3, [r7, #12]
        break;
 80198f2:	e014      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80198f4:	f647 2312 	movw	r3, #31250	; 0x7a12
 80198f8:	60fb      	str	r3, [r7, #12]
        break;
 80198fa:	e010      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80198fc:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8019900:	60fb      	str	r3, [r7, #12]
        break;
 8019902:	e00c      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8019904:	f24f 4324 	movw	r3, #62500	; 0xf424
 8019908:	60fb      	str	r3, [r7, #12]
        break;
 801990a:	e008      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801990c:	4b07      	ldr	r3, [pc, #28]	; (801992c <RadioGetLoRaBandwidthInHz+0xa0>)
 801990e:	60fb      	str	r3, [r7, #12]
        break;
 8019910:	e005      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8019912:	4b07      	ldr	r3, [pc, #28]	; (8019930 <RadioGetLoRaBandwidthInHz+0xa4>)
 8019914:	60fb      	str	r3, [r7, #12]
        break;
 8019916:	e002      	b.n	801991e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8019918:	4b06      	ldr	r3, [pc, #24]	; (8019934 <RadioGetLoRaBandwidthInHz+0xa8>)
 801991a:	60fb      	str	r3, [r7, #12]
        break;
 801991c:	bf00      	nop
    }

    return bandwidthInHz;
 801991e:	68fb      	ldr	r3, [r7, #12]
}
 8019920:	4618      	mov	r0, r3
 8019922:	3714      	adds	r7, #20
 8019924:	46bd      	mov	sp, r7
 8019926:	bc80      	pop	{r7}
 8019928:	4770      	bx	lr
 801992a:	bf00      	nop
 801992c:	0001e848 	.word	0x0001e848
 8019930:	0003d090 	.word	0x0003d090
 8019934:	0007a120 	.word	0x0007a120

08019938 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019938:	b480      	push	{r7}
 801993a:	b083      	sub	sp, #12
 801993c:	af00      	add	r7, sp, #0
 801993e:	6078      	str	r0, [r7, #4]
 8019940:	4608      	mov	r0, r1
 8019942:	4611      	mov	r1, r2
 8019944:	461a      	mov	r2, r3
 8019946:	4603      	mov	r3, r0
 8019948:	70fb      	strb	r3, [r7, #3]
 801994a:	460b      	mov	r3, r1
 801994c:	803b      	strh	r3, [r7, #0]
 801994e:	4613      	mov	r3, r2
 8019950:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8019952:	883b      	ldrh	r3, [r7, #0]
 8019954:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019956:	78ba      	ldrb	r2, [r7, #2]
 8019958:	f082 0201 	eor.w	r2, r2, #1
 801995c:	b2d2      	uxtb	r2, r2
 801995e:	2a00      	cmp	r2, #0
 8019960:	d001      	beq.n	8019966 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8019962:	2208      	movs	r2, #8
 8019964:	e000      	b.n	8019968 <RadioGetGfskTimeOnAirNumerator+0x30>
 8019966:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8019968:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801996a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801996e:	7c3b      	ldrb	r3, [r7, #16]
 8019970:	7d39      	ldrb	r1, [r7, #20]
 8019972:	2900      	cmp	r1, #0
 8019974:	d001      	beq.n	801997a <RadioGetGfskTimeOnAirNumerator+0x42>
 8019976:	2102      	movs	r1, #2
 8019978:	e000      	b.n	801997c <RadioGetGfskTimeOnAirNumerator+0x44>
 801997a:	2100      	movs	r1, #0
 801997c:	440b      	add	r3, r1
 801997e:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019980:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8019982:	4618      	mov	r0, r3
 8019984:	370c      	adds	r7, #12
 8019986:	46bd      	mov	sp, r7
 8019988:	bc80      	pop	{r7}
 801998a:	4770      	bx	lr

0801998c <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801998c:	b480      	push	{r7}
 801998e:	b08b      	sub	sp, #44	; 0x2c
 8019990:	af00      	add	r7, sp, #0
 8019992:	60f8      	str	r0, [r7, #12]
 8019994:	60b9      	str	r1, [r7, #8]
 8019996:	4611      	mov	r1, r2
 8019998:	461a      	mov	r2, r3
 801999a:	460b      	mov	r3, r1
 801999c:	71fb      	strb	r3, [r7, #7]
 801999e:	4613      	mov	r3, r2
 80199a0:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80199a2:	79fb      	ldrb	r3, [r7, #7]
 80199a4:	3304      	adds	r3, #4
 80199a6:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80199a8:	2300      	movs	r3, #0
 80199aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80199ae:	68bb      	ldr	r3, [r7, #8]
 80199b0:	2b05      	cmp	r3, #5
 80199b2:	d002      	beq.n	80199ba <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80199b4:	68bb      	ldr	r3, [r7, #8]
 80199b6:	2b06      	cmp	r3, #6
 80199b8:	d104      	bne.n	80199c4 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80199ba:	88bb      	ldrh	r3, [r7, #4]
 80199bc:	2b0b      	cmp	r3, #11
 80199be:	d801      	bhi.n	80199c4 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80199c0:	230c      	movs	r3, #12
 80199c2:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d105      	bne.n	80199d6 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80199ca:	68bb      	ldr	r3, [r7, #8]
 80199cc:	2b0b      	cmp	r3, #11
 80199ce:	d008      	beq.n	80199e2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80199d0:	68bb      	ldr	r3, [r7, #8]
 80199d2:	2b0c      	cmp	r3, #12
 80199d4:	d005      	beq.n	80199e2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	2b01      	cmp	r3, #1
 80199da:	d105      	bne.n	80199e8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80199dc:	68bb      	ldr	r3, [r7, #8]
 80199de:	2b0c      	cmp	r3, #12
 80199e0:	d102      	bne.n	80199e8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80199e2:	2301      	movs	r3, #1
 80199e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80199e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80199ec:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80199ee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80199f2:	2a00      	cmp	r2, #0
 80199f4:	d001      	beq.n	80199fa <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80199f6:	2210      	movs	r2, #16
 80199f8:	e000      	b.n	80199fc <RadioGetLoRaTimeOnAirNumerator+0x70>
 80199fa:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80199fc:	4413      	add	r3, r2
 80199fe:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8019a00:	68bb      	ldr	r3, [r7, #8]
 8019a02:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8019a04:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8019a06:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8019a0a:	2a00      	cmp	r2, #0
 8019a0c:	d001      	beq.n	8019a12 <RadioGetLoRaTimeOnAirNumerator+0x86>
 8019a0e:	2200      	movs	r2, #0
 8019a10:	e000      	b.n	8019a14 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8019a12:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8019a14:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019a16:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8019a18:	68bb      	ldr	r3, [r7, #8]
 8019a1a:	2b06      	cmp	r3, #6
 8019a1c:	d803      	bhi.n	8019a26 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8019a1e:	68bb      	ldr	r3, [r7, #8]
 8019a20:	009b      	lsls	r3, r3, #2
 8019a22:	623b      	str	r3, [r7, #32]
 8019a24:	e00e      	b.n	8019a44 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8019a26:	69fb      	ldr	r3, [r7, #28]
 8019a28:	3308      	adds	r3, #8
 8019a2a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8019a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	d004      	beq.n	8019a3e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8019a34:	68bb      	ldr	r3, [r7, #8]
 8019a36:	3b02      	subs	r3, #2
 8019a38:	009b      	lsls	r3, r3, #2
 8019a3a:	623b      	str	r3, [r7, #32]
 8019a3c:	e002      	b.n	8019a44 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8019a3e:	68bb      	ldr	r3, [r7, #8]
 8019a40:	009b      	lsls	r3, r3, #2
 8019a42:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8019a44:	69fb      	ldr	r3, [r7, #28]
 8019a46:	2b00      	cmp	r3, #0
 8019a48:	da01      	bge.n	8019a4e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8019a4a:	2300      	movs	r3, #0
 8019a4c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8019a4e:	69fa      	ldr	r2, [r7, #28]
 8019a50:	6a3b      	ldr	r3, [r7, #32]
 8019a52:	4413      	add	r3, r2
 8019a54:	1e5a      	subs	r2, r3, #1
 8019a56:	6a3b      	ldr	r3, [r7, #32]
 8019a58:	fb92 f3f3 	sdiv	r3, r2, r3
 8019a5c:	697a      	ldr	r2, [r7, #20]
 8019a5e:	fb03 f202 	mul.w	r2, r3, r2
 8019a62:	88bb      	ldrh	r3, [r7, #4]
 8019a64:	4413      	add	r3, r2
    int32_t intermediate =
 8019a66:	330c      	adds	r3, #12
 8019a68:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8019a6a:	68bb      	ldr	r3, [r7, #8]
 8019a6c:	2b06      	cmp	r3, #6
 8019a6e:	d802      	bhi.n	8019a76 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8019a70:	69bb      	ldr	r3, [r7, #24]
 8019a72:	3302      	adds	r3, #2
 8019a74:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8019a76:	69bb      	ldr	r3, [r7, #24]
 8019a78:	009b      	lsls	r3, r3, #2
 8019a7a:	1c5a      	adds	r2, r3, #1
 8019a7c:	68bb      	ldr	r3, [r7, #8]
 8019a7e:	3b02      	subs	r3, #2
 8019a80:	fa02 f303 	lsl.w	r3, r2, r3
}
 8019a84:	4618      	mov	r0, r3
 8019a86:	372c      	adds	r7, #44	; 0x2c
 8019a88:	46bd      	mov	sp, r7
 8019a8a:	bc80      	pop	{r7}
 8019a8c:	4770      	bx	lr
	...

08019a90 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8019a90:	b580      	push	{r7, lr}
 8019a92:	b08a      	sub	sp, #40	; 0x28
 8019a94:	af04      	add	r7, sp, #16
 8019a96:	60b9      	str	r1, [r7, #8]
 8019a98:	607a      	str	r2, [r7, #4]
 8019a9a:	461a      	mov	r2, r3
 8019a9c:	4603      	mov	r3, r0
 8019a9e:	73fb      	strb	r3, [r7, #15]
 8019aa0:	4613      	mov	r3, r2
 8019aa2:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8019aa4:	2300      	movs	r3, #0
 8019aa6:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8019aa8:	2301      	movs	r3, #1
 8019aaa:	613b      	str	r3, [r7, #16]

    switch( modem )
 8019aac:	7bfb      	ldrb	r3, [r7, #15]
 8019aae:	2b00      	cmp	r3, #0
 8019ab0:	d002      	beq.n	8019ab8 <RadioTimeOnAir+0x28>
 8019ab2:	2b01      	cmp	r3, #1
 8019ab4:	d017      	beq.n	8019ae6 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8019ab6:	e035      	b.n	8019b24 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8019ab8:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8019abc:	8c3a      	ldrh	r2, [r7, #32]
 8019abe:	7bb9      	ldrb	r1, [r7, #14]
 8019ac0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019ac4:	9301      	str	r3, [sp, #4]
 8019ac6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019aca:	9300      	str	r3, [sp, #0]
 8019acc:	4603      	mov	r3, r0
 8019ace:	6878      	ldr	r0, [r7, #4]
 8019ad0:	f7ff ff32 	bl	8019938 <RadioGetGfskTimeOnAirNumerator>
 8019ad4:	4603      	mov	r3, r0
 8019ad6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019ada:	fb02 f303 	mul.w	r3, r2, r3
 8019ade:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8019ae0:	687b      	ldr	r3, [r7, #4]
 8019ae2:	613b      	str	r3, [r7, #16]
        break;
 8019ae4:	e01e      	b.n	8019b24 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8019ae6:	8c39      	ldrh	r1, [r7, #32]
 8019ae8:	7bba      	ldrb	r2, [r7, #14]
 8019aea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019aee:	9302      	str	r3, [sp, #8]
 8019af0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019af4:	9301      	str	r3, [sp, #4]
 8019af6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019afa:	9300      	str	r3, [sp, #0]
 8019afc:	460b      	mov	r3, r1
 8019afe:	6879      	ldr	r1, [r7, #4]
 8019b00:	68b8      	ldr	r0, [r7, #8]
 8019b02:	f7ff ff43 	bl	801998c <RadioGetLoRaTimeOnAirNumerator>
 8019b06:	4603      	mov	r3, r0
 8019b08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019b0c:	fb02 f303 	mul.w	r3, r2, r3
 8019b10:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8019b12:	4a0a      	ldr	r2, [pc, #40]	; (8019b3c <RadioTimeOnAir+0xac>)
 8019b14:	68bb      	ldr	r3, [r7, #8]
 8019b16:	4413      	add	r3, r2
 8019b18:	781b      	ldrb	r3, [r3, #0]
 8019b1a:	4618      	mov	r0, r3
 8019b1c:	f7ff feb6 	bl	801988c <RadioGetLoRaBandwidthInHz>
 8019b20:	6138      	str	r0, [r7, #16]
        break;
 8019b22:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator); /* ST_WORKAROUND : simplified calculation with macro usage */
 8019b24:	697a      	ldr	r2, [r7, #20]
 8019b26:	693b      	ldr	r3, [r7, #16]
 8019b28:	4413      	add	r3, r2
 8019b2a:	1e5a      	subs	r2, r3, #1
 8019b2c:	693b      	ldr	r3, [r7, #16]
 8019b2e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8019b32:	4618      	mov	r0, r3
 8019b34:	3718      	adds	r7, #24
 8019b36:	46bd      	mov	sp, r7
 8019b38:	bd80      	pop	{r7, pc}
 8019b3a:	bf00      	nop
 8019b3c:	0801e5e4 	.word	0x0801e5e4

08019b40 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8019b40:	b580      	push	{r7, lr}
 8019b42:	b084      	sub	sp, #16
 8019b44:	af00      	add	r7, sp, #0
 8019b46:	6078      	str	r0, [r7, #4]
 8019b48:	460b      	mov	r3, r1
 8019b4a:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8019b4c:	2300      	movs	r3, #0
 8019b4e:	2200      	movs	r2, #0
 8019b50:	f240 2101 	movw	r1, #513	; 0x201
 8019b54:	f240 2001 	movw	r0, #513	; 0x201
 8019b58:	f001 fc4c 	bl	801b3f4 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8019b5c:	4b70      	ldr	r3, [pc, #448]	; (8019d20 <RadioSend+0x1e0>)
 8019b5e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019b62:	2101      	movs	r1, #1
 8019b64:	4618      	mov	r0, r3
 8019b66:	f002 f881 	bl	801bc6c <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if((SubgRf.Modem==MODEM_LORA) && (SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ))
 8019b6a:	4b6d      	ldr	r3, [pc, #436]	; (8019d20 <RadioSend+0x1e0>)
 8019b6c:	781b      	ldrb	r3, [r3, #0]
 8019b6e:	2b01      	cmp	r3, #1
 8019b70:	d112      	bne.n	8019b98 <RadioSend+0x58>
 8019b72:	4b6b      	ldr	r3, [pc, #428]	; (8019d20 <RadioSend+0x1e0>)
 8019b74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8019b78:	2b06      	cmp	r3, #6
 8019b7a:	d10d      	bne.n	8019b98 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8019b7c:	f640 0089 	movw	r0, #2185	; 0x889
 8019b80:	f001 ff94 	bl	801baac <SUBGRF_ReadRegister>
 8019b84:	4603      	mov	r3, r0
 8019b86:	f023 0304 	bic.w	r3, r3, #4
 8019b8a:	b2db      	uxtb	r3, r3
 8019b8c:	4619      	mov	r1, r3
 8019b8e:	f640 0089 	movw	r0, #2185	; 0x889
 8019b92:	f001 ff77 	bl	801ba84 <SUBGRF_WriteRegister>
 8019b96:	e00c      	b.n	8019bb2 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8019b98:	f640 0089 	movw	r0, #2185	; 0x889
 8019b9c:	f001 ff86 	bl	801baac <SUBGRF_ReadRegister>
 8019ba0:	4603      	mov	r3, r0
 8019ba2:	f043 0304 	orr.w	r3, r3, #4
 8019ba6:	b2db      	uxtb	r3, r3
 8019ba8:	4619      	mov	r1, r3
 8019baa:	f640 0089 	movw	r0, #2185	; 0x889
 8019bae:	f001 ff69 	bl	801ba84 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch(SubgRf.Modem)
 8019bb2:	4b5b      	ldr	r3, [pc, #364]	; (8019d20 <RadioSend+0x1e0>)
 8019bb4:	781b      	ldrb	r3, [r3, #0]
 8019bb6:	2b03      	cmp	r3, #3
 8019bb8:	f200 80a5 	bhi.w	8019d06 <RadioSend+0x1c6>
 8019bbc:	a201      	add	r2, pc, #4	; (adr r2, 8019bc4 <RadioSend+0x84>)
 8019bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019bc2:	bf00      	nop
 8019bc4:	08019bef 	.word	0x08019bef
 8019bc8:	08019bd5 	.word	0x08019bd5
 8019bcc:	08019c4f 	.word	0x08019c4f
 8019bd0:	08019c6f 	.word	0x08019c6f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8019bd4:	4a52      	ldr	r2, [pc, #328]	; (8019d20 <RadioSend+0x1e0>)
 8019bd6:	78fb      	ldrb	r3, [r7, #3]
 8019bd8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019bda:	4852      	ldr	r0, [pc, #328]	; (8019d24 <RadioSend+0x1e4>)
 8019bdc:	f001 fe0a 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019be0:	78fb      	ldrb	r3, [r7, #3]
 8019be2:	2200      	movs	r2, #0
 8019be4:	4619      	mov	r1, r3
 8019be6:	6878      	ldr	r0, [r7, #4]
 8019be8:	f001 f926 	bl	801ae38 <SUBGRF_SendPayload>
            break;
 8019bec:	e08c      	b.n	8019d08 <RadioSend+0x1c8>
        }
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8019bee:	f002 fa26 	bl	801c03e <RFW_Is_Init>
 8019bf2:	4603      	mov	r3, r0
 8019bf4:	2b01      	cmp	r3, #1
 8019bf6:	d11d      	bne.n	8019c34 <RadioSend+0xf4>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019bf8:	f107 020d 	add.w	r2, r7, #13
 8019bfc:	78fb      	ldrb	r3, [r7, #3]
 8019bfe:	4619      	mov	r1, r3
 8019c00:	6878      	ldr	r0, [r7, #4]
 8019c02:	f002 fa34 	bl	801c06e <RFW_TransmitInit>
 8019c06:	4603      	mov	r3, r0
 8019c08:	2b00      	cmp	r3, #0
 8019c0a:	d10c      	bne.n	8019c26 <RadioSend+0xe6>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019c0c:	7b7a      	ldrb	r2, [r7, #13]
 8019c0e:	4b44      	ldr	r3, [pc, #272]	; (8019d20 <RadioSend+0x1e0>)
 8019c10:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c12:	4844      	ldr	r0, [pc, #272]	; (8019d24 <RadioSend+0x1e4>)
 8019c14:	f001 fdee 	bl	801b7f4 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8019c18:	7b7b      	ldrb	r3, [r7, #13]
 8019c1a:	2200      	movs	r2, #0
 8019c1c:	4619      	mov	r1, r3
 8019c1e:	6878      	ldr	r0, [r7, #4]
 8019c20:	f001 f90a 	bl	801ae38 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8019c24:	e070      	b.n	8019d08 <RadioSend+0x1c8>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8019c26:	4b40      	ldr	r3, [pc, #256]	; (8019d28 <RadioSend+0x1e8>)
 8019c28:	2201      	movs	r2, #1
 8019c2a:	2100      	movs	r1, #0
 8019c2c:	2002      	movs	r0, #2
 8019c2e:	f002 fa7b 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
 8019c32:	e072      	b.n	8019d1a <RadioSend+0x1da>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8019c34:	4a3a      	ldr	r2, [pc, #232]	; (8019d20 <RadioSend+0x1e0>)
 8019c36:	78fb      	ldrb	r3, [r7, #3]
 8019c38:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c3a:	483a      	ldr	r0, [pc, #232]	; (8019d24 <RadioSend+0x1e4>)
 8019c3c:	f001 fdda 	bl	801b7f4 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8019c40:	78fb      	ldrb	r3, [r7, #3]
 8019c42:	2200      	movs	r2, #0
 8019c44:	4619      	mov	r1, r3
 8019c46:	6878      	ldr	r0, [r7, #4]
 8019c48:	f001 f8f6 	bl	801ae38 <SUBGRF_SendPayload>
            break;
 8019c4c:	e05c      	b.n	8019d08 <RadioSend+0x1c8>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019c4e:	4b34      	ldr	r3, [pc, #208]	; (8019d20 <RadioSend+0x1e0>)
 8019c50:	2202      	movs	r2, #2
 8019c52:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8019c54:	4a32      	ldr	r2, [pc, #200]	; (8019d20 <RadioSend+0x1e0>)
 8019c56:	78fb      	ldrb	r3, [r7, #3]
 8019c58:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c5a:	4832      	ldr	r0, [pc, #200]	; (8019d24 <RadioSend+0x1e4>)
 8019c5c:	f001 fdca 	bl	801b7f4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019c60:	78fb      	ldrb	r3, [r7, #3]
 8019c62:	2200      	movs	r2, #0
 8019c64:	4619      	mov	r1, r3
 8019c66:	6878      	ldr	r0, [r7, #4]
 8019c68:	f001 f8e6 	bl	801ae38 <SUBGRF_SendPayload>
            break;
 8019c6c:	e04c      	b.n	8019d08 <RadioSend+0x1c8>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8019c6e:	78fb      	ldrb	r3, [r7, #3]
 8019c70:	461a      	mov	r2, r3
 8019c72:	6879      	ldr	r1, [r7, #4]
 8019c74:	482d      	ldr	r0, [pc, #180]	; (8019d2c <RadioSend+0x1ec>)
 8019c76:	f000 fc66 	bl	801a546 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019c7a:	4b29      	ldr	r3, [pc, #164]	; (8019d20 <RadioSend+0x1e0>)
 8019c7c:	2202      	movs	r2, #2
 8019c7e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8019c80:	78fb      	ldrb	r3, [r7, #3]
 8019c82:	3301      	adds	r3, #1
 8019c84:	b2da      	uxtb	r2, r3
 8019c86:	4b26      	ldr	r3, [pc, #152]	; (8019d20 <RadioSend+0x1e0>)
 8019c88:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c8a:	4826      	ldr	r0, [pc, #152]	; (8019d24 <RadioSend+0x1e4>)
 8019c8c:	f001 fdb2 	bl	801b7f4 <SUBGRF_SetPacketParams>

            RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8019c90:	2100      	movs	r1, #0
 8019c92:	20f1      	movs	r0, #241	; 0xf1
 8019c94:	f000 f947 	bl	8019f26 <RadioWrite>
            RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8019c98:	2100      	movs	r1, #0
 8019c9a:	20f0      	movs	r0, #240	; 0xf0
 8019c9c:	f000 f943 	bl	8019f26 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8019ca0:	4b1f      	ldr	r3, [pc, #124]	; (8019d20 <RadioSend+0x1e0>)
 8019ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8019ca4:	2b64      	cmp	r3, #100	; 0x64
 8019ca6:	d108      	bne.n	8019cba <RadioSend+0x17a>
            {
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8019ca8:	2170      	movs	r1, #112	; 0x70
 8019caa:	20f3      	movs	r0, #243	; 0xf3
 8019cac:	f000 f93b 	bl	8019f26 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8019cb0:	211d      	movs	r1, #29
 8019cb2:	20f2      	movs	r0, #242	; 0xf2
 8019cb4:	f000 f937 	bl	8019f26 <RadioWrite>
 8019cb8:	e007      	b.n	8019cca <RadioSend+0x18a>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8019cba:	21e1      	movs	r1, #225	; 0xe1
 8019cbc:	20f3      	movs	r0, #243	; 0xf3
 8019cbe:	f000 f932 	bl	8019f26 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8019cc2:	2104      	movs	r1, #4
 8019cc4:	20f2      	movs	r0, #242	; 0xf2
 8019cc6:	f000 f92e 	bl	8019f26 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8019cca:	78fb      	ldrb	r3, [r7, #3]
 8019ccc:	b29b      	uxth	r3, r3
 8019cce:	00db      	lsls	r3, r3, #3
 8019cd0:	b29b      	uxth	r3, r3
 8019cd2:	3302      	adds	r3, #2
 8019cd4:	81fb      	strh	r3, [r7, #14]
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8019cd6:	89fb      	ldrh	r3, [r7, #14]
 8019cd8:	0a1b      	lsrs	r3, r3, #8
 8019cda:	b29b      	uxth	r3, r3
 8019cdc:	b2db      	uxtb	r3, r3
 8019cde:	4619      	mov	r1, r3
 8019ce0:	20f4      	movs	r0, #244	; 0xf4
 8019ce2:	f000 f920 	bl	8019f26 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8019ce6:	89fb      	ldrh	r3, [r7, #14]
 8019ce8:	b2db      	uxtb	r3, r3
 8019cea:	4619      	mov	r1, r3
 8019cec:	20f5      	movs	r0, #245	; 0xf5
 8019cee:	f000 f91a 	bl	8019f26 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8019cf2:	78fb      	ldrb	r3, [r7, #3]
 8019cf4:	3301      	adds	r3, #1
 8019cf6:	b2db      	uxtb	r3, r3
 8019cf8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8019cfc:	4619      	mov	r1, r3
 8019cfe:	480b      	ldr	r0, [pc, #44]	; (8019d2c <RadioSend+0x1ec>)
 8019d00:	f001 f89a 	bl	801ae38 <SUBGRF_SendPayload>
            break;
 8019d04:	e000      	b.n	8019d08 <RadioSend+0x1c8>
        }
        default:
            break;
 8019d06:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019d08:	4b05      	ldr	r3, [pc, #20]	; (8019d20 <RadioSend+0x1e0>)
 8019d0a:	685b      	ldr	r3, [r3, #4]
 8019d0c:	4619      	mov	r1, r3
 8019d0e:	4808      	ldr	r0, [pc, #32]	; (8019d30 <RadioSend+0x1f0>)
 8019d10:	f003 f924 	bl	801cf5c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019d14:	4806      	ldr	r0, [pc, #24]	; (8019d30 <RadioSend+0x1f0>)
 8019d16:	f003 f843 	bl	801cda0 <UTIL_TIMER_Start>
}
 8019d1a:	3710      	adds	r7, #16
 8019d1c:	46bd      	mov	sp, r7
 8019d1e:	bd80      	pop	{r7, pc}
 8019d20:	20003da0 	.word	0x20003da0
 8019d24:	20003dae 	.word	0x20003dae
 8019d28:	0801dfa0 	.word	0x0801dfa0
 8019d2c:	20003c9c 	.word	0x20003c9c
 8019d30:	20003df8 	.word	0x20003df8

08019d34 <RadioSleep>:

static void RadioSleep( void )
{
 8019d34:	b580      	push	{r7, lr}
 8019d36:	b082      	sub	sp, #8
 8019d38:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8019d3a:	2300      	movs	r3, #0
 8019d3c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8019d3e:	793b      	ldrb	r3, [r7, #4]
 8019d40:	f043 0304 	orr.w	r3, r3, #4
 8019d44:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8019d46:	7938      	ldrb	r0, [r7, #4]
 8019d48:	f001 f952 	bl	801aff0 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8019d4c:	2002      	movs	r0, #2
 8019d4e:	f7e7 ff2a 	bl	8001ba6 <HAL_Delay>
}
 8019d52:	bf00      	nop
 8019d54:	3708      	adds	r7, #8
 8019d56:	46bd      	mov	sp, r7
 8019d58:	bd80      	pop	{r7, pc}

08019d5a <RadioStandby>:

static void RadioStandby( void )
{
 8019d5a:	b580      	push	{r7, lr}
 8019d5c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8019d5e:	2000      	movs	r0, #0
 8019d60:	f001 f978 	bl	801b054 <SUBGRF_SetStandby>
}
 8019d64:	bf00      	nop
 8019d66:	bd80      	pop	{r7, pc}

08019d68 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8019d68:	b580      	push	{r7, lr}
 8019d6a:	b082      	sub	sp, #8
 8019d6c:	af00      	add	r7, sp, #0
 8019d6e:	6078      	str	r0, [r7, #4]
    if ( 1UL == RFW_Is_Init( ) )
 8019d70:	f002 f965 	bl	801c03e <RFW_Is_Init>
 8019d74:	4603      	mov	r3, r0
 8019d76:	2b01      	cmp	r3, #1
 8019d78:	d102      	bne.n	8019d80 <RadioRx+0x18>
    {
      RFW_ReceiveInit( );
 8019d7a:	f002 f988 	bl	801c08e <RFW_ReceiveInit>
 8019d7e:	e007      	b.n	8019d90 <RadioRx+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019d80:	2300      	movs	r3, #0
 8019d82:	2200      	movs	r2, #0
 8019d84:	f240 2162 	movw	r1, #610	; 0x262
 8019d88:	f240 2062 	movw	r0, #610	; 0x262
 8019d8c:	f001 fb32 	bl	801b3f4 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8019d90:	687b      	ldr	r3, [r7, #4]
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	d006      	beq.n	8019da4 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019d96:	6879      	ldr	r1, [r7, #4]
 8019d98:	480f      	ldr	r0, [pc, #60]	; (8019dd8 <RadioRx+0x70>)
 8019d9a:	f003 f8df 	bl	801cf5c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019d9e:	480e      	ldr	r0, [pc, #56]	; (8019dd8 <RadioRx+0x70>)
 8019da0:	f002 fffe 	bl	801cda0 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8019da4:	4b0d      	ldr	r3, [pc, #52]	; (8019ddc <RadioRx+0x74>)
 8019da6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019daa:	2100      	movs	r1, #0
 8019dac:	4618      	mov	r0, r3
 8019dae:	f001 ff5d 	bl	801bc6c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8019db2:	4b0a      	ldr	r3, [pc, #40]	; (8019ddc <RadioRx+0x74>)
 8019db4:	785b      	ldrb	r3, [r3, #1]
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d004      	beq.n	8019dc4 <RadioRx+0x5c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019dba:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019dbe:	f001 f985 	bl	801b0cc <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8019dc2:	e005      	b.n	8019dd0 <RadioRx+0x68>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8019dc4:	4b05      	ldr	r3, [pc, #20]	; (8019ddc <RadioRx+0x74>)
 8019dc6:	689b      	ldr	r3, [r3, #8]
 8019dc8:	019b      	lsls	r3, r3, #6
 8019dca:	4618      	mov	r0, r3
 8019dcc:	f001 f97e 	bl	801b0cc <SUBGRF_SetRx>
}
 8019dd0:	bf00      	nop
 8019dd2:	3708      	adds	r7, #8
 8019dd4:	46bd      	mov	sp, r7
 8019dd6:	bd80      	pop	{r7, pc}
 8019dd8:	20003e10 	.word	0x20003e10
 8019ddc:	20003da0 	.word	0x20003da0

08019de0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019de0:	b580      	push	{r7, lr}
 8019de2:	b082      	sub	sp, #8
 8019de4:	af00      	add	r7, sp, #0
 8019de6:	6078      	str	r0, [r7, #4]
    if (1UL==RFW_Is_Init())
 8019de8:	f002 f929 	bl	801c03e <RFW_Is_Init>
 8019dec:	4603      	mov	r3, r0
 8019dee:	2b01      	cmp	r3, #1
 8019df0:	d102      	bne.n	8019df8 <RadioRxBoosted+0x18>
    {
      RFW_ReceiveInit();
 8019df2:	f002 f94c 	bl	801c08e <RFW_ReceiveInit>
 8019df6:	e007      	b.n	8019e08 <RadioRxBoosted+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019df8:	2300      	movs	r3, #0
 8019dfa:	2200      	movs	r2, #0
 8019dfc:	f240 2162 	movw	r1, #610	; 0x262
 8019e00:	f240 2062 	movw	r0, #610	; 0x262
 8019e04:	f001 faf6 	bl	801b3f4 <SUBGRF_SetDioIrqParams>
                              IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                              IRQ_RADIO_NONE,
                              IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d006      	beq.n	8019e1c <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019e0e:	6879      	ldr	r1, [r7, #4]
 8019e10:	480f      	ldr	r0, [pc, #60]	; (8019e50 <RadioRxBoosted+0x70>)
 8019e12:	f003 f8a3 	bl	801cf5c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019e16:	480e      	ldr	r0, [pc, #56]	; (8019e50 <RadioRxBoosted+0x70>)
 8019e18:	f002 ffc2 	bl	801cda0 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8019e1c:	4b0d      	ldr	r3, [pc, #52]	; (8019e54 <RadioRxBoosted+0x74>)
 8019e1e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019e22:	2100      	movs	r1, #0
 8019e24:	4618      	mov	r0, r3
 8019e26:	f001 ff21 	bl	801bc6c <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8019e2a:	4b0a      	ldr	r3, [pc, #40]	; (8019e54 <RadioRxBoosted+0x74>)
 8019e2c:	785b      	ldrb	r3, [r3, #1]
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	d004      	beq.n	8019e3c <RadioRxBoosted+0x5c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8019e32:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019e36:	f001 f969 	bl	801b10c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8019e3a:	e005      	b.n	8019e48 <RadioRxBoosted+0x68>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8019e3c:	4b05      	ldr	r3, [pc, #20]	; (8019e54 <RadioRxBoosted+0x74>)
 8019e3e:	689b      	ldr	r3, [r3, #8]
 8019e40:	019b      	lsls	r3, r3, #6
 8019e42:	4618      	mov	r0, r3
 8019e44:	f001 f962 	bl	801b10c <SUBGRF_SetRxBoosted>
}
 8019e48:	bf00      	nop
 8019e4a:	3708      	adds	r7, #8
 8019e4c:	46bd      	mov	sp, r7
 8019e4e:	bd80      	pop	{r7, pc}
 8019e50:	20003e10 	.word	0x20003e10
 8019e54:	20003da0 	.word	0x20003da0

08019e58 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019e58:	b580      	push	{r7, lr}
 8019e5a:	b082      	sub	sp, #8
 8019e5c:	af00      	add	r7, sp, #0
 8019e5e:	6078      	str	r0, [r7, #4]
 8019e60:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8019e62:	4b07      	ldr	r3, [pc, #28]	; (8019e80 <RadioSetRxDutyCycle+0x28>)
 8019e64:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019e68:	2100      	movs	r1, #0
 8019e6a:	4618      	mov	r0, r3
 8019e6c:	f001 fefe 	bl	801bc6c <SUBGRF_SetSwitch>

    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019e70:	6839      	ldr	r1, [r7, #0]
 8019e72:	6878      	ldr	r0, [r7, #4]
 8019e74:	f001 f96e 	bl	801b154 <SUBGRF_SetRxDutyCycle>
}
 8019e78:	bf00      	nop
 8019e7a:	3708      	adds	r7, #8
 8019e7c:	46bd      	mov	sp, r7
 8019e7e:	bd80      	pop	{r7, pc}
 8019e80:	20003da0 	.word	0x20003da0

08019e84 <RadioStartCad>:

static void RadioStartCad( void )
{
 8019e84:	b580      	push	{r7, lr}
 8019e86:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8019e88:	4b09      	ldr	r3, [pc, #36]	; (8019eb0 <RadioStartCad+0x2c>)
 8019e8a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019e8e:	2100      	movs	r1, #0
 8019e90:	4618      	mov	r0, r3
 8019e92:	f001 feeb 	bl	801bc6c <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019e96:	2300      	movs	r3, #0
 8019e98:	2200      	movs	r2, #0
 8019e9a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8019e9e:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8019ea2:	f001 faa7 	bl	801b3f4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019ea6:	f001 f981 	bl	801b1ac <SUBGRF_SetCad>
}
 8019eaa:	bf00      	nop
 8019eac:	bd80      	pop	{r7, pc}
 8019eae:	bf00      	nop
 8019eb0:	20003da0 	.word	0x20003da0

08019eb4 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019eb4:	b580      	push	{r7, lr}
 8019eb6:	b084      	sub	sp, #16
 8019eb8:	af00      	add	r7, sp, #0
 8019eba:	6078      	str	r0, [r7, #4]
 8019ebc:	460b      	mov	r3, r1
 8019ebe:	70fb      	strb	r3, [r7, #3]
 8019ec0:	4613      	mov	r3, r2
 8019ec2:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8019ec4:	883b      	ldrh	r3, [r7, #0]
 8019ec6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019eca:	fb02 f303 	mul.w	r3, r2, r3
 8019ece:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019ed0:	6878      	ldr	r0, [r7, #4]
 8019ed2:	f001 faeb 	bl	801b4ac <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019ed6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019eda:	4618      	mov	r0, r3
 8019edc:	f001 feee 	bl	801bcbc <SUBGRF_SetRfTxPower>
 8019ee0:	4603      	mov	r3, r0
 8019ee2:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8019ee4:	7afb      	ldrb	r3, [r7, #11]
 8019ee6:	2101      	movs	r1, #1
 8019ee8:	4618      	mov	r0, r3
 8019eea:	f001 febf 	bl	801bc6c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019eee:	f001 f96b 	bl	801b1c8 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019ef2:	68f9      	ldr	r1, [r7, #12]
 8019ef4:	4804      	ldr	r0, [pc, #16]	; (8019f08 <RadioSetTxContinuousWave+0x54>)
 8019ef6:	f003 f831 	bl	801cf5c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019efa:	4803      	ldr	r0, [pc, #12]	; (8019f08 <RadioSetTxContinuousWave+0x54>)
 8019efc:	f002 ff50 	bl	801cda0 <UTIL_TIMER_Start>
}
 8019f00:	bf00      	nop
 8019f02:	3710      	adds	r7, #16
 8019f04:	46bd      	mov	sp, r7
 8019f06:	bd80      	pop	{r7, pc}
 8019f08:	20003df8 	.word	0x20003df8

08019f0c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019f0c:	b580      	push	{r7, lr}
 8019f0e:	b082      	sub	sp, #8
 8019f10:	af00      	add	r7, sp, #0
 8019f12:	4603      	mov	r3, r0
 8019f14:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019f16:	f001 fd22 	bl	801b95e <SUBGRF_GetRssiInst>
 8019f1a:	4603      	mov	r3, r0
 8019f1c:	b21b      	sxth	r3, r3
}
 8019f1e:	4618      	mov	r0, r3
 8019f20:	3708      	adds	r7, #8
 8019f22:	46bd      	mov	sp, r7
 8019f24:	bd80      	pop	{r7, pc}

08019f26 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019f26:	b580      	push	{r7, lr}
 8019f28:	b082      	sub	sp, #8
 8019f2a:	af00      	add	r7, sp, #0
 8019f2c:	4603      	mov	r3, r0
 8019f2e:	460a      	mov	r2, r1
 8019f30:	80fb      	strh	r3, [r7, #6]
 8019f32:	4613      	mov	r3, r2
 8019f34:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8019f36:	797a      	ldrb	r2, [r7, #5]
 8019f38:	88fb      	ldrh	r3, [r7, #6]
 8019f3a:	4611      	mov	r1, r2
 8019f3c:	4618      	mov	r0, r3
 8019f3e:	f001 fda1 	bl	801ba84 <SUBGRF_WriteRegister>
}
 8019f42:	bf00      	nop
 8019f44:	3708      	adds	r7, #8
 8019f46:	46bd      	mov	sp, r7
 8019f48:	bd80      	pop	{r7, pc}

08019f4a <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8019f4a:	b580      	push	{r7, lr}
 8019f4c:	b082      	sub	sp, #8
 8019f4e:	af00      	add	r7, sp, #0
 8019f50:	4603      	mov	r3, r0
 8019f52:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8019f54:	88fb      	ldrh	r3, [r7, #6]
 8019f56:	4618      	mov	r0, r3
 8019f58:	f001 fda8 	bl	801baac <SUBGRF_ReadRegister>
 8019f5c:	4603      	mov	r3, r0
}
 8019f5e:	4618      	mov	r0, r3
 8019f60:	3708      	adds	r7, #8
 8019f62:	46bd      	mov	sp, r7
 8019f64:	bd80      	pop	{r7, pc}

08019f66 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019f66:	b580      	push	{r7, lr}
 8019f68:	b082      	sub	sp, #8
 8019f6a:	af00      	add	r7, sp, #0
 8019f6c:	4603      	mov	r3, r0
 8019f6e:	6039      	str	r1, [r7, #0]
 8019f70:	80fb      	strh	r3, [r7, #6]
 8019f72:	4613      	mov	r3, r2
 8019f74:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8019f76:	797b      	ldrb	r3, [r7, #5]
 8019f78:	b29a      	uxth	r2, r3
 8019f7a:	88fb      	ldrh	r3, [r7, #6]
 8019f7c:	6839      	ldr	r1, [r7, #0]
 8019f7e:	4618      	mov	r0, r3
 8019f80:	f001 fda8 	bl	801bad4 <SUBGRF_WriteRegisters>
}
 8019f84:	bf00      	nop
 8019f86:	3708      	adds	r7, #8
 8019f88:	46bd      	mov	sp, r7
 8019f8a:	bd80      	pop	{r7, pc}

08019f8c <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019f8c:	b580      	push	{r7, lr}
 8019f8e:	b082      	sub	sp, #8
 8019f90:	af00      	add	r7, sp, #0
 8019f92:	4603      	mov	r3, r0
 8019f94:	6039      	str	r1, [r7, #0]
 8019f96:	80fb      	strh	r3, [r7, #6]
 8019f98:	4613      	mov	r3, r2
 8019f9a:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8019f9c:	797b      	ldrb	r3, [r7, #5]
 8019f9e:	b29a      	uxth	r2, r3
 8019fa0:	88fb      	ldrh	r3, [r7, #6]
 8019fa2:	6839      	ldr	r1, [r7, #0]
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	f001 fdb7 	bl	801bb18 <SUBGRF_ReadRegisters>
}
 8019faa:	bf00      	nop
 8019fac:	3708      	adds	r7, #8
 8019fae:	46bd      	mov	sp, r7
 8019fb0:	bd80      	pop	{r7, pc}
	...

08019fb4 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8019fb4:	b580      	push	{r7, lr}
 8019fb6:	b082      	sub	sp, #8
 8019fb8:	af00      	add	r7, sp, #0
 8019fba:	4603      	mov	r3, r0
 8019fbc:	460a      	mov	r2, r1
 8019fbe:	71fb      	strb	r3, [r7, #7]
 8019fc0:	4613      	mov	r3, r2
 8019fc2:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8019fc4:	79fb      	ldrb	r3, [r7, #7]
 8019fc6:	2b01      	cmp	r3, #1
 8019fc8:	d10a      	bne.n	8019fe0 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8019fca:	4a0e      	ldr	r2, [pc, #56]	; (801a004 <RadioSetMaxPayloadLength+0x50>)
 8019fcc:	79bb      	ldrb	r3, [r7, #6]
 8019fce:	7013      	strb	r3, [r2, #0]
 8019fd0:	4b0c      	ldr	r3, [pc, #48]	; (801a004 <RadioSetMaxPayloadLength+0x50>)
 8019fd2:	781a      	ldrb	r2, [r3, #0]
 8019fd4:	4b0c      	ldr	r3, [pc, #48]	; (801a008 <RadioSetMaxPayloadLength+0x54>)
 8019fd6:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019fd8:	480c      	ldr	r0, [pc, #48]	; (801a00c <RadioSetMaxPayloadLength+0x58>)
 8019fda:	f001 fc0b 	bl	801b7f4 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8019fde:	e00d      	b.n	8019ffc <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8019fe0:	4b09      	ldr	r3, [pc, #36]	; (801a008 <RadioSetMaxPayloadLength+0x54>)
 8019fe2:	7d5b      	ldrb	r3, [r3, #21]
 8019fe4:	2b01      	cmp	r3, #1
 8019fe6:	d109      	bne.n	8019ffc <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8019fe8:	4a06      	ldr	r2, [pc, #24]	; (801a004 <RadioSetMaxPayloadLength+0x50>)
 8019fea:	79bb      	ldrb	r3, [r7, #6]
 8019fec:	7013      	strb	r3, [r2, #0]
 8019fee:	4b05      	ldr	r3, [pc, #20]	; (801a004 <RadioSetMaxPayloadLength+0x50>)
 8019ff0:	781a      	ldrb	r2, [r3, #0]
 8019ff2:	4b05      	ldr	r3, [pc, #20]	; (801a008 <RadioSetMaxPayloadLength+0x54>)
 8019ff4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019ff6:	4805      	ldr	r0, [pc, #20]	; (801a00c <RadioSetMaxPayloadLength+0x58>)
 8019ff8:	f001 fbfc 	bl	801b7f4 <SUBGRF_SetPacketParams>
}
 8019ffc:	bf00      	nop
 8019ffe:	3708      	adds	r7, #8
 801a000:	46bd      	mov	sp, r7
 801a002:	bd80      	pop	{r7, pc}
 801a004:	20000104 	.word	0x20000104
 801a008:	20003da0 	.word	0x20003da0
 801a00c:	20003dae 	.word	0x20003dae

0801a010 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801a010:	b580      	push	{r7, lr}
 801a012:	b082      	sub	sp, #8
 801a014:	af00      	add	r7, sp, #0
 801a016:	4603      	mov	r3, r0
 801a018:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801a01a:	4a13      	ldr	r2, [pc, #76]	; (801a068 <RadioSetPublicNetwork+0x58>)
 801a01c:	79fb      	ldrb	r3, [r7, #7]
 801a01e:	7313      	strb	r3, [r2, #12]
 801a020:	4b11      	ldr	r3, [pc, #68]	; (801a068 <RadioSetPublicNetwork+0x58>)
 801a022:	7b1a      	ldrb	r2, [r3, #12]
 801a024:	4b10      	ldr	r3, [pc, #64]	; (801a068 <RadioSetPublicNetwork+0x58>)
 801a026:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801a028:	2001      	movs	r0, #1
 801a02a:	f7ff f82b 	bl	8019084 <RadioSetModem>
    if( enable == true )
 801a02e:	79fb      	ldrb	r3, [r7, #7]
 801a030:	2b00      	cmp	r3, #0
 801a032:	d00a      	beq.n	801a04a <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801a034:	2134      	movs	r1, #52	; 0x34
 801a036:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801a03a:	f001 fd23 	bl	801ba84 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801a03e:	2144      	movs	r1, #68	; 0x44
 801a040:	f240 7041 	movw	r0, #1857	; 0x741
 801a044:	f001 fd1e 	bl	801ba84 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801a048:	e009      	b.n	801a05e <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801a04a:	2114      	movs	r1, #20
 801a04c:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801a050:	f001 fd18 	bl	801ba84 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801a054:	2124      	movs	r1, #36	; 0x24
 801a056:	f240 7041 	movw	r0, #1857	; 0x741
 801a05a:	f001 fd13 	bl	801ba84 <SUBGRF_WriteRegister>
}
 801a05e:	bf00      	nop
 801a060:	3708      	adds	r7, #8
 801a062:	46bd      	mov	sp, r7
 801a064:	bd80      	pop	{r7, pc}
 801a066:	bf00      	nop
 801a068:	20003da0 	.word	0x20003da0

0801a06c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801a06c:	b580      	push	{r7, lr}
 801a06e:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801a070:	f001 fe58 	bl	801bd24 <SUBGRF_GetRadioWakeUpTime>
 801a074:	4603      	mov	r3, r0
 801a076:	3303      	adds	r3, #3
}
 801a078:	4618      	mov	r0, r3
 801a07a:	bd80      	pop	{r7, pc}

0801a07c <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void* context )
{
 801a07c:	b580      	push	{r7, lr}
 801a07e:	b082      	sub	sp, #8
 801a080:	af00      	add	r7, sp, #0
 801a082:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801a084:	f000 f80e 	bl	801a0a4 <RadioOnTxTimeoutProcess>
}
 801a088:	bf00      	nop
 801a08a:	3708      	adds	r7, #8
 801a08c:	46bd      	mov	sp, r7
 801a08e:	bd80      	pop	{r7, pc}

0801a090 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801a090:	b580      	push	{r7, lr}
 801a092:	b082      	sub	sp, #8
 801a094:	af00      	add	r7, sp, #0
 801a096:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801a098:	f000 f818 	bl	801a0cc <RadioOnRxTimeoutProcess>
}
 801a09c:	bf00      	nop
 801a09e:	3708      	adds	r7, #8
 801a0a0:	46bd      	mov	sp, r7
 801a0a2:	bd80      	pop	{r7, pc}

0801a0a4 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801a0a4:	b580      	push	{r7, lr}
 801a0a6:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a0a8:	4b07      	ldr	r3, [pc, #28]	; (801a0c8 <RadioOnTxTimeoutProcess+0x24>)
 801a0aa:	681b      	ldr	r3, [r3, #0]
 801a0ac:	2b00      	cmp	r3, #0
 801a0ae:	d008      	beq.n	801a0c2 <RadioOnTxTimeoutProcess+0x1e>
 801a0b0:	4b05      	ldr	r3, [pc, #20]	; (801a0c8 <RadioOnTxTimeoutProcess+0x24>)
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	685b      	ldr	r3, [r3, #4]
 801a0b6:	2b00      	cmp	r3, #0
 801a0b8:	d003      	beq.n	801a0c2 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801a0ba:	4b03      	ldr	r3, [pc, #12]	; (801a0c8 <RadioOnTxTimeoutProcess+0x24>)
 801a0bc:	681b      	ldr	r3, [r3, #0]
 801a0be:	685b      	ldr	r3, [r3, #4]
 801a0c0:	4798      	blx	r3
    }
}
 801a0c2:	bf00      	nop
 801a0c4:	bd80      	pop	{r7, pc}
 801a0c6:	bf00      	nop
 801a0c8:	20003d9c 	.word	0x20003d9c

0801a0cc <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801a0cc:	b580      	push	{r7, lr}
 801a0ce:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a0d0:	4b07      	ldr	r3, [pc, #28]	; (801a0f0 <RadioOnRxTimeoutProcess+0x24>)
 801a0d2:	681b      	ldr	r3, [r3, #0]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d008      	beq.n	801a0ea <RadioOnRxTimeoutProcess+0x1e>
 801a0d8:	4b05      	ldr	r3, [pc, #20]	; (801a0f0 <RadioOnRxTimeoutProcess+0x24>)
 801a0da:	681b      	ldr	r3, [r3, #0]
 801a0dc:	68db      	ldr	r3, [r3, #12]
 801a0de:	2b00      	cmp	r3, #0
 801a0e0:	d003      	beq.n	801a0ea <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801a0e2:	4b03      	ldr	r3, [pc, #12]	; (801a0f0 <RadioOnRxTimeoutProcess+0x24>)
 801a0e4:	681b      	ldr	r3, [r3, #0]
 801a0e6:	68db      	ldr	r3, [r3, #12]
 801a0e8:	4798      	blx	r3
    }
}
 801a0ea:	bf00      	nop
 801a0ec:	bd80      	pop	{r7, pc}
 801a0ee:	bf00      	nop
 801a0f0:	20003d9c 	.word	0x20003d9c

0801a0f4 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801a0f4:	b580      	push	{r7, lr}
 801a0f6:	b082      	sub	sp, #8
 801a0f8:	af00      	add	r7, sp, #0
 801a0fa:	4603      	mov	r3, r0
 801a0fc:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801a0fe:	4a05      	ldr	r2, [pc, #20]	; (801a114 <RadioOnDioIrq+0x20>)
 801a100:	88fb      	ldrh	r3, [r7, #6]
 801a102:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 801a106:	f000 f807 	bl	801a118 <RadioIrqProcess>
}
 801a10a:	bf00      	nop
 801a10c:	3708      	adds	r7, #8
 801a10e:	46bd      	mov	sp, r7
 801a110:	bd80      	pop	{r7, pc}
 801a112:	bf00      	nop
 801a114:	20003da0 	.word	0x20003da0

0801a118 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801a118:	b590      	push	{r4, r7, lr}
 801a11a:	b083      	sub	sp, #12
 801a11c:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801a11e:	2300      	movs	r3, #0
 801a120:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801a122:	2300      	movs	r3, #0
 801a124:	603b      	str	r3, [r7, #0]

    switch ( SubgRf.RadioIrq )
 801a126:	4bb5      	ldr	r3, [pc, #724]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a128:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801a12c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a130:	f000 810c 	beq.w	801a34c <RadioIrqProcess+0x234>
 801a134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a138:	f300 81b5 	bgt.w	801a4a6 <RadioIrqProcess+0x38e>
 801a13c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a140:	f000 80f0 	beq.w	801a324 <RadioIrqProcess+0x20c>
 801a144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a148:	f300 81ad 	bgt.w	801a4a6 <RadioIrqProcess+0x38e>
 801a14c:	2b80      	cmp	r3, #128	; 0x80
 801a14e:	f000 80d5 	beq.w	801a2fc <RadioIrqProcess+0x1e4>
 801a152:	2b80      	cmp	r3, #128	; 0x80
 801a154:	f300 81a7 	bgt.w	801a4a6 <RadioIrqProcess+0x38e>
 801a158:	2b20      	cmp	r3, #32
 801a15a:	dc49      	bgt.n	801a1f0 <RadioIrqProcess+0xd8>
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	f340 81a2 	ble.w	801a4a6 <RadioIrqProcess+0x38e>
 801a162:	3b01      	subs	r3, #1
 801a164:	2b1f      	cmp	r3, #31
 801a166:	f200 819e 	bhi.w	801a4a6 <RadioIrqProcess+0x38e>
 801a16a:	a201      	add	r2, pc, #4	; (adr r2, 801a170 <RadioIrqProcess+0x58>)
 801a16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a170:	0801a1f9 	.word	0x0801a1f9
 801a174:	0801a233 	.word	0x0801a233
 801a178:	0801a4a7 	.word	0x0801a4a7
 801a17c:	0801a3c5 	.word	0x0801a3c5
 801a180:	0801a4a7 	.word	0x0801a4a7
 801a184:	0801a4a7 	.word	0x0801a4a7
 801a188:	0801a4a7 	.word	0x0801a4a7
 801a18c:	0801a3d3 	.word	0x0801a3d3
 801a190:	0801a4a7 	.word	0x0801a4a7
 801a194:	0801a4a7 	.word	0x0801a4a7
 801a198:	0801a4a7 	.word	0x0801a4a7
 801a19c:	0801a4a7 	.word	0x0801a4a7
 801a1a0:	0801a4a7 	.word	0x0801a4a7
 801a1a4:	0801a4a7 	.word	0x0801a4a7
 801a1a8:	0801a4a7 	.word	0x0801a4a7
 801a1ac:	0801a3ef 	.word	0x0801a3ef
 801a1b0:	0801a4a7 	.word	0x0801a4a7
 801a1b4:	0801a4a7 	.word	0x0801a4a7
 801a1b8:	0801a4a7 	.word	0x0801a4a7
 801a1bc:	0801a4a7 	.word	0x0801a4a7
 801a1c0:	0801a4a7 	.word	0x0801a4a7
 801a1c4:	0801a4a7 	.word	0x0801a4a7
 801a1c8:	0801a4a7 	.word	0x0801a4a7
 801a1cc:	0801a4a7 	.word	0x0801a4a7
 801a1d0:	0801a4a7 	.word	0x0801a4a7
 801a1d4:	0801a4a7 	.word	0x0801a4a7
 801a1d8:	0801a4a7 	.word	0x0801a4a7
 801a1dc:	0801a4a7 	.word	0x0801a4a7
 801a1e0:	0801a4a7 	.word	0x0801a4a7
 801a1e4:	0801a4a7 	.word	0x0801a4a7
 801a1e8:	0801a4a7 	.word	0x0801a4a7
 801a1ec:	0801a429 	.word	0x0801a429
 801a1f0:	2b40      	cmp	r3, #64	; 0x40
 801a1f2:	f000 813a 	beq.w	801a46a <RadioIrqProcess+0x352>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 801a1f6:	e156      	b.n	801a4a6 <RadioIrqProcess+0x38e>
        TimerStop( &TxTimeoutTimer );
 801a1f8:	4881      	ldr	r0, [pc, #516]	; (801a400 <RadioIrqProcess+0x2e8>)
 801a1fa:	f002 fe3f 	bl	801ce7c <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801a1fe:	2000      	movs	r0, #0
 801a200:	f000 ff28 	bl	801b054 <SUBGRF_SetStandby>
        if ( RFW_Is_LongPacketModeEnabled() == 1 )
 801a204:	f001 ff22 	bl	801c04c <RFW_Is_LongPacketModeEnabled>
 801a208:	4603      	mov	r3, r0
 801a20a:	2b01      	cmp	r3, #1
 801a20c:	d101      	bne.n	801a212 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801a20e:	f001 ff46 	bl	801c09e <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801a212:	4b7c      	ldr	r3, [pc, #496]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a214:	681b      	ldr	r3, [r3, #0]
 801a216:	2b00      	cmp	r3, #0
 801a218:	f000 8147 	beq.w	801a4aa <RadioIrqProcess+0x392>
 801a21c:	4b79      	ldr	r3, [pc, #484]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a21e:	681b      	ldr	r3, [r3, #0]
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	2b00      	cmp	r3, #0
 801a224:	f000 8141 	beq.w	801a4aa <RadioIrqProcess+0x392>
            RadioEvents->TxDone( );
 801a228:	4b76      	ldr	r3, [pc, #472]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	681b      	ldr	r3, [r3, #0]
 801a22e:	4798      	blx	r3
        break;
 801a230:	e13b      	b.n	801a4aa <RadioIrqProcess+0x392>
        TimerStop( &RxTimeoutTimer );
 801a232:	4875      	ldr	r0, [pc, #468]	; (801a408 <RadioIrqProcess+0x2f0>)
 801a234:	f002 fe22 	bl	801ce7c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a238:	4b70      	ldr	r3, [pc, #448]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a23a:	785b      	ldrb	r3, [r3, #1]
 801a23c:	f083 0301 	eor.w	r3, r3, #1
 801a240:	b2db      	uxtb	r3, r3
 801a242:	2b00      	cmp	r3, #0
 801a244:	d014      	beq.n	801a270 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801a246:	2000      	movs	r0, #0
 801a248:	f000 ff04 	bl	801b054 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( 0x0902, 0x00 );
 801a24c:	2100      	movs	r1, #0
 801a24e:	f640 1002 	movw	r0, #2306	; 0x902
 801a252:	f001 fc17 	bl	801ba84 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801a256:	f640 1044 	movw	r0, #2372	; 0x944
 801a25a:	f001 fc27 	bl	801baac <SUBGRF_ReadRegister>
 801a25e:	4603      	mov	r3, r0
 801a260:	f043 0302 	orr.w	r3, r3, #2
 801a264:	b2db      	uxtb	r3, r3
 801a266:	4619      	mov	r1, r3
 801a268:	f640 1044 	movw	r0, #2372	; 0x944
 801a26c:	f001 fc0a 	bl	801ba84 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size , 255 );
 801a270:	1dfb      	adds	r3, r7, #7
 801a272:	22ff      	movs	r2, #255	; 0xff
 801a274:	4619      	mov	r1, r3
 801a276:	4865      	ldr	r0, [pc, #404]	; (801a40c <RadioIrqProcess+0x2f4>)
 801a278:	f000 fdbc 	bl	801adf4 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801a27c:	4864      	ldr	r0, [pc, #400]	; (801a410 <RadioIrqProcess+0x2f8>)
 801a27e:	f001 fbaf 	bl	801b9e0 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801a282:	4b60      	ldr	r3, [pc, #384]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a284:	681b      	ldr	r3, [r3, #0]
 801a286:	2b00      	cmp	r3, #0
 801a288:	d036      	beq.n	801a2f8 <RadioIrqProcess+0x1e0>
 801a28a:	4b5e      	ldr	r3, [pc, #376]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a28c:	681b      	ldr	r3, [r3, #0]
 801a28e:	689b      	ldr	r3, [r3, #8]
 801a290:	2b00      	cmp	r3, #0
 801a292:	d031      	beq.n	801a2f8 <RadioIrqProcess+0x1e0>
            switch ( SubgRf.PacketStatus.packetType )
 801a294:	4b59      	ldr	r3, [pc, #356]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a296:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a29a:	2b01      	cmp	r3, #1
 801a29c:	d10e      	bne.n	801a2bc <RadioIrqProcess+0x1a4>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801a29e:	4b59      	ldr	r3, [pc, #356]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a2a0:	681b      	ldr	r3, [r3, #0]
 801a2a2:	689c      	ldr	r4, [r3, #8]
 801a2a4:	79fb      	ldrb	r3, [r7, #7]
 801a2a6:	b299      	uxth	r1, r3
 801a2a8:	4b54      	ldr	r3, [pc, #336]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a2aa:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801a2ae:	b21a      	sxth	r2, r3
 801a2b0:	4b52      	ldr	r3, [pc, #328]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a2b2:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801a2b6:	4855      	ldr	r0, [pc, #340]	; (801a40c <RadioIrqProcess+0x2f4>)
 801a2b8:	47a0      	blx	r4
                break;
 801a2ba:	e01e      	b.n	801a2fa <RadioIrqProcess+0x1e2>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801a2bc:	4b4f      	ldr	r3, [pc, #316]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a2be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a2c0:	463a      	mov	r2, r7
 801a2c2:	4611      	mov	r1, r2
 801a2c4:	4618      	mov	r0, r3
 801a2c6:	f001 fe0f 	bl	801bee8 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 801a2ca:	4b4e      	ldr	r3, [pc, #312]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a2cc:	681b      	ldr	r3, [r3, #0]
 801a2ce:	689c      	ldr	r4, [r3, #8]
 801a2d0:	79fb      	ldrb	r3, [r7, #7]
 801a2d2:	b299      	uxth	r1, r3
 801a2d4:	4b49      	ldr	r3, [pc, #292]	; (801a3fc <RadioIrqProcess+0x2e4>)
 801a2d6:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801a2da:	b218      	sxth	r0, r3
 801a2dc:	683b      	ldr	r3, [r7, #0]
 801a2de:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801a2e2:	4a4c      	ldr	r2, [pc, #304]	; (801a414 <RadioIrqProcess+0x2fc>)
 801a2e4:	fb82 c203 	smull	ip, r2, r2, r3
 801a2e8:	1192      	asrs	r2, r2, #6
 801a2ea:	17db      	asrs	r3, r3, #31
 801a2ec:	1ad3      	subs	r3, r2, r3
 801a2ee:	b25b      	sxtb	r3, r3
 801a2f0:	4602      	mov	r2, r0
 801a2f2:	4846      	ldr	r0, [pc, #280]	; (801a40c <RadioIrqProcess+0x2f4>)
 801a2f4:	47a0      	blx	r4
                break;
 801a2f6:	e000      	b.n	801a2fa <RadioIrqProcess+0x1e2>
        }
 801a2f8:	bf00      	nop
        break;
 801a2fa:	e0e3      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        SUBGRF_SetStandby( STDBY_RC );
 801a2fc:	2000      	movs	r0, #0
 801a2fe:	f000 fea9 	bl	801b054 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a302:	4b40      	ldr	r3, [pc, #256]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a304:	681b      	ldr	r3, [r3, #0]
 801a306:	2b00      	cmp	r3, #0
 801a308:	f000 80d1 	beq.w	801a4ae <RadioIrqProcess+0x396>
 801a30c:	4b3d      	ldr	r3, [pc, #244]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a30e:	681b      	ldr	r3, [r3, #0]
 801a310:	699b      	ldr	r3, [r3, #24]
 801a312:	2b00      	cmp	r3, #0
 801a314:	f000 80cb 	beq.w	801a4ae <RadioIrqProcess+0x396>
            RadioEvents->CadDone( false );
 801a318:	4b3a      	ldr	r3, [pc, #232]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	699b      	ldr	r3, [r3, #24]
 801a31e:	2000      	movs	r0, #0
 801a320:	4798      	blx	r3
        break;
 801a322:	e0c4      	b.n	801a4ae <RadioIrqProcess+0x396>
        SUBGRF_SetStandby( STDBY_RC );
 801a324:	2000      	movs	r0, #0
 801a326:	f000 fe95 	bl	801b054 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a32a:	4b36      	ldr	r3, [pc, #216]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a32c:	681b      	ldr	r3, [r3, #0]
 801a32e:	2b00      	cmp	r3, #0
 801a330:	f000 80bf 	beq.w	801a4b2 <RadioIrqProcess+0x39a>
 801a334:	4b33      	ldr	r3, [pc, #204]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a336:	681b      	ldr	r3, [r3, #0]
 801a338:	699b      	ldr	r3, [r3, #24]
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	f000 80b9 	beq.w	801a4b2 <RadioIrqProcess+0x39a>
            RadioEvents->CadDone( true );
 801a340:	4b30      	ldr	r3, [pc, #192]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a342:	681b      	ldr	r3, [r3, #0]
 801a344:	699b      	ldr	r3, [r3, #24]
 801a346:	2001      	movs	r0, #1
 801a348:	4798      	blx	r3
        break;
 801a34a:	e0b2      	b.n	801a4b2 <RadioIrqProcess+0x39a>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801a34c:	4b32      	ldr	r3, [pc, #200]	; (801a418 <RadioIrqProcess+0x300>)
 801a34e:	2201      	movs	r2, #1
 801a350:	2100      	movs	r1, #0
 801a352:	2002      	movs	r0, #2
 801a354:	f001 fee8 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801a358:	f000 fd32 	bl	801adc0 <SUBGRF_GetOperatingMode>
 801a35c:	4603      	mov	r3, r0
 801a35e:	2b04      	cmp	r3, #4
 801a360:	d115      	bne.n	801a38e <RadioIrqProcess+0x276>
            TimerStop( &TxTimeoutTimer );
 801a362:	4827      	ldr	r0, [pc, #156]	; (801a400 <RadioIrqProcess+0x2e8>)
 801a364:	f002 fd8a 	bl	801ce7c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a368:	2000      	movs	r0, #0
 801a36a:	f000 fe73 	bl	801b054 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a36e:	4b25      	ldr	r3, [pc, #148]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a370:	681b      	ldr	r3, [r3, #0]
 801a372:	2b00      	cmp	r3, #0
 801a374:	f000 809f 	beq.w	801a4b6 <RadioIrqProcess+0x39e>
 801a378:	4b22      	ldr	r3, [pc, #136]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a37a:	681b      	ldr	r3, [r3, #0]
 801a37c:	685b      	ldr	r3, [r3, #4]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	f000 8099 	beq.w	801a4b6 <RadioIrqProcess+0x39e>
                RadioEvents->TxTimeout( );
 801a384:	4b1f      	ldr	r3, [pc, #124]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a386:	681b      	ldr	r3, [r3, #0]
 801a388:	685b      	ldr	r3, [r3, #4]
 801a38a:	4798      	blx	r3
        break;
 801a38c:	e093      	b.n	801a4b6 <RadioIrqProcess+0x39e>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801a38e:	f000 fd17 	bl	801adc0 <SUBGRF_GetOperatingMode>
 801a392:	4603      	mov	r3, r0
 801a394:	2b05      	cmp	r3, #5
 801a396:	f040 808e 	bne.w	801a4b6 <RadioIrqProcess+0x39e>
            TimerStop( &RxTimeoutTimer );
 801a39a:	481b      	ldr	r0, [pc, #108]	; (801a408 <RadioIrqProcess+0x2f0>)
 801a39c:	f002 fd6e 	bl	801ce7c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a3a0:	2000      	movs	r0, #0
 801a3a2:	f000 fe57 	bl	801b054 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a3a6:	4b17      	ldr	r3, [pc, #92]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a3a8:	681b      	ldr	r3, [r3, #0]
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	f000 8083 	beq.w	801a4b6 <RadioIrqProcess+0x39e>
 801a3b0:	4b14      	ldr	r3, [pc, #80]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a3b2:	681b      	ldr	r3, [r3, #0]
 801a3b4:	68db      	ldr	r3, [r3, #12]
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d07d      	beq.n	801a4b6 <RadioIrqProcess+0x39e>
                RadioEvents->RxTimeout( );
 801a3ba:	4b12      	ldr	r3, [pc, #72]	; (801a404 <RadioIrqProcess+0x2ec>)
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	68db      	ldr	r3, [r3, #12]
 801a3c0:	4798      	blx	r3
        break;
 801a3c2:	e078      	b.n	801a4b6 <RadioIrqProcess+0x39e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801a3c4:	4b15      	ldr	r3, [pc, #84]	; (801a41c <RadioIrqProcess+0x304>)
 801a3c6:	2201      	movs	r2, #1
 801a3c8:	2100      	movs	r1, #0
 801a3ca:	2002      	movs	r0, #2
 801a3cc:	f001 feac 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a3d0:	e078      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a3d2:	4b13      	ldr	r3, [pc, #76]	; (801a420 <RadioIrqProcess+0x308>)
 801a3d4:	2201      	movs	r2, #1
 801a3d6:	2100      	movs	r1, #0
 801a3d8:	2002      	movs	r0, #2
 801a3da:	f001 fea5 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        if ( 1UL == RFW_Is_Init( ) )
 801a3de:	f001 fe2e 	bl	801c03e <RFW_Is_Init>
 801a3e2:	4603      	mov	r3, r0
 801a3e4:	2b01      	cmp	r3, #1
 801a3e6:	d168      	bne.n	801a4ba <RadioIrqProcess+0x3a2>
            RFW_ReceivePayload( );
 801a3e8:	f001 fe5f 	bl	801c0aa <RFW_ReceivePayload>
        break;
 801a3ec:	e065      	b.n	801a4ba <RadioIrqProcess+0x3a2>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a3ee:	4b0d      	ldr	r3, [pc, #52]	; (801a424 <RadioIrqProcess+0x30c>)
 801a3f0:	2201      	movs	r2, #1
 801a3f2:	2100      	movs	r1, #0
 801a3f4:	2002      	movs	r0, #2
 801a3f6:	f001 fe97 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a3fa:	e063      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
 801a3fc:	20003da0 	.word	0x20003da0
 801a400:	20003df8 	.word	0x20003df8
 801a404:	20003d9c 	.word	0x20003d9c
 801a408:	20003e10 	.word	0x20003e10
 801a40c:	20003c9c 	.word	0x20003c9c
 801a410:	20003dc4 	.word	0x20003dc4
 801a414:	10624dd3 	.word	0x10624dd3
 801a418:	0801dfb8 	.word	0x0801dfb8
 801a41c:	0801dfcc 	.word	0x0801dfcc
 801a420:	0801dfd8 	.word	0x0801dfd8
 801a424:	0801dfe4 	.word	0x0801dfe4
        TimerStop( &RxTimeoutTimer );
 801a428:	4828      	ldr	r0, [pc, #160]	; (801a4cc <RadioIrqProcess+0x3b4>)
 801a42a:	f002 fd27 	bl	801ce7c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a42e:	4b28      	ldr	r3, [pc, #160]	; (801a4d0 <RadioIrqProcess+0x3b8>)
 801a430:	785b      	ldrb	r3, [r3, #1]
 801a432:	f083 0301 	eor.w	r3, r3, #1
 801a436:	b2db      	uxtb	r3, r3
 801a438:	2b00      	cmp	r3, #0
 801a43a:	d002      	beq.n	801a442 <RadioIrqProcess+0x32a>
            SUBGRF_SetStandby( STDBY_RC );
 801a43c:	2000      	movs	r0, #0
 801a43e:	f000 fe09 	bl	801b054 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a442:	4b24      	ldr	r3, [pc, #144]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a444:	681b      	ldr	r3, [r3, #0]
 801a446:	2b00      	cmp	r3, #0
 801a448:	d039      	beq.n	801a4be <RadioIrqProcess+0x3a6>
 801a44a:	4b22      	ldr	r3, [pc, #136]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a44c:	681b      	ldr	r3, [r3, #0]
 801a44e:	68db      	ldr	r3, [r3, #12]
 801a450:	2b00      	cmp	r3, #0
 801a452:	d034      	beq.n	801a4be <RadioIrqProcess+0x3a6>
            RadioEvents->RxTimeout( );
 801a454:	4b1f      	ldr	r3, [pc, #124]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a456:	681b      	ldr	r3, [r3, #0]
 801a458:	68db      	ldr	r3, [r3, #12]
 801a45a:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a45c:	4b1e      	ldr	r3, [pc, #120]	; (801a4d8 <RadioIrqProcess+0x3c0>)
 801a45e:	2201      	movs	r2, #1
 801a460:	2100      	movs	r1, #0
 801a462:	2002      	movs	r0, #2
 801a464:	f001 fe60 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a468:	e029      	b.n	801a4be <RadioIrqProcess+0x3a6>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a46a:	4b1c      	ldr	r3, [pc, #112]	; (801a4dc <RadioIrqProcess+0x3c4>)
 801a46c:	2201      	movs	r2, #1
 801a46e:	2100      	movs	r1, #0
 801a470:	2002      	movs	r0, #2
 801a472:	f001 fe59 	bl	801c128 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a476:	4b16      	ldr	r3, [pc, #88]	; (801a4d0 <RadioIrqProcess+0x3b8>)
 801a478:	785b      	ldrb	r3, [r3, #1]
 801a47a:	f083 0301 	eor.w	r3, r3, #1
 801a47e:	b2db      	uxtb	r3, r3
 801a480:	2b00      	cmp	r3, #0
 801a482:	d002      	beq.n	801a48a <RadioIrqProcess+0x372>
            SUBGRF_SetStandby( STDBY_RC );
 801a484:	2000      	movs	r0, #0
 801a486:	f000 fde5 	bl	801b054 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a48a:	4b12      	ldr	r3, [pc, #72]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a48c:	681b      	ldr	r3, [r3, #0]
 801a48e:	2b00      	cmp	r3, #0
 801a490:	d017      	beq.n	801a4c2 <RadioIrqProcess+0x3aa>
 801a492:	4b10      	ldr	r3, [pc, #64]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a494:	681b      	ldr	r3, [r3, #0]
 801a496:	691b      	ldr	r3, [r3, #16]
 801a498:	2b00      	cmp	r3, #0
 801a49a:	d012      	beq.n	801a4c2 <RadioIrqProcess+0x3aa>
            RadioEvents->RxError( );
 801a49c:	4b0d      	ldr	r3, [pc, #52]	; (801a4d4 <RadioIrqProcess+0x3bc>)
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	691b      	ldr	r3, [r3, #16]
 801a4a2:	4798      	blx	r3
        break;
 801a4a4:	e00d      	b.n	801a4c2 <RadioIrqProcess+0x3aa>
        break;
 801a4a6:	bf00      	nop
 801a4a8:	e00c      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4aa:	bf00      	nop
 801a4ac:	e00a      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4ae:	bf00      	nop
 801a4b0:	e008      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4b2:	bf00      	nop
 801a4b4:	e006      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4b6:	bf00      	nop
 801a4b8:	e004      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4ba:	bf00      	nop
 801a4bc:	e002      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4be:	bf00      	nop
 801a4c0:	e000      	b.n	801a4c4 <RadioIrqProcess+0x3ac>
        break;
 801a4c2:	bf00      	nop
  }
}
 801a4c4:	bf00      	nop
 801a4c6:	370c      	adds	r7, #12
 801a4c8:	46bd      	mov	sp, r7
 801a4ca:	bd90      	pop	{r4, r7, pc}
 801a4cc:	20003e10 	.word	0x20003e10
 801a4d0:	20003da0 	.word	0x20003da0
 801a4d4:	20003d9c 	.word	0x20003d9c
 801a4d8:	0801dff0 	.word	0x0801dff0
 801a4dc:	0801dffc 	.word	0x0801dffc

0801a4e0 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a4e0:	b580      	push	{r7, lr}
 801a4e2:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a4e4:	4b09      	ldr	r3, [pc, #36]	; (801a50c <RadioTxPrbs+0x2c>)
 801a4e6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801a4ea:	2101      	movs	r1, #1
 801a4ec:	4618      	mov	r0, r3
 801a4ee:	f001 fbbd 	bl	801bc6c <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_PKTCTL1A, 0x2d );  // sel mode prbs9 instead of preamble
 801a4f2:	4b07      	ldr	r3, [pc, #28]	; (801a510 <RadioTxPrbs+0x30>)
 801a4f4:	212d      	movs	r1, #45	; 0x2d
 801a4f6:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801a4fa:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a4fc:	f000 fe6d 	bl	801b1da <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a500:	4804      	ldr	r0, [pc, #16]	; (801a514 <RadioTxPrbs+0x34>)
 801a502:	f000 fdc3 	bl	801b08c <SUBGRF_SetTx>
}
 801a506:	bf00      	nop
 801a508:	bd80      	pop	{r7, pc}
 801a50a:	bf00      	nop
 801a50c:	20003da0 	.word	0x20003da0
 801a510:	08019f27 	.word	0x08019f27
 801a514:	000fffff 	.word	0x000fffff

0801a518 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a518:	b580      	push	{r7, lr}
 801a51a:	b084      	sub	sp, #16
 801a51c:	af00      	add	r7, sp, #0
 801a51e:	4603      	mov	r3, r0
 801a520:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a526:	4618      	mov	r0, r3
 801a528:	f001 fbc8 	bl	801bcbc <SUBGRF_SetRfTxPower>
 801a52c:	4603      	mov	r3, r0
 801a52e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a530:	7bfb      	ldrb	r3, [r7, #15]
 801a532:	2101      	movs	r1, #1
 801a534:	4618      	mov	r0, r3
 801a536:	f001 fb99 	bl	801bc6c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a53a:	f000 fe45 	bl	801b1c8 <SUBGRF_SetTxContinuousWave>
}
 801a53e:	bf00      	nop
 801a540:	3710      	adds	r7, #16
 801a542:	46bd      	mov	sp, r7
 801a544:	bd80      	pop	{r7, pc}

0801a546 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a546:	b480      	push	{r7}
 801a548:	b089      	sub	sp, #36	; 0x24
 801a54a:	af00      	add	r7, sp, #0
 801a54c:	60f8      	str	r0, [r7, #12]
 801a54e:	60b9      	str	r1, [r7, #8]
 801a550:	4613      	mov	r3, r2
 801a552:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a554:	2300      	movs	r3, #0
 801a556:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int i = 0;
 801a558:	2300      	movs	r3, #0
 801a55a:	61bb      	str	r3, [r7, #24]

    for (i = 0; i < size; i++)
 801a55c:	2300      	movs	r3, #0
 801a55e:	61bb      	str	r3, [r7, #24]
 801a560:	e011      	b.n	801a586 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a562:	69bb      	ldr	r3, [r7, #24]
 801a564:	68ba      	ldr	r2, [r7, #8]
 801a566:	4413      	add	r3, r2
 801a568:	781a      	ldrb	r2, [r3, #0]
 801a56a:	69bb      	ldr	r3, [r7, #24]
 801a56c:	68b9      	ldr	r1, [r7, #8]
 801a56e:	440b      	add	r3, r1
 801a570:	43d2      	mvns	r2, r2
 801a572:	b2d2      	uxtb	r2, r2
 801a574:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a576:	69bb      	ldr	r3, [r7, #24]
 801a578:	68fa      	ldr	r2, [r7, #12]
 801a57a:	4413      	add	r3, r2
 801a57c:	2200      	movs	r2, #0
 801a57e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 801a580:	69bb      	ldr	r3, [r7, #24]
 801a582:	3301      	adds	r3, #1
 801a584:	61bb      	str	r3, [r7, #24]
 801a586:	79fb      	ldrb	r3, [r7, #7]
 801a588:	69ba      	ldr	r2, [r7, #24]
 801a58a:	429a      	cmp	r2, r3
 801a58c:	dbe9      	blt.n	801a562 <payload_integration+0x1c>
    }

    for (i = 0; i < (size * 8); i++)
 801a58e:	2300      	movs	r3, #0
 801a590:	61bb      	str	r3, [r7, #24]
 801a592:	e049      	b.n	801a628 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a594:	69bb      	ldr	r3, [r7, #24]
 801a596:	425a      	negs	r2, r3
 801a598:	f003 0307 	and.w	r3, r3, #7
 801a59c:	f002 0207 	and.w	r2, r2, #7
 801a5a0:	bf58      	it	pl
 801a5a2:	4253      	negpl	r3, r2
 801a5a4:	b2db      	uxtb	r3, r3
 801a5a6:	f1c3 0307 	rsb	r3, r3, #7
 801a5aa:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a5ac:	69bb      	ldr	r3, [r7, #24]
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	da00      	bge.n	801a5b4 <payload_integration+0x6e>
 801a5b2:	3307      	adds	r3, #7
 801a5b4:	10db      	asrs	r3, r3, #3
 801a5b6:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a5b8:	69bb      	ldr	r3, [r7, #24]
 801a5ba:	3301      	adds	r3, #1
 801a5bc:	425a      	negs	r2, r3
 801a5be:	f003 0307 	and.w	r3, r3, #7
 801a5c2:	f002 0207 	and.w	r2, r2, #7
 801a5c6:	bf58      	it	pl
 801a5c8:	4253      	negpl	r3, r2
 801a5ca:	b2db      	uxtb	r3, r3
 801a5cc:	f1c3 0307 	rsb	r3, r3, #7
 801a5d0:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a5d2:	69bb      	ldr	r3, [r7, #24]
 801a5d4:	3301      	adds	r3, #1
 801a5d6:	2b00      	cmp	r3, #0
 801a5d8:	da00      	bge.n	801a5dc <payload_integration+0x96>
 801a5da:	3307      	adds	r3, #7
 801a5dc:	10db      	asrs	r3, r3, #3
 801a5de:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a5e0:	7dbb      	ldrb	r3, [r7, #22]
 801a5e2:	68ba      	ldr	r2, [r7, #8]
 801a5e4:	4413      	add	r3, r2
 801a5e6:	781b      	ldrb	r3, [r3, #0]
 801a5e8:	461a      	mov	r2, r3
 801a5ea:	7dfb      	ldrb	r3, [r7, #23]
 801a5ec:	fa42 f303 	asr.w	r3, r2, r3
 801a5f0:	b2db      	uxtb	r3, r3
 801a5f2:	f003 0301 	and.w	r3, r3, #1
 801a5f6:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a5f8:	7ffa      	ldrb	r2, [r7, #31]
 801a5fa:	7cfb      	ldrb	r3, [r7, #19]
 801a5fc:	4053      	eors	r3, r2
 801a5fe:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a600:	7d3b      	ldrb	r3, [r7, #20]
 801a602:	68fa      	ldr	r2, [r7, #12]
 801a604:	4413      	add	r3, r2
 801a606:	781b      	ldrb	r3, [r3, #0]
 801a608:	b25a      	sxtb	r2, r3
 801a60a:	7ff9      	ldrb	r1, [r7, #31]
 801a60c:	7d7b      	ldrb	r3, [r7, #21]
 801a60e:	fa01 f303 	lsl.w	r3, r1, r3
 801a612:	b25b      	sxtb	r3, r3
 801a614:	4313      	orrs	r3, r2
 801a616:	b259      	sxtb	r1, r3
 801a618:	7d3b      	ldrb	r3, [r7, #20]
 801a61a:	68fa      	ldr	r2, [r7, #12]
 801a61c:	4413      	add	r3, r2
 801a61e:	b2ca      	uxtb	r2, r1
 801a620:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (size * 8); i++)
 801a622:	69bb      	ldr	r3, [r7, #24]
 801a624:	3301      	adds	r3, #1
 801a626:	61bb      	str	r3, [r7, #24]
 801a628:	79fb      	ldrb	r3, [r7, #7]
 801a62a:	00db      	lsls	r3, r3, #3
 801a62c:	69ba      	ldr	r2, [r7, #24]
 801a62e:	429a      	cmp	r2, r3
 801a630:	dbb0      	blt.n	801a594 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a632:	7ffb      	ldrb	r3, [r7, #31]
 801a634:	01db      	lsls	r3, r3, #7
 801a636:	b25a      	sxtb	r2, r3
 801a638:	7ffb      	ldrb	r3, [r7, #31]
 801a63a:	019b      	lsls	r3, r3, #6
 801a63c:	b25b      	sxtb	r3, r3
 801a63e:	4313      	orrs	r3, r2
 801a640:	b25b      	sxtb	r3, r3
 801a642:	7ffa      	ldrb	r2, [r7, #31]
 801a644:	2a00      	cmp	r2, #0
 801a646:	d101      	bne.n	801a64c <payload_integration+0x106>
 801a648:	2220      	movs	r2, #32
 801a64a:	e000      	b.n	801a64e <payload_integration+0x108>
 801a64c:	2200      	movs	r2, #0
 801a64e:	4313      	orrs	r3, r2
 801a650:	b259      	sxtb	r1, r3
 801a652:	79fb      	ldrb	r3, [r7, #7]
 801a654:	68fa      	ldr	r2, [r7, #12]
 801a656:	4413      	add	r3, r2
 801a658:	b2ca      	uxtb	r2, r1
 801a65a:	701a      	strb	r2, [r3, #0]
}
 801a65c:	bf00      	nop
 801a65e:	3724      	adds	r7, #36	; 0x24
 801a660:	46bd      	mov	sp, r7
 801a662:	bc80      	pop	{r7}
 801a664:	4770      	bx	lr
	...

0801a668 <RadioSetRxGenericConfig>:

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 801a668:	b580      	push	{r7, lr}
 801a66a:	b08c      	sub	sp, #48	; 0x30
 801a66c:	af00      	add	r7, sp, #0
 801a66e:	60b9      	str	r1, [r7, #8]
 801a670:	607a      	str	r2, [r7, #4]
 801a672:	603b      	str	r3, [r7, #0]
 801a674:	4603      	mov	r3, r0
 801a676:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801a678:	2300      	movs	r3, #0
 801a67a:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t syncword[8] = {0};
 801a67c:	2300      	movs	r3, #0
 801a67e:	61fb      	str	r3, [r7, #28]
 801a680:	2300      	movs	r3, #0
 801a682:	623b      	str	r3, [r7, #32]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a684:	f001 fcd5 	bl	801c032 <RFW_DeInit>

    if( rxContinuous != 0 )
 801a688:	687b      	ldr	r3, [r7, #4]
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	d001      	beq.n	801a692 <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801a68e:	2300      	movs	r3, #0
 801a690:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a692:	687b      	ldr	r3, [r7, #4]
 801a694:	2b00      	cmp	r3, #0
 801a696:	bf14      	ite	ne
 801a698:	2301      	movne	r3, #1
 801a69a:	2300      	moveq	r3, #0
 801a69c:	b2da      	uxtb	r2, r3
 801a69e:	4b9f      	ldr	r3, [pc, #636]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a6a0:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a6a2:	7bfb      	ldrb	r3, [r7, #15]
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d003      	beq.n	801a6b0 <RadioSetRxGenericConfig+0x48>
 801a6a8:	2b01      	cmp	r3, #1
 801a6aa:	f000 80e8 	beq.w	801a87e <RadioSetRxGenericConfig+0x216>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a6ae:	e1a0      	b.n	801a9f2 <RadioSetRxGenericConfig+0x38a>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a6b0:	68bb      	ldr	r3, [r7, #8]
 801a6b2:	68db      	ldr	r3, [r3, #12]
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d003      	beq.n	801a6c0 <RadioSetRxGenericConfig+0x58>
 801a6b8:	68bb      	ldr	r3, [r7, #8]
 801a6ba:	691b      	ldr	r3, [r3, #16]
 801a6bc:	2b00      	cmp	r3, #0
 801a6be:	d102      	bne.n	801a6c6 <RadioSetRxGenericConfig+0x5e>
            return -1;
 801a6c0:	f04f 33ff 	mov.w	r3, #4294967295
 801a6c4:	e196      	b.n	801a9f4 <RadioSetRxGenericConfig+0x38c>
        if( config->fsk.SyncWordLength > 8 )
 801a6c6:	68bb      	ldr	r3, [r7, #8]
 801a6c8:	7d5b      	ldrb	r3, [r3, #21]
 801a6ca:	2b08      	cmp	r3, #8
 801a6cc:	d902      	bls.n	801a6d4 <RadioSetRxGenericConfig+0x6c>
            return -1;
 801a6ce:	f04f 33ff 	mov.w	r3, #4294967295
 801a6d2:	e18f      	b.n	801a9f4 <RadioSetRxGenericConfig+0x38c>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801a6d4:	2300      	movs	r3, #0
 801a6d6:	62bb      	str	r3, [r7, #40]	; 0x28
 801a6d8:	e00d      	b.n	801a6f6 <RadioSetRxGenericConfig+0x8e>
                syncword[i] = config->fsk.SyncWord[i];
 801a6da:	68bb      	ldr	r3, [r7, #8]
 801a6dc:	699a      	ldr	r2, [r3, #24]
 801a6de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6e0:	4413      	add	r3, r2
 801a6e2:	7819      	ldrb	r1, [r3, #0]
 801a6e4:	f107 021c 	add.w	r2, r7, #28
 801a6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6ea:	4413      	add	r3, r2
 801a6ec:	460a      	mov	r2, r1
 801a6ee:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801a6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6f2:	3301      	adds	r3, #1
 801a6f4:	62bb      	str	r3, [r7, #40]	; 0x28
 801a6f6:	68bb      	ldr	r3, [r7, #8]
 801a6f8:	7d5b      	ldrb	r3, [r3, #21]
 801a6fa:	461a      	mov	r2, r3
 801a6fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a6fe:	4293      	cmp	r3, r2
 801a700:	dbeb      	blt.n	801a6da <RadioSetRxGenericConfig+0x72>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a702:	68bb      	ldr	r3, [r7, #8]
 801a704:	681b      	ldr	r3, [r3, #0]
 801a706:	2b00      	cmp	r3, #0
 801a708:	bf14      	ite	ne
 801a70a:	2301      	movne	r3, #1
 801a70c:	2300      	moveq	r3, #0
 801a70e:	b2db      	uxtb	r3, r3
 801a710:	4618      	mov	r0, r3
 801a712:	f000 fd6b 	bl	801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a716:	4b81      	ldr	r3, [pc, #516]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a718:	2200      	movs	r2, #0
 801a71a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a71e:	68bb      	ldr	r3, [r7, #8]
 801a720:	68db      	ldr	r3, [r3, #12]
 801a722:	4a7e      	ldr	r2, [pc, #504]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a724:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801a726:	68bb      	ldr	r3, [r7, #8]
 801a728:	791a      	ldrb	r2, [r3, #4]
 801a72a:	4b7c      	ldr	r3, [pc, #496]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a72c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a730:	68bb      	ldr	r3, [r7, #8]
 801a732:	689b      	ldr	r3, [r3, #8]
 801a734:	4618      	mov	r0, r3
 801a736:	f001 fbaf 	bl	801be98 <SUBGRF_GetFskBandwidthRegValue>
 801a73a:	4603      	mov	r3, r0
 801a73c:	461a      	mov	r2, r3
 801a73e:	4b77      	ldr	r3, [pc, #476]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a744:	4b75      	ldr	r3, [pc, #468]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a746:	2200      	movs	r2, #0
 801a748:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a74a:	68bb      	ldr	r3, [r7, #8]
 801a74c:	691b      	ldr	r3, [r3, #16]
 801a74e:	b29b      	uxth	r3, r3
 801a750:	00db      	lsls	r3, r3, #3
 801a752:	b29a      	uxth	r2, r3
 801a754:	4b71      	ldr	r3, [pc, #452]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a756:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a758:	68bb      	ldr	r3, [r7, #8]
 801a75a:	7d1a      	ldrb	r2, [r3, #20]
 801a75c:	4b6f      	ldr	r3, [pc, #444]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a75e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a760:	68bb      	ldr	r3, [r7, #8]
 801a762:	7d5b      	ldrb	r3, [r3, #21]
 801a764:	00db      	lsls	r3, r3, #3
 801a766:	b2da      	uxtb	r2, r3
 801a768:	4b6c      	ldr	r3, [pc, #432]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a76a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a76c:	68bb      	ldr	r3, [r7, #8]
 801a76e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801a772:	4b6a      	ldr	r3, [pc, #424]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a774:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a776:	68bb      	ldr	r3, [r7, #8]
 801a778:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a77c:	2b00      	cmp	r3, #0
 801a77e:	d105      	bne.n	801a78c <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a780:	68bb      	ldr	r3, [r7, #8]
 801a782:	69db      	ldr	r3, [r3, #28]
 801a784:	b2da      	uxtb	r2, r3
 801a786:	4b65      	ldr	r3, [pc, #404]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a788:	759a      	strb	r2, [r3, #22]
 801a78a:	e00b      	b.n	801a7a4 <RadioSetRxGenericConfig+0x13c>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a78c:	68bb      	ldr	r3, [r7, #8]
 801a78e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a792:	2b02      	cmp	r3, #2
 801a794:	d103      	bne.n	801a79e <RadioSetRxGenericConfig+0x136>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a796:	4b61      	ldr	r3, [pc, #388]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a798:	22ff      	movs	r2, #255	; 0xff
 801a79a:	759a      	strb	r2, [r3, #22]
 801a79c:	e002      	b.n	801a7a4 <RadioSetRxGenericConfig+0x13c>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a79e:	4b5f      	ldr	r3, [pc, #380]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a7a0:	22ff      	movs	r2, #255	; 0xff
 801a7a2:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a7a4:	68bb      	ldr	r3, [r7, #8]
 801a7a6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 801a7aa:	2b02      	cmp	r3, #2
 801a7ac:	d004      	beq.n	801a7b8 <RadioSetRxGenericConfig+0x150>
 801a7ae:	68bb      	ldr	r3, [r7, #8]
 801a7b0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a7b4:	2b02      	cmp	r3, #2
 801a7b6:	d12d      	bne.n	801a814 <RadioSetRxGenericConfig+0x1ac>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a7b8:	68bb      	ldr	r3, [r7, #8]
 801a7ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a7be:	2bf1      	cmp	r3, #241	; 0xf1
 801a7c0:	d00c      	beq.n	801a7dc <RadioSetRxGenericConfig+0x174>
 801a7c2:	68bb      	ldr	r3, [r7, #8]
 801a7c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a7c8:	2bf2      	cmp	r3, #242	; 0xf2
 801a7ca:	d007      	beq.n	801a7dc <RadioSetRxGenericConfig+0x174>
 801a7cc:	68bb      	ldr	r3, [r7, #8]
 801a7ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a7d2:	2b01      	cmp	r3, #1
 801a7d4:	d002      	beq.n	801a7dc <RadioSetRxGenericConfig+0x174>
            return -1;
 801a7d6:	f04f 33ff 	mov.w	r3, #4294967295
 801a7da:	e10b      	b.n	801a9f4 <RadioSetRxGenericConfig+0x38c>
          ConfigGeneric.rtx = CONFIG_RX;
 801a7dc:	2300      	movs	r3, #0
 801a7de:	763b      	strb	r3, [r7, #24]
          ConfigGeneric.RxConfig = config;
 801a7e0:	68bb      	ldr	r3, [r7, #8]
 801a7e2:	617b      	str	r3, [r7, #20]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a7e4:	4b4e      	ldr	r3, [pc, #312]	; (801a920 <RadioSetRxGenericConfig+0x2b8>)
 801a7e6:	6819      	ldr	r1, [r3, #0]
 801a7e8:	f107 0310 	add.w	r3, r7, #16
 801a7ec:	4a4d      	ldr	r2, [pc, #308]	; (801a924 <RadioSetRxGenericConfig+0x2bc>)
 801a7ee:	4618      	mov	r0, r3
 801a7f0:	f001 fc12 	bl	801c018 <RFW_Init>
 801a7f4:	4603      	mov	r3, r0
 801a7f6:	2b00      	cmp	r3, #0
 801a7f8:	d002      	beq.n	801a800 <RadioSetRxGenericConfig+0x198>
            return -1;
 801a7fa:	f04f 33ff 	mov.w	r3, #4294967295
 801a7fe:	e0f9      	b.n	801a9f4 <RadioSetRxGenericConfig+0x38c>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a800:	4b46      	ldr	r3, [pc, #280]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a802:	2200      	movs	r2, #0
 801a804:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a806:	4b45      	ldr	r3, [pc, #276]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a808:	2201      	movs	r2, #1
 801a80a:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a80c:	4b43      	ldr	r3, [pc, #268]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a80e:	2200      	movs	r2, #0
 801a810:	755a      	strb	r2, [r3, #21]
        {
 801a812:	e00e      	b.n	801a832 <RadioSetRxGenericConfig+0x1ca>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a814:	68bb      	ldr	r3, [r7, #8]
 801a816:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801a81a:	4b40      	ldr	r3, [pc, #256]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a81c:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a81e:	68bb      	ldr	r3, [r7, #8]
 801a820:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801a824:	4b3d      	ldr	r3, [pc, #244]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a826:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a828:	68bb      	ldr	r3, [r7, #8]
 801a82a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801a82e:	4b3b      	ldr	r3, [pc, #236]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a830:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a832:	f7ff fa92 	bl	8019d5a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a836:	2000      	movs	r0, #0
 801a838:	f7fe fc24 	bl	8019084 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a83c:	483a      	ldr	r0, [pc, #232]	; (801a928 <RadioSetRxGenericConfig+0x2c0>)
 801a83e:	f000 ff07 	bl	801b650 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a842:	483a      	ldr	r0, [pc, #232]	; (801a92c <RadioSetRxGenericConfig+0x2c4>)
 801a844:	f000 ffd6 	bl	801b7f4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a848:	f107 031c 	add.w	r3, r7, #28
 801a84c:	4618      	mov	r0, r3
 801a84e:	f000 fb06 	bl	801ae5e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a852:	68bb      	ldr	r3, [r7, #8]
 801a854:	8c1b      	ldrh	r3, [r3, #32]
 801a856:	4618      	mov	r0, r3
 801a858:	f000 fb50 	bl	801aefc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a85c:	68bb      	ldr	r3, [r7, #8]
 801a85e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801a860:	4618      	mov	r0, r3
 801a862:	f000 fb2b 	bl	801aebc <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a866:	683b      	ldr	r3, [r7, #0]
 801a868:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801a86c:	fb03 f202 	mul.w	r2, r3, r2
 801a870:	68bb      	ldr	r3, [r7, #8]
 801a872:	68db      	ldr	r3, [r3, #12]
 801a874:	fbb2 f3f3 	udiv	r3, r2, r3
 801a878:	4a28      	ldr	r2, [pc, #160]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a87a:	6093      	str	r3, [r2, #8]
        break;
 801a87c:	e0b9      	b.n	801a9f2 <RadioSetRxGenericConfig+0x38a>
        if( config->lora.PreambleLen == 0 )
 801a87e:	68bb      	ldr	r3, [r7, #8]
 801a880:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801a882:	2b00      	cmp	r3, #0
 801a884:	d102      	bne.n	801a88c <RadioSetRxGenericConfig+0x224>
            return -1;
 801a886:	f04f 33ff 	mov.w	r3, #4294967295
 801a88a:	e0b3      	b.n	801a9f4 <RadioSetRxGenericConfig+0x38c>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a88c:	68bb      	ldr	r3, [r7, #8]
 801a88e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801a892:	2b01      	cmp	r3, #1
 801a894:	d104      	bne.n	801a8a0 <RadioSetRxGenericConfig+0x238>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 801a896:	68bb      	ldr	r3, [r7, #8]
 801a898:	69db      	ldr	r3, [r3, #28]
 801a89a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801a89e:	e002      	b.n	801a8a6 <RadioSetRxGenericConfig+0x23e>
            MaxPayloadLength = 0xFF;
 801a8a0:	23ff      	movs	r3, #255	; 0xff
 801a8a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a8a6:	68bb      	ldr	r3, [r7, #8]
 801a8a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a8aa:	2b00      	cmp	r3, #0
 801a8ac:	bf14      	ite	ne
 801a8ae:	2301      	movne	r3, #1
 801a8b0:	2300      	moveq	r3, #0
 801a8b2:	b2db      	uxtb	r3, r3
 801a8b4:	4618      	mov	r0, r3
 801a8b6:	f000 fc99 	bl	801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a8ba:	683b      	ldr	r3, [r7, #0]
 801a8bc:	b2db      	uxtb	r3, r3
 801a8be:	4618      	mov	r0, r3
 801a8c0:	f000 fca3 	bl	801b20a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a8c4:	4b15      	ldr	r3, [pc, #84]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a8c6:	2201      	movs	r2, #1
 801a8c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a8cc:	68bb      	ldr	r3, [r7, #8]
 801a8ce:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801a8d2:	4b12      	ldr	r3, [pc, #72]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a8d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a8d8:	68bb      	ldr	r3, [r7, #8]
 801a8da:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801a8de:	4b0f      	ldr	r3, [pc, #60]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a8e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a8e4:	68bb      	ldr	r3, [r7, #8]
 801a8e6:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801a8ea:	4b0c      	ldr	r3, [pc, #48]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a8ec:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801a8f0:	68bb      	ldr	r3, [r7, #8]
 801a8f2:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801a8f6:	2b02      	cmp	r3, #2
 801a8f8:	d01a      	beq.n	801a930 <RadioSetRxGenericConfig+0x2c8>
 801a8fa:	2b02      	cmp	r3, #2
 801a8fc:	dc2c      	bgt.n	801a958 <RadioSetRxGenericConfig+0x2f0>
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	d002      	beq.n	801a908 <RadioSetRxGenericConfig+0x2a0>
 801a902:	2b01      	cmp	r3, #1
 801a904:	d005      	beq.n	801a912 <RadioSetRxGenericConfig+0x2aa>
            break;
 801a906:	e027      	b.n	801a958 <RadioSetRxGenericConfig+0x2f0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a908:	4b04      	ldr	r3, [pc, #16]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a90a:	2200      	movs	r2, #0
 801a90c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a910:	e023      	b.n	801a95a <RadioSetRxGenericConfig+0x2f2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a912:	4b02      	ldr	r3, [pc, #8]	; (801a91c <RadioSetRxGenericConfig+0x2b4>)
 801a914:	2201      	movs	r2, #1
 801a916:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a91a:	e01e      	b.n	801a95a <RadioSetRxGenericConfig+0x2f2>
 801a91c:	20003da0 	.word	0x20003da0
 801a920:	20003d9c 	.word	0x20003d9c
 801a924:	20003e10 	.word	0x20003e10
 801a928:	20003dd8 	.word	0x20003dd8
 801a92c:	20003dae 	.word	0x20003dae
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a930:	68bb      	ldr	r3, [r7, #8]
 801a932:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a936:	2b0b      	cmp	r3, #11
 801a938:	d004      	beq.n	801a944 <RadioSetRxGenericConfig+0x2dc>
 801a93a:	68bb      	ldr	r3, [r7, #8]
 801a93c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a940:	2b0c      	cmp	r3, #12
 801a942:	d104      	bne.n	801a94e <RadioSetRxGenericConfig+0x2e6>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a944:	4b2d      	ldr	r3, [pc, #180]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a946:	2201      	movs	r2, #1
 801a948:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a94c:	e005      	b.n	801a95a <RadioSetRxGenericConfig+0x2f2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a94e:	4b2b      	ldr	r3, [pc, #172]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a950:	2200      	movs	r2, #0
 801a952:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a956:	e000      	b.n	801a95a <RadioSetRxGenericConfig+0x2f2>
            break;
 801a958:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a95a:	4b28      	ldr	r3, [pc, #160]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a95c:	2201      	movs	r2, #1
 801a95e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a960:	68bb      	ldr	r3, [r7, #8]
 801a962:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801a964:	4b25      	ldr	r3, [pc, #148]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a966:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a968:	68bb      	ldr	r3, [r7, #8]
 801a96a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801a96e:	4b23      	ldr	r3, [pc, #140]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a970:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801a972:	4a22      	ldr	r2, [pc, #136]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a974:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a978:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a97a:	68bb      	ldr	r3, [r7, #8]
 801a97c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801a980:	4b1e      	ldr	r3, [pc, #120]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a982:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a986:	68bb      	ldr	r3, [r7, #8]
 801a988:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801a98c:	4b1b      	ldr	r3, [pc, #108]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a98e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801a992:	f7ff f9e2 	bl	8019d5a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a996:	2001      	movs	r0, #1
 801a998:	f7fe fb74 	bl	8019084 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a99c:	4818      	ldr	r0, [pc, #96]	; (801aa00 <RadioSetRxGenericConfig+0x398>)
 801a99e:	f000 fe57 	bl	801b650 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a9a2:	4818      	ldr	r0, [pc, #96]	; (801aa04 <RadioSetRxGenericConfig+0x39c>)
 801a9a4:	f000 ff26 	bl	801b7f4 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801a9a8:	4b14      	ldr	r3, [pc, #80]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a9aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801a9ae:	2b01      	cmp	r3, #1
 801a9b0:	d10d      	bne.n	801a9ce <RadioSetRxGenericConfig+0x366>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801a9b2:	f240 7036 	movw	r0, #1846	; 0x736
 801a9b6:	f001 f879 	bl	801baac <SUBGRF_ReadRegister>
 801a9ba:	4603      	mov	r3, r0
 801a9bc:	f023 0304 	bic.w	r3, r3, #4
 801a9c0:	b2db      	uxtb	r3, r3
 801a9c2:	4619      	mov	r1, r3
 801a9c4:	f240 7036 	movw	r0, #1846	; 0x736
 801a9c8:	f001 f85c 	bl	801ba84 <SUBGRF_WriteRegister>
 801a9cc:	e00c      	b.n	801a9e8 <RadioSetRxGenericConfig+0x380>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801a9ce:	f240 7036 	movw	r0, #1846	; 0x736
 801a9d2:	f001 f86b 	bl	801baac <SUBGRF_ReadRegister>
 801a9d6:	4603      	mov	r3, r0
 801a9d8:	f043 0304 	orr.w	r3, r3, #4
 801a9dc:	b2db      	uxtb	r3, r3
 801a9de:	4619      	mov	r1, r3
 801a9e0:	f240 7036 	movw	r0, #1846	; 0x736
 801a9e4:	f001 f84e 	bl	801ba84 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801a9e8:	4b04      	ldr	r3, [pc, #16]	; (801a9fc <RadioSetRxGenericConfig+0x394>)
 801a9ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a9ee:	609a      	str	r2, [r3, #8]
        break;
 801a9f0:	bf00      	nop
    }
    return status;
 801a9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801a9f4:	4618      	mov	r0, r3
 801a9f6:	3730      	adds	r7, #48	; 0x30
 801a9f8:	46bd      	mov	sp, r7
 801a9fa:	bd80      	pop	{r7, pc}
 801a9fc:	20003da0 	.word	0x20003da0
 801aa00:	20003dd8 	.word	0x20003dd8
 801aa04:	20003dae 	.word	0x20003dae

0801aa08 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801aa08:	b580      	push	{r7, lr}
 801aa0a:	b08a      	sub	sp, #40	; 0x28
 801aa0c:	af00      	add	r7, sp, #0
 801aa0e:	60b9      	str	r1, [r7, #8]
 801aa10:	607b      	str	r3, [r7, #4]
 801aa12:	4603      	mov	r3, r0
 801aa14:	73fb      	strb	r3, [r7, #15]
 801aa16:	4613      	mov	r3, r2
 801aa18:	73bb      	strb	r3, [r7, #14]
    uint8_t syncword[8] = {0};
 801aa1a:	2300      	movs	r3, #0
 801aa1c:	61fb      	str	r3, [r7, #28]
 801aa1e:	2300      	movs	r3, #0
 801aa20:	623b      	str	r3, [r7, #32]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801aa22:	f001 fb06 	bl	801c032 <RFW_DeInit>
    switch( modem )
 801aa26:	7bfb      	ldrb	r3, [r7, #15]
 801aa28:	2b02      	cmp	r3, #2
 801aa2a:	f000 8144 	beq.w	801acb6 <RadioSetTxGenericConfig+0x2ae>
 801aa2e:	2b02      	cmp	r3, #2
 801aa30:	f300 8160 	bgt.w	801acf4 <RadioSetTxGenericConfig+0x2ec>
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d003      	beq.n	801aa40 <RadioSetTxGenericConfig+0x38>
 801aa38:	2b01      	cmp	r3, #1
 801aa3a:	f000 80b7 	beq.w	801abac <RadioSetTxGenericConfig+0x1a4>
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
        break;
    default:
        break;
 801aa3e:	e159      	b.n	801acf4 <RadioSetTxGenericConfig+0x2ec>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801aa40:	68bb      	ldr	r3, [r7, #8]
 801aa42:	689b      	ldr	r3, [r3, #8]
 801aa44:	2b00      	cmp	r3, #0
 801aa46:	d003      	beq.n	801aa50 <RadioSetTxGenericConfig+0x48>
 801aa48:	68bb      	ldr	r3, [r7, #8]
 801aa4a:	691b      	ldr	r3, [r3, #16]
 801aa4c:	2b00      	cmp	r3, #0
 801aa4e:	d102      	bne.n	801aa56 <RadioSetTxGenericConfig+0x4e>
            return -1;
 801aa50:	f04f 33ff 	mov.w	r3, #4294967295
 801aa54:	e163      	b.n	801ad1e <RadioSetTxGenericConfig+0x316>
        if( config->fsk.SyncWordLength > 8 )
 801aa56:	68bb      	ldr	r3, [r7, #8]
 801aa58:	7d1b      	ldrb	r3, [r3, #20]
 801aa5a:	2b08      	cmp	r3, #8
 801aa5c:	d902      	bls.n	801aa64 <RadioSetTxGenericConfig+0x5c>
            return -1;
 801aa5e:	f04f 33ff 	mov.w	r3, #4294967295
 801aa62:	e15c      	b.n	801ad1e <RadioSetTxGenericConfig+0x316>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801aa64:	2300      	movs	r3, #0
 801aa66:	627b      	str	r3, [r7, #36]	; 0x24
 801aa68:	e00d      	b.n	801aa86 <RadioSetTxGenericConfig+0x7e>
                syncword[i] = config->fsk.SyncWord[i];
 801aa6a:	68bb      	ldr	r3, [r7, #8]
 801aa6c:	699a      	ldr	r2, [r3, #24]
 801aa6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa70:	4413      	add	r3, r2
 801aa72:	7819      	ldrb	r1, [r3, #0]
 801aa74:	f107 021c 	add.w	r2, r7, #28
 801aa78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa7a:	4413      	add	r3, r2
 801aa7c:	460a      	mov	r2, r1
 801aa7e:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 801aa80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa82:	3301      	adds	r3, #1
 801aa84:	627b      	str	r3, [r7, #36]	; 0x24
 801aa86:	68bb      	ldr	r3, [r7, #8]
 801aa88:	7d1b      	ldrb	r3, [r3, #20]
 801aa8a:	461a      	mov	r2, r3
 801aa8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa8e:	4293      	cmp	r3, r2
 801aa90:	dbeb      	blt.n	801aa6a <RadioSetTxGenericConfig+0x62>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801aa92:	4ba5      	ldr	r3, [pc, #660]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aa94:	2200      	movs	r2, #0
 801aa96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801aa9a:	68bb      	ldr	r3, [r7, #8]
 801aa9c:	689b      	ldr	r3, [r3, #8]
 801aa9e:	4aa2      	ldr	r2, [pc, #648]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aaa0:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801aaa2:	68bb      	ldr	r3, [r7, #8]
 801aaa4:	781a      	ldrb	r2, [r3, #0]
 801aaa6:	4ba0      	ldr	r3, [pc, #640]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aaa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801aaac:	68bb      	ldr	r3, [r7, #8]
 801aaae:	685b      	ldr	r3, [r3, #4]
 801aab0:	4618      	mov	r0, r3
 801aab2:	f001 f9f1 	bl	801be98 <SUBGRF_GetFskBandwidthRegValue>
 801aab6:	4603      	mov	r3, r0
 801aab8:	461a      	mov	r2, r3
 801aaba:	4b9b      	ldr	r3, [pc, #620]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aabc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801aac0:	68bb      	ldr	r3, [r7, #8]
 801aac2:	68db      	ldr	r3, [r3, #12]
 801aac4:	4a98      	ldr	r2, [pc, #608]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aac6:	6413      	str	r3, [r2, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801aac8:	4b97      	ldr	r3, [pc, #604]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aaca:	2200      	movs	r2, #0
 801aacc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801aace:	68bb      	ldr	r3, [r7, #8]
 801aad0:	691b      	ldr	r3, [r3, #16]
 801aad2:	b29b      	uxth	r3, r3
 801aad4:	00db      	lsls	r3, r3, #3
 801aad6:	b29a      	uxth	r2, r3
 801aad8:	4b93      	ldr	r3, [pc, #588]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aada:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801aadc:	4b92      	ldr	r3, [pc, #584]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aade:	2204      	movs	r2, #4
 801aae0:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801aae2:	68bb      	ldr	r3, [r7, #8]
 801aae4:	7d1b      	ldrb	r3, [r3, #20]
 801aae6:	00db      	lsls	r3, r3, #3
 801aae8:	b2da      	uxtb	r2, r3
 801aaea:	4b8f      	ldr	r3, [pc, #572]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aaec:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801aaee:	4b8e      	ldr	r3, [pc, #568]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801aaf0:	2200      	movs	r2, #0
 801aaf2:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801aaf4:	68bb      	ldr	r3, [r7, #8]
 801aaf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801aafa:	2b02      	cmp	r3, #2
 801aafc:	d003      	beq.n	801ab06 <RadioSetTxGenericConfig+0xfe>
 801aafe:	68bb      	ldr	r3, [r7, #8]
 801ab00:	7f9b      	ldrb	r3, [r3, #30]
 801ab02:	2b02      	cmp	r3, #2
 801ab04:	d12a      	bne.n	801ab5c <RadioSetTxGenericConfig+0x154>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ab06:	68bb      	ldr	r3, [r7, #8]
 801ab08:	7fdb      	ldrb	r3, [r3, #31]
 801ab0a:	2bf1      	cmp	r3, #241	; 0xf1
 801ab0c:	d00a      	beq.n	801ab24 <RadioSetTxGenericConfig+0x11c>
 801ab0e:	68bb      	ldr	r3, [r7, #8]
 801ab10:	7fdb      	ldrb	r3, [r3, #31]
 801ab12:	2bf2      	cmp	r3, #242	; 0xf2
 801ab14:	d006      	beq.n	801ab24 <RadioSetTxGenericConfig+0x11c>
 801ab16:	68bb      	ldr	r3, [r7, #8]
 801ab18:	7fdb      	ldrb	r3, [r3, #31]
 801ab1a:	2b01      	cmp	r3, #1
 801ab1c:	d002      	beq.n	801ab24 <RadioSetTxGenericConfig+0x11c>
                return -1;
 801ab1e:	f04f 33ff 	mov.w	r3, #4294967295
 801ab22:	e0fc      	b.n	801ad1e <RadioSetTxGenericConfig+0x316>
            ConfigGeneric.rtx = CONFIG_TX;
 801ab24:	2301      	movs	r3, #1
 801ab26:	763b      	strb	r3, [r7, #24]
            ConfigGeneric.TxConfig = config;
 801ab28:	68bb      	ldr	r3, [r7, #8]
 801ab2a:	613b      	str	r3, [r7, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801ab2c:	4b7f      	ldr	r3, [pc, #508]	; (801ad2c <RadioSetTxGenericConfig+0x324>)
 801ab2e:	6819      	ldr	r1, [r3, #0]
 801ab30:	f107 0310 	add.w	r3, r7, #16
 801ab34:	4a7e      	ldr	r2, [pc, #504]	; (801ad30 <RadioSetTxGenericConfig+0x328>)
 801ab36:	4618      	mov	r0, r3
 801ab38:	f001 fa6e 	bl	801c018 <RFW_Init>
 801ab3c:	4603      	mov	r3, r0
 801ab3e:	2b00      	cmp	r3, #0
 801ab40:	d002      	beq.n	801ab48 <RadioSetTxGenericConfig+0x140>
              return -1;
 801ab42:	f04f 33ff 	mov.w	r3, #4294967295
 801ab46:	e0ea      	b.n	801ad1e <RadioSetTxGenericConfig+0x316>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801ab48:	4b77      	ldr	r3, [pc, #476]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab4a:	2200      	movs	r2, #0
 801ab4c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801ab4e:	4b76      	ldr	r3, [pc, #472]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab50:	2201      	movs	r2, #1
 801ab52:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801ab54:	4b74      	ldr	r3, [pc, #464]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab56:	2200      	movs	r2, #0
 801ab58:	755a      	strb	r2, [r3, #21]
        {
 801ab5a:	e00c      	b.n	801ab76 <RadioSetTxGenericConfig+0x16e>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801ab5c:	68bb      	ldr	r3, [r7, #8]
 801ab5e:	7fda      	ldrb	r2, [r3, #31]
 801ab60:	4b71      	ldr	r3, [pc, #452]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab62:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801ab64:	68bb      	ldr	r3, [r7, #8]
 801ab66:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801ab6a:	4b6f      	ldr	r3, [pc, #444]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab6c:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801ab6e:	68bb      	ldr	r3, [r7, #8]
 801ab70:	7f9a      	ldrb	r2, [r3, #30]
 801ab72:	4b6d      	ldr	r3, [pc, #436]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ab74:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801ab76:	f7ff f8f0 	bl	8019d5a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801ab7a:	2000      	movs	r0, #0
 801ab7c:	f7fe fa82 	bl	8019084 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ab80:	486c      	ldr	r0, [pc, #432]	; (801ad34 <RadioSetTxGenericConfig+0x32c>)
 801ab82:	f000 fd65 	bl	801b650 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ab86:	486c      	ldr	r0, [pc, #432]	; (801ad38 <RadioSetTxGenericConfig+0x330>)
 801ab88:	f000 fe34 	bl	801b7f4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ab8c:	f107 031c 	add.w	r3, r7, #28
 801ab90:	4618      	mov	r0, r3
 801ab92:	f000 f964 	bl	801ae5e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ab96:	68bb      	ldr	r3, [r7, #8]
 801ab98:	8b9b      	ldrh	r3, [r3, #28]
 801ab9a:	4618      	mov	r0, r3
 801ab9c:	f000 f9ae 	bl	801aefc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801aba0:	68bb      	ldr	r3, [r7, #8]
 801aba2:	8c1b      	ldrh	r3, [r3, #32]
 801aba4:	4618      	mov	r0, r3
 801aba6:	f000 f989 	bl	801aebc <SUBGRF_SetCrcPolynomial>
        break;
 801abaa:	e0a4      	b.n	801acf6 <RadioSetTxGenericConfig+0x2ee>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801abac:	4b5e      	ldr	r3, [pc, #376]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abae:	2201      	movs	r2, #1
 801abb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801abb4:	68bb      	ldr	r3, [r7, #8]
 801abb6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801abba:	4b5b      	ldr	r3, [pc, #364]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801abc0:	68bb      	ldr	r3, [r7, #8]
 801abc2:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 801abc6:	4b58      	ldr	r3, [pc, #352]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801abcc:	68bb      	ldr	r3, [r7, #8]
 801abce:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801abd2:	4b55      	ldr	r3, [pc, #340]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abd4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801abd8:	68bb      	ldr	r3, [r7, #8]
 801abda:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801abde:	2b02      	cmp	r3, #2
 801abe0:	d010      	beq.n	801ac04 <RadioSetTxGenericConfig+0x1fc>
 801abe2:	2b02      	cmp	r3, #2
 801abe4:	dc22      	bgt.n	801ac2c <RadioSetTxGenericConfig+0x224>
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	d002      	beq.n	801abf0 <RadioSetTxGenericConfig+0x1e8>
 801abea:	2b01      	cmp	r3, #1
 801abec:	d005      	beq.n	801abfa <RadioSetTxGenericConfig+0x1f2>
            break;
 801abee:	e01d      	b.n	801ac2c <RadioSetTxGenericConfig+0x224>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801abf0:	4b4d      	ldr	r3, [pc, #308]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abf2:	2200      	movs	r2, #0
 801abf4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801abf8:	e019      	b.n	801ac2e <RadioSetTxGenericConfig+0x226>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801abfa:	4b4b      	ldr	r3, [pc, #300]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801abfc:	2201      	movs	r2, #1
 801abfe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ac02:	e014      	b.n	801ac2e <RadioSetTxGenericConfig+0x226>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ac04:	68bb      	ldr	r3, [r7, #8]
 801ac06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801ac0a:	2b0b      	cmp	r3, #11
 801ac0c:	d004      	beq.n	801ac18 <RadioSetTxGenericConfig+0x210>
 801ac0e:	68bb      	ldr	r3, [r7, #8]
 801ac10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801ac14:	2b0c      	cmp	r3, #12
 801ac16:	d104      	bne.n	801ac22 <RadioSetTxGenericConfig+0x21a>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ac18:	4b43      	ldr	r3, [pc, #268]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac1a:	2201      	movs	r2, #1
 801ac1c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ac20:	e005      	b.n	801ac2e <RadioSetTxGenericConfig+0x226>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ac22:	4b41      	ldr	r3, [pc, #260]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac24:	2200      	movs	r2, #0
 801ac26:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ac2a:	e000      	b.n	801ac2e <RadioSetTxGenericConfig+0x226>
            break;
 801ac2c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ac2e:	4b3e      	ldr	r3, [pc, #248]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac30:	2201      	movs	r2, #1
 801ac32:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801ac34:	68bb      	ldr	r3, [r7, #8]
 801ac36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 801ac38:	4b3b      	ldr	r3, [pc, #236]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac3a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801ac3c:	68bb      	ldr	r3, [r7, #8]
 801ac3e:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801ac42:	4b39      	ldr	r3, [pc, #228]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac44:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801ac46:	68bb      	ldr	r3, [r7, #8]
 801ac48:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801ac4c:	4b36      	ldr	r3, [pc, #216]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac4e:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801ac52:	68bb      	ldr	r3, [r7, #8]
 801ac54:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801ac58:	4b33      	ldr	r3, [pc, #204]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801ac5e:	f7ff f87c 	bl	8019d5a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801ac62:	2001      	movs	r0, #1
 801ac64:	f7fe fa0e 	bl	8019084 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ac68:	4832      	ldr	r0, [pc, #200]	; (801ad34 <RadioSetTxGenericConfig+0x32c>)
 801ac6a:	f000 fcf1 	bl	801b650 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ac6e:	4832      	ldr	r0, [pc, #200]	; (801ad38 <RadioSetTxGenericConfig+0x330>)
 801ac70:	f000 fdc0 	bl	801b7f4 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801ac74:	4b2c      	ldr	r3, [pc, #176]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ac76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801ac7a:	2b06      	cmp	r3, #6
 801ac7c:	d10d      	bne.n	801ac9a <RadioSetTxGenericConfig+0x292>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801ac7e:	f640 0089 	movw	r0, #2185	; 0x889
 801ac82:	f000 ff13 	bl	801baac <SUBGRF_ReadRegister>
 801ac86:	4603      	mov	r3, r0
 801ac88:	f023 0304 	bic.w	r3, r3, #4
 801ac8c:	b2db      	uxtb	r3, r3
 801ac8e:	4619      	mov	r1, r3
 801ac90:	f640 0089 	movw	r0, #2185	; 0x889
 801ac94:	f000 fef6 	bl	801ba84 <SUBGRF_WriteRegister>
        break;
 801ac98:	e02d      	b.n	801acf6 <RadioSetTxGenericConfig+0x2ee>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801ac9a:	f640 0089 	movw	r0, #2185	; 0x889
 801ac9e:	f000 ff05 	bl	801baac <SUBGRF_ReadRegister>
 801aca2:	4603      	mov	r3, r0
 801aca4:	f043 0304 	orr.w	r3, r3, #4
 801aca8:	b2db      	uxtb	r3, r3
 801acaa:	4619      	mov	r1, r3
 801acac:	f640 0089 	movw	r0, #2185	; 0x889
 801acb0:	f000 fee8 	bl	801ba84 <SUBGRF_WriteRegister>
        break;
 801acb4:	e01f      	b.n	801acf6 <RadioSetTxGenericConfig+0x2ee>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801acb6:	68bb      	ldr	r3, [r7, #8]
 801acb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801acba:	2b00      	cmp	r3, #0
 801acbc:	d004      	beq.n	801acc8 <RadioSetTxGenericConfig+0x2c0>
 801acbe:	68bb      	ldr	r3, [r7, #8]
 801acc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801acc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801acc6:	d902      	bls.n	801acce <RadioSetTxGenericConfig+0x2c6>
            return -1;
 801acc8:	f04f 33ff 	mov.w	r3, #4294967295
 801accc:	e027      	b.n	801ad1e <RadioSetTxGenericConfig+0x316>
        RadioSetModem( MODEM_BPSK );
 801acce:	2002      	movs	r0, #2
 801acd0:	f7fe f9d8 	bl	8019084 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801acd4:	4b14      	ldr	r3, [pc, #80]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801acd6:	2202      	movs	r2, #2
 801acd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801acdc:	68bb      	ldr	r3, [r7, #8]
 801acde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ace0:	4a11      	ldr	r2, [pc, #68]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ace2:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801ace4:	4b10      	ldr	r3, [pc, #64]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ace6:	2216      	movs	r2, #22
 801ace8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801acec:	4811      	ldr	r0, [pc, #68]	; (801ad34 <RadioSetTxGenericConfig+0x32c>)
 801acee:	f000 fcaf 	bl	801b650 <SUBGRF_SetModulationParams>
        break;
 801acf2:	e000      	b.n	801acf6 <RadioSetTxGenericConfig+0x2ee>
        break;
 801acf4:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801acf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801acfa:	4618      	mov	r0, r3
 801acfc:	f000 ffde 	bl	801bcbc <SUBGRF_SetRfTxPower>
 801ad00:	4603      	mov	r3, r0
 801ad02:	461a      	mov	r2, r3
 801ad04:	4b08      	ldr	r3, [pc, #32]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ad06:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801ad0a:	4b07      	ldr	r3, [pc, #28]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ad0c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801ad10:	4618      	mov	r0, r3
 801ad12:	f001 f9a2 	bl	801c05a <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801ad16:	4a04      	ldr	r2, [pc, #16]	; (801ad28 <RadioSetTxGenericConfig+0x320>)
 801ad18:	687b      	ldr	r3, [r7, #4]
 801ad1a:	6053      	str	r3, [r2, #4]
    return 0;
 801ad1c:	2300      	movs	r3, #0
}
 801ad1e:	4618      	mov	r0, r3
 801ad20:	3728      	adds	r7, #40	; 0x28
 801ad22:	46bd      	mov	sp, r7
 801ad24:	bd80      	pop	{r7, pc}
 801ad26:	bf00      	nop
 801ad28:	20003da0 	.word	0x20003da0
 801ad2c:	20003d9c 	.word	0x20003d9c
 801ad30:	20003df8 	.word	0x20003df8
 801ad34:	20003dd8 	.word	0x20003dd8
 801ad38:	20003dae 	.word	0x20003dae

0801ad3c <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801ad3c:	b580      	push	{r7, lr}
 801ad3e:	b084      	sub	sp, #16
 801ad40:	af00      	add	r7, sp, #0
 801ad42:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801ad44:	687b      	ldr	r3, [r7, #4]
 801ad46:	2b00      	cmp	r3, #0
 801ad48:	d002      	beq.n	801ad50 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801ad4a:	4a1a      	ldr	r2, [pc, #104]	; (801adb4 <SUBGRF_Init+0x78>)
 801ad4c:	687b      	ldr	r3, [r7, #4]
 801ad4e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801ad50:	f7e6 fd6e 	bl	8001830 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ad54:	2002      	movs	r0, #2
 801ad56:	f001 f87d 	bl	801be54 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801ad5a:	4b17      	ldr	r3, [pc, #92]	; (801adb8 <SUBGRF_Init+0x7c>)
 801ad5c:	2200      	movs	r2, #0
 801ad5e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801ad60:	2000      	movs	r0, #0
 801ad62:	f000 f977 	bl	801b054 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801ad66:	f7ef fbb9 	bl	800a4dc <RBI_IsTCXO>
 801ad6a:	4603      	mov	r3, r0
 801ad6c:	2b01      	cmp	r3, #1
 801ad6e:	d10e      	bne.n	801ad8e <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801ad70:	2140      	movs	r1, #64	; 0x40
 801ad72:	2001      	movs	r0, #1
 801ad74:	f000 fb78 	bl	801b468 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801ad78:	2100      	movs	r1, #0
 801ad7a:	f640 1011 	movw	r0, #2321	; 0x911
 801ad7e:	f000 fe81 	bl	801ba84 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801ad82:	237f      	movs	r3, #127	; 0x7f
 801ad84:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801ad86:	7b38      	ldrb	r0, [r7, #12]
 801ad88:	f000 fa85 	bl	801b296 <SUBGRF_Calibrate>
 801ad8c:	e009      	b.n	801ada2 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ad8e:	2120      	movs	r1, #32
 801ad90:	f640 1011 	movw	r0, #2321	; 0x911
 801ad94:	f000 fe76 	bl	801ba84 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ad98:	2120      	movs	r1, #32
 801ad9a:	f640 1012 	movw	r0, #2322	; 0x912
 801ad9e:	f000 fe71 	bl	801ba84 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801ada2:	f7ef fb7f 	bl	800a4a4 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801ada6:	4b05      	ldr	r3, [pc, #20]	; (801adbc <SUBGRF_Init+0x80>)
 801ada8:	2201      	movs	r2, #1
 801adaa:	701a      	strb	r2, [r3, #0]
}
 801adac:	bf00      	nop
 801adae:	3710      	adds	r7, #16
 801adb0:	46bd      	mov	sp, r7
 801adb2:	bd80      	pop	{r7, pc}
 801adb4:	20003e34 	.word	0x20003e34
 801adb8:	20003e30 	.word	0x20003e30
 801adbc:	20003e28 	.word	0x20003e28

0801adc0 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801adc0:	b480      	push	{r7}
 801adc2:	af00      	add	r7, sp, #0
    return OperatingMode;
 801adc4:	4b02      	ldr	r3, [pc, #8]	; (801add0 <SUBGRF_GetOperatingMode+0x10>)
 801adc6:	781b      	ldrb	r3, [r3, #0]
}
 801adc8:	4618      	mov	r0, r3
 801adca:	46bd      	mov	sp, r7
 801adcc:	bc80      	pop	{r7}
 801adce:	4770      	bx	lr
 801add0:	20003e28 	.word	0x20003e28

0801add4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801add4:	b580      	push	{r7, lr}
 801add6:	b082      	sub	sp, #8
 801add8:	af00      	add	r7, sp, #0
 801adda:	6078      	str	r0, [r7, #4]
 801addc:	460b      	mov	r3, r1
 801adde:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801ade0:	78fb      	ldrb	r3, [r7, #3]
 801ade2:	461a      	mov	r2, r3
 801ade4:	6879      	ldr	r1, [r7, #4]
 801ade6:	2000      	movs	r0, #0
 801ade8:	f000 feb8 	bl	801bb5c <SUBGRF_WriteBuffer>
}
 801adec:	bf00      	nop
 801adee:	3708      	adds	r7, #8
 801adf0:	46bd      	mov	sp, r7
 801adf2:	bd80      	pop	{r7, pc}

0801adf4 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801adf4:	b580      	push	{r7, lr}
 801adf6:	b086      	sub	sp, #24
 801adf8:	af00      	add	r7, sp, #0
 801adfa:	60f8      	str	r0, [r7, #12]
 801adfc:	60b9      	str	r1, [r7, #8]
 801adfe:	4613      	mov	r3, r2
 801ae00:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801ae02:	2300      	movs	r3, #0
 801ae04:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801ae06:	f107 0317 	add.w	r3, r7, #23
 801ae0a:	4619      	mov	r1, r3
 801ae0c:	68b8      	ldr	r0, [r7, #8]
 801ae0e:	f000 fdbb 	bl	801b988 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801ae12:	68bb      	ldr	r3, [r7, #8]
 801ae14:	781b      	ldrb	r3, [r3, #0]
 801ae16:	79fa      	ldrb	r2, [r7, #7]
 801ae18:	429a      	cmp	r2, r3
 801ae1a:	d201      	bcs.n	801ae20 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801ae1c:	2301      	movs	r3, #1
 801ae1e:	e007      	b.n	801ae30 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801ae20:	7df8      	ldrb	r0, [r7, #23]
 801ae22:	68bb      	ldr	r3, [r7, #8]
 801ae24:	781b      	ldrb	r3, [r3, #0]
 801ae26:	461a      	mov	r2, r3
 801ae28:	68f9      	ldr	r1, [r7, #12]
 801ae2a:	f000 feb9 	bl	801bba0 <SUBGRF_ReadBuffer>

    return 0;
 801ae2e:	2300      	movs	r3, #0
}
 801ae30:	4618      	mov	r0, r3
 801ae32:	3718      	adds	r7, #24
 801ae34:	46bd      	mov	sp, r7
 801ae36:	bd80      	pop	{r7, pc}

0801ae38 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801ae38:	b580      	push	{r7, lr}
 801ae3a:	b084      	sub	sp, #16
 801ae3c:	af00      	add	r7, sp, #0
 801ae3e:	60f8      	str	r0, [r7, #12]
 801ae40:	460b      	mov	r3, r1
 801ae42:	607a      	str	r2, [r7, #4]
 801ae44:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801ae46:	7afb      	ldrb	r3, [r7, #11]
 801ae48:	4619      	mov	r1, r3
 801ae4a:	68f8      	ldr	r0, [r7, #12]
 801ae4c:	f7ff ffc2 	bl	801add4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801ae50:	6878      	ldr	r0, [r7, #4]
 801ae52:	f000 f91b 	bl	801b08c <SUBGRF_SetTx>
}
 801ae56:	bf00      	nop
 801ae58:	3710      	adds	r7, #16
 801ae5a:	46bd      	mov	sp, r7
 801ae5c:	bd80      	pop	{r7, pc}

0801ae5e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801ae5e:	b580      	push	{r7, lr}
 801ae60:	b082      	sub	sp, #8
 801ae62:	af00      	add	r7, sp, #0
 801ae64:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801ae66:	2208      	movs	r2, #8
 801ae68:	6879      	ldr	r1, [r7, #4]
 801ae6a:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801ae6e:	f000 fe31 	bl	801bad4 <SUBGRF_WriteRegisters>
    return 0;
 801ae72:	2300      	movs	r3, #0
}
 801ae74:	4618      	mov	r0, r3
 801ae76:	3708      	adds	r7, #8
 801ae78:	46bd      	mov	sp, r7
 801ae7a:	bd80      	pop	{r7, pc}

0801ae7c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801ae7c:	b580      	push	{r7, lr}
 801ae7e:	b084      	sub	sp, #16
 801ae80:	af00      	add	r7, sp, #0
 801ae82:	4603      	mov	r3, r0
 801ae84:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801ae86:	88fb      	ldrh	r3, [r7, #6]
 801ae88:	0a1b      	lsrs	r3, r3, #8
 801ae8a:	b29b      	uxth	r3, r3
 801ae8c:	b2db      	uxtb	r3, r3
 801ae8e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801ae90:	88fb      	ldrh	r3, [r7, #6]
 801ae92:	b2db      	uxtb	r3, r3
 801ae94:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ae96:	f000 fb6b 	bl	801b570 <SUBGRF_GetPacketType>
 801ae9a:	4603      	mov	r3, r0
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	d108      	bne.n	801aeb2 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801aea0:	f107 030c 	add.w	r3, r7, #12
 801aea4:	2202      	movs	r2, #2
 801aea6:	4619      	mov	r1, r3
 801aea8:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801aeac:	f000 fe12 	bl	801bad4 <SUBGRF_WriteRegisters>
            break;
 801aeb0:	e000      	b.n	801aeb4 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801aeb2:	bf00      	nop
    }
}
 801aeb4:	bf00      	nop
 801aeb6:	3710      	adds	r7, #16
 801aeb8:	46bd      	mov	sp, r7
 801aeba:	bd80      	pop	{r7, pc}

0801aebc <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801aebc:	b580      	push	{r7, lr}
 801aebe:	b084      	sub	sp, #16
 801aec0:	af00      	add	r7, sp, #0
 801aec2:	4603      	mov	r3, r0
 801aec4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801aec6:	88fb      	ldrh	r3, [r7, #6]
 801aec8:	0a1b      	lsrs	r3, r3, #8
 801aeca:	b29b      	uxth	r3, r3
 801aecc:	b2db      	uxtb	r3, r3
 801aece:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801aed0:	88fb      	ldrh	r3, [r7, #6]
 801aed2:	b2db      	uxtb	r3, r3
 801aed4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801aed6:	f000 fb4b 	bl	801b570 <SUBGRF_GetPacketType>
 801aeda:	4603      	mov	r3, r0
 801aedc:	2b00      	cmp	r3, #0
 801aede:	d108      	bne.n	801aef2 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801aee0:	f107 030c 	add.w	r3, r7, #12
 801aee4:	2202      	movs	r2, #2
 801aee6:	4619      	mov	r1, r3
 801aee8:	f240 60be 	movw	r0, #1726	; 0x6be
 801aeec:	f000 fdf2 	bl	801bad4 <SUBGRF_WriteRegisters>
            break;
 801aef0:	e000      	b.n	801aef4 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801aef2:	bf00      	nop
    }
}
 801aef4:	bf00      	nop
 801aef6:	3710      	adds	r7, #16
 801aef8:	46bd      	mov	sp, r7
 801aefa:	bd80      	pop	{r7, pc}

0801aefc <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801aefc:	b580      	push	{r7, lr}
 801aefe:	b084      	sub	sp, #16
 801af00:	af00      	add	r7, sp, #0
 801af02:	4603      	mov	r3, r0
 801af04:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801af06:	2300      	movs	r3, #0
 801af08:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801af0a:	f000 fb31 	bl	801b570 <SUBGRF_GetPacketType>
 801af0e:	4603      	mov	r3, r0
 801af10:	2b00      	cmp	r3, #0
 801af12:	d121      	bne.n	801af58 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801af14:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801af18:	f000 fdc8 	bl	801baac <SUBGRF_ReadRegister>
 801af1c:	4603      	mov	r3, r0
 801af1e:	f023 0301 	bic.w	r3, r3, #1
 801af22:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801af24:	88fb      	ldrh	r3, [r7, #6]
 801af26:	0a1b      	lsrs	r3, r3, #8
 801af28:	b29b      	uxth	r3, r3
 801af2a:	b25b      	sxtb	r3, r3
 801af2c:	f003 0301 	and.w	r3, r3, #1
 801af30:	b25a      	sxtb	r2, r3
 801af32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af36:	4313      	orrs	r3, r2
 801af38:	b25b      	sxtb	r3, r3
 801af3a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801af3c:	7bfb      	ldrb	r3, [r7, #15]
 801af3e:	4619      	mov	r1, r3
 801af40:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801af44:	f000 fd9e 	bl	801ba84 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801af48:	88fb      	ldrh	r3, [r7, #6]
 801af4a:	b2db      	uxtb	r3, r3
 801af4c:	4619      	mov	r1, r3
 801af4e:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801af52:	f000 fd97 	bl	801ba84 <SUBGRF_WriteRegister>
            break;
 801af56:	e000      	b.n	801af5a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801af58:	bf00      	nop
    }
}
 801af5a:	bf00      	nop
 801af5c:	3710      	adds	r7, #16
 801af5e:	46bd      	mov	sp, r7
 801af60:	bd80      	pop	{r7, pc}

0801af62 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801af62:	b580      	push	{r7, lr}
 801af64:	b082      	sub	sp, #8
 801af66:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801af68:	2300      	movs	r3, #0
 801af6a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801af6c:	2300      	movs	r3, #0
 801af6e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801af70:	2300      	movs	r3, #0
 801af72:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801af74:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801af78:	f000 fd98 	bl	801baac <SUBGRF_ReadRegister>
 801af7c:	4603      	mov	r3, r0
 801af7e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801af80:	79fb      	ldrb	r3, [r7, #7]
 801af82:	f023 0301 	bic.w	r3, r3, #1
 801af86:	b2db      	uxtb	r3, r3
 801af88:	4619      	mov	r1, r3
 801af8a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801af8e:	f000 fd79 	bl	801ba84 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801af92:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801af96:	f000 fd89 	bl	801baac <SUBGRF_ReadRegister>
 801af9a:	4603      	mov	r3, r0
 801af9c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801af9e:	79bb      	ldrb	r3, [r7, #6]
 801afa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801afa4:	b2db      	uxtb	r3, r3
 801afa6:	4619      	mov	r1, r3
 801afa8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801afac:	f000 fd6a 	bl	801ba84 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801afb0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801afb4:	f000 f88a 	bl	801b0cc <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801afb8:	463b      	mov	r3, r7
 801afba:	2204      	movs	r2, #4
 801afbc:	4619      	mov	r1, r3
 801afbe:	f640 0019 	movw	r0, #2073	; 0x819
 801afc2:	f000 fda9 	bl	801bb18 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801afc6:	2000      	movs	r0, #0
 801afc8:	f000 f844 	bl	801b054 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801afcc:	79fb      	ldrb	r3, [r7, #7]
 801afce:	4619      	mov	r1, r3
 801afd0:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801afd4:	f000 fd56 	bl	801ba84 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801afd8:	79bb      	ldrb	r3, [r7, #6]
 801afda:	4619      	mov	r1, r3
 801afdc:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801afe0:	f000 fd50 	bl	801ba84 <SUBGRF_WriteRegister>

    return number;
 801afe4:	683b      	ldr	r3, [r7, #0]
}
 801afe6:	4618      	mov	r0, r3
 801afe8:	3708      	adds	r7, #8
 801afea:	46bd      	mov	sp, r7
 801afec:	bd80      	pop	{r7, pc}
	...

0801aff0 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801aff0:	b580      	push	{r7, lr}
 801aff2:	b084      	sub	sp, #16
 801aff4:	af00      	add	r7, sp, #0
 801aff6:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801aff8:	2000      	movs	r0, #0
 801affa:	f7ef fa5a 	bl	800a4b2 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801affe:	2002      	movs	r0, #2
 801b000:	f000 ff28 	bl	801be54 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b004:	793b      	ldrb	r3, [r7, #4]
 801b006:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b00a:	b2db      	uxtb	r3, r3
 801b00c:	009b      	lsls	r3, r3, #2
 801b00e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b010:	793b      	ldrb	r3, [r7, #4]
 801b012:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b016:	b2db      	uxtb	r3, r3
 801b018:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b01a:	b25b      	sxtb	r3, r3
 801b01c:	4313      	orrs	r3, r2
 801b01e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801b020:	793b      	ldrb	r3, [r7, #4]
 801b022:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b026:	b2db      	uxtb	r3, r3
 801b028:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b02a:	4313      	orrs	r3, r2
 801b02c:	b25b      	sxtb	r3, r3
 801b02e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b030:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801b032:	f107 030f 	add.w	r3, r7, #15
 801b036:	2201      	movs	r2, #1
 801b038:	4619      	mov	r1, r3
 801b03a:	2084      	movs	r0, #132	; 0x84
 801b03c:	f000 fdd2 	bl	801bbe4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801b040:	4b03      	ldr	r3, [pc, #12]	; (801b050 <SUBGRF_SetSleep+0x60>)
 801b042:	2200      	movs	r2, #0
 801b044:	701a      	strb	r2, [r3, #0]
}
 801b046:	bf00      	nop
 801b048:	3710      	adds	r7, #16
 801b04a:	46bd      	mov	sp, r7
 801b04c:	bd80      	pop	{r7, pc}
 801b04e:	bf00      	nop
 801b050:	20003e28 	.word	0x20003e28

0801b054 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801b054:	b580      	push	{r7, lr}
 801b056:	b082      	sub	sp, #8
 801b058:	af00      	add	r7, sp, #0
 801b05a:	4603      	mov	r3, r0
 801b05c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801b05e:	1dfb      	adds	r3, r7, #7
 801b060:	2201      	movs	r2, #1
 801b062:	4619      	mov	r1, r3
 801b064:	2080      	movs	r0, #128	; 0x80
 801b066:	f000 fdbd 	bl	801bbe4 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801b06a:	79fb      	ldrb	r3, [r7, #7]
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d103      	bne.n	801b078 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801b070:	4b05      	ldr	r3, [pc, #20]	; (801b088 <SUBGRF_SetStandby+0x34>)
 801b072:	2201      	movs	r2, #1
 801b074:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801b076:	e002      	b.n	801b07e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801b078:	4b03      	ldr	r3, [pc, #12]	; (801b088 <SUBGRF_SetStandby+0x34>)
 801b07a:	2202      	movs	r2, #2
 801b07c:	701a      	strb	r2, [r3, #0]
}
 801b07e:	bf00      	nop
 801b080:	3708      	adds	r7, #8
 801b082:	46bd      	mov	sp, r7
 801b084:	bd80      	pop	{r7, pc}
 801b086:	bf00      	nop
 801b088:	20003e28 	.word	0x20003e28

0801b08c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801b08c:	b580      	push	{r7, lr}
 801b08e:	b084      	sub	sp, #16
 801b090:	af00      	add	r7, sp, #0
 801b092:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801b094:	4b0c      	ldr	r3, [pc, #48]	; (801b0c8 <SUBGRF_SetTx+0x3c>)
 801b096:	2204      	movs	r2, #4
 801b098:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b09a:	687b      	ldr	r3, [r7, #4]
 801b09c:	0c1b      	lsrs	r3, r3, #16
 801b09e:	b2db      	uxtb	r3, r3
 801b0a0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b0a2:	687b      	ldr	r3, [r7, #4]
 801b0a4:	0a1b      	lsrs	r3, r3, #8
 801b0a6:	b2db      	uxtb	r3, r3
 801b0a8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b0aa:	687b      	ldr	r3, [r7, #4]
 801b0ac:	b2db      	uxtb	r3, r3
 801b0ae:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801b0b0:	f107 030c 	add.w	r3, r7, #12
 801b0b4:	2203      	movs	r2, #3
 801b0b6:	4619      	mov	r1, r3
 801b0b8:	2083      	movs	r0, #131	; 0x83
 801b0ba:	f000 fd93 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b0be:	bf00      	nop
 801b0c0:	3710      	adds	r7, #16
 801b0c2:	46bd      	mov	sp, r7
 801b0c4:	bd80      	pop	{r7, pc}
 801b0c6:	bf00      	nop
 801b0c8:	20003e28 	.word	0x20003e28

0801b0cc <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801b0cc:	b580      	push	{r7, lr}
 801b0ce:	b084      	sub	sp, #16
 801b0d0:	af00      	add	r7, sp, #0
 801b0d2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b0d4:	4b0c      	ldr	r3, [pc, #48]	; (801b108 <SUBGRF_SetRx+0x3c>)
 801b0d6:	2205      	movs	r2, #5
 801b0d8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b0da:	687b      	ldr	r3, [r7, #4]
 801b0dc:	0c1b      	lsrs	r3, r3, #16
 801b0de:	b2db      	uxtb	r3, r3
 801b0e0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b0e2:	687b      	ldr	r3, [r7, #4]
 801b0e4:	0a1b      	lsrs	r3, r3, #8
 801b0e6:	b2db      	uxtb	r3, r3
 801b0e8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b0ea:	687b      	ldr	r3, [r7, #4]
 801b0ec:	b2db      	uxtb	r3, r3
 801b0ee:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b0f0:	f107 030c 	add.w	r3, r7, #12
 801b0f4:	2203      	movs	r2, #3
 801b0f6:	4619      	mov	r1, r3
 801b0f8:	2082      	movs	r0, #130	; 0x82
 801b0fa:	f000 fd73 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b0fe:	bf00      	nop
 801b100:	3710      	adds	r7, #16
 801b102:	46bd      	mov	sp, r7
 801b104:	bd80      	pop	{r7, pc}
 801b106:	bf00      	nop
 801b108:	20003e28 	.word	0x20003e28

0801b10c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801b10c:	b580      	push	{r7, lr}
 801b10e:	b084      	sub	sp, #16
 801b110:	af00      	add	r7, sp, #0
 801b112:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b114:	4b0e      	ldr	r3, [pc, #56]	; (801b150 <SUBGRF_SetRxBoosted+0x44>)
 801b116:	2205      	movs	r2, #5
 801b118:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801b11a:	2197      	movs	r1, #151	; 0x97
 801b11c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801b120:	f000 fcb0 	bl	801ba84 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b124:	687b      	ldr	r3, [r7, #4]
 801b126:	0c1b      	lsrs	r3, r3, #16
 801b128:	b2db      	uxtb	r3, r3
 801b12a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	0a1b      	lsrs	r3, r3, #8
 801b130:	b2db      	uxtb	r3, r3
 801b132:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b134:	687b      	ldr	r3, [r7, #4]
 801b136:	b2db      	uxtb	r3, r3
 801b138:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b13a:	f107 030c 	add.w	r3, r7, #12
 801b13e:	2203      	movs	r2, #3
 801b140:	4619      	mov	r1, r3
 801b142:	2082      	movs	r0, #130	; 0x82
 801b144:	f000 fd4e 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b148:	bf00      	nop
 801b14a:	3710      	adds	r7, #16
 801b14c:	46bd      	mov	sp, r7
 801b14e:	bd80      	pop	{r7, pc}
 801b150:	20003e28 	.word	0x20003e28

0801b154 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b154:	b580      	push	{r7, lr}
 801b156:	b084      	sub	sp, #16
 801b158:	af00      	add	r7, sp, #0
 801b15a:	6078      	str	r0, [r7, #4]
 801b15c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801b15e:	687b      	ldr	r3, [r7, #4]
 801b160:	0c1b      	lsrs	r3, r3, #16
 801b162:	b2db      	uxtb	r3, r3
 801b164:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801b166:	687b      	ldr	r3, [r7, #4]
 801b168:	0a1b      	lsrs	r3, r3, #8
 801b16a:	b2db      	uxtb	r3, r3
 801b16c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801b16e:	687b      	ldr	r3, [r7, #4]
 801b170:	b2db      	uxtb	r3, r3
 801b172:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801b174:	683b      	ldr	r3, [r7, #0]
 801b176:	0c1b      	lsrs	r3, r3, #16
 801b178:	b2db      	uxtb	r3, r3
 801b17a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801b17c:	683b      	ldr	r3, [r7, #0]
 801b17e:	0a1b      	lsrs	r3, r3, #8
 801b180:	b2db      	uxtb	r3, r3
 801b182:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801b184:	683b      	ldr	r3, [r7, #0]
 801b186:	b2db      	uxtb	r3, r3
 801b188:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801b18a:	f107 0308 	add.w	r3, r7, #8
 801b18e:	2206      	movs	r2, #6
 801b190:	4619      	mov	r1, r3
 801b192:	2094      	movs	r0, #148	; 0x94
 801b194:	f000 fd26 	bl	801bbe4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801b198:	4b03      	ldr	r3, [pc, #12]	; (801b1a8 <SUBGRF_SetRxDutyCycle+0x54>)
 801b19a:	2206      	movs	r2, #6
 801b19c:	701a      	strb	r2, [r3, #0]
}
 801b19e:	bf00      	nop
 801b1a0:	3710      	adds	r7, #16
 801b1a2:	46bd      	mov	sp, r7
 801b1a4:	bd80      	pop	{r7, pc}
 801b1a6:	bf00      	nop
 801b1a8:	20003e28 	.word	0x20003e28

0801b1ac <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801b1ac:	b580      	push	{r7, lr}
 801b1ae:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b1b0:	2200      	movs	r2, #0
 801b1b2:	2100      	movs	r1, #0
 801b1b4:	20c5      	movs	r0, #197	; 0xc5
 801b1b6:	f000 fd15 	bl	801bbe4 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801b1ba:	4b02      	ldr	r3, [pc, #8]	; (801b1c4 <SUBGRF_SetCad+0x18>)
 801b1bc:	2207      	movs	r2, #7
 801b1be:	701a      	strb	r2, [r3, #0]
}
 801b1c0:	bf00      	nop
 801b1c2:	bd80      	pop	{r7, pc}
 801b1c4:	20003e28 	.word	0x20003e28

0801b1c8 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b1c8:	b580      	push	{r7, lr}
 801b1ca:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b1cc:	2200      	movs	r2, #0
 801b1ce:	2100      	movs	r1, #0
 801b1d0:	20d1      	movs	r0, #209	; 0xd1
 801b1d2:	f000 fd07 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b1d6:	bf00      	nop
 801b1d8:	bd80      	pop	{r7, pc}

0801b1da <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b1da:	b580      	push	{r7, lr}
 801b1dc:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b1de:	2200      	movs	r2, #0
 801b1e0:	2100      	movs	r1, #0
 801b1e2:	20d2      	movs	r0, #210	; 0xd2
 801b1e4:	f000 fcfe 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b1e8:	bf00      	nop
 801b1ea:	bd80      	pop	{r7, pc}

0801b1ec <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b1ec:	b580      	push	{r7, lr}
 801b1ee:	b082      	sub	sp, #8
 801b1f0:	af00      	add	r7, sp, #0
 801b1f2:	4603      	mov	r3, r0
 801b1f4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b1f6:	1dfb      	adds	r3, r7, #7
 801b1f8:	2201      	movs	r2, #1
 801b1fa:	4619      	mov	r1, r3
 801b1fc:	209f      	movs	r0, #159	; 0x9f
 801b1fe:	f000 fcf1 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b202:	bf00      	nop
 801b204:	3708      	adds	r7, #8
 801b206:	46bd      	mov	sp, r7
 801b208:	bd80      	pop	{r7, pc}

0801b20a <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b20a:	b580      	push	{r7, lr}
 801b20c:	b084      	sub	sp, #16
 801b20e:	af00      	add	r7, sp, #0
 801b210:	4603      	mov	r3, r0
 801b212:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b214:	1dfb      	adds	r3, r7, #7
 801b216:	2201      	movs	r2, #1
 801b218:	4619      	mov	r1, r3
 801b21a:	20a0      	movs	r0, #160	; 0xa0
 801b21c:	f000 fce2 	bl	801bbe4 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801b220:	79fb      	ldrb	r3, [r7, #7]
 801b222:	2b3f      	cmp	r3, #63	; 0x3f
 801b224:	d91c      	bls.n	801b260 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b226:	79fb      	ldrb	r3, [r7, #7]
 801b228:	085b      	lsrs	r3, r3, #1
 801b22a:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b22c:	2300      	movs	r3, #0
 801b22e:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b230:	2300      	movs	r3, #0
 801b232:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b234:	e005      	b.n	801b242 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b236:	7bfb      	ldrb	r3, [r7, #15]
 801b238:	089b      	lsrs	r3, r3, #2
 801b23a:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b23c:	7bbb      	ldrb	r3, [r7, #14]
 801b23e:	3301      	adds	r3, #1
 801b240:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b242:	7bfb      	ldrb	r3, [r7, #15]
 801b244:	2b1f      	cmp	r3, #31
 801b246:	d8f6      	bhi.n	801b236 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b248:	7bfb      	ldrb	r3, [r7, #15]
 801b24a:	00db      	lsls	r3, r3, #3
 801b24c:	b2da      	uxtb	r2, r3
 801b24e:	7bbb      	ldrb	r3, [r7, #14]
 801b250:	4413      	add	r3, r2
 801b252:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b254:	7b7b      	ldrb	r3, [r7, #13]
 801b256:	4619      	mov	r1, r3
 801b258:	f240 7006 	movw	r0, #1798	; 0x706
 801b25c:	f000 fc12 	bl	801ba84 <SUBGRF_WriteRegister>
    }
}
 801b260:	bf00      	nop
 801b262:	3710      	adds	r7, #16
 801b264:	46bd      	mov	sp, r7
 801b266:	bd80      	pop	{r7, pc}

0801b268 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b268:	b580      	push	{r7, lr}
 801b26a:	b082      	sub	sp, #8
 801b26c:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b26e:	f7ef f93c 	bl	800a4ea <RBI_IsDCDC>
 801b272:	4603      	mov	r3, r0
 801b274:	2b01      	cmp	r3, #1
 801b276:	d102      	bne.n	801b27e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b278:	2301      	movs	r3, #1
 801b27a:	71fb      	strb	r3, [r7, #7]
 801b27c:	e001      	b.n	801b282 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b27e:	2300      	movs	r3, #0
 801b280:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b282:	1dfb      	adds	r3, r7, #7
 801b284:	2201      	movs	r2, #1
 801b286:	4619      	mov	r1, r3
 801b288:	2096      	movs	r0, #150	; 0x96
 801b28a:	f000 fcab 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b28e:	bf00      	nop
 801b290:	3708      	adds	r7, #8
 801b292:	46bd      	mov	sp, r7
 801b294:	bd80      	pop	{r7, pc}

0801b296 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b296:	b580      	push	{r7, lr}
 801b298:	b084      	sub	sp, #16
 801b29a:	af00      	add	r7, sp, #0
 801b29c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b29e:	793b      	ldrb	r3, [r7, #4]
 801b2a0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b2a4:	b2db      	uxtb	r3, r3
 801b2a6:	019b      	lsls	r3, r3, #6
 801b2a8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b2aa:	793b      	ldrb	r3, [r7, #4]
 801b2ac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b2b0:	b2db      	uxtb	r3, r3
 801b2b2:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b2b4:	b25b      	sxtb	r3, r3
 801b2b6:	4313      	orrs	r3, r2
 801b2b8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b2ba:	793b      	ldrb	r3, [r7, #4]
 801b2bc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b2c0:	b2db      	uxtb	r3, r3
 801b2c2:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b2c4:	b25b      	sxtb	r3, r3
 801b2c6:	4313      	orrs	r3, r2
 801b2c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b2ca:	793b      	ldrb	r3, [r7, #4]
 801b2cc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b2d0:	b2db      	uxtb	r3, r3
 801b2d2:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b2d4:	b25b      	sxtb	r3, r3
 801b2d6:	4313      	orrs	r3, r2
 801b2d8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b2da:	793b      	ldrb	r3, [r7, #4]
 801b2dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b2e0:	b2db      	uxtb	r3, r3
 801b2e2:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b2e4:	b25b      	sxtb	r3, r3
 801b2e6:	4313      	orrs	r3, r2
 801b2e8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b2ea:	793b      	ldrb	r3, [r7, #4]
 801b2ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b2f0:	b2db      	uxtb	r3, r3
 801b2f2:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b2f4:	b25b      	sxtb	r3, r3
 801b2f6:	4313      	orrs	r3, r2
 801b2f8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b2fa:	793b      	ldrb	r3, [r7, #4]
 801b2fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b300:	b2db      	uxtb	r3, r3
 801b302:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b304:	4313      	orrs	r3, r2
 801b306:	b25b      	sxtb	r3, r3
 801b308:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b30a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b30c:	f107 030f 	add.w	r3, r7, #15
 801b310:	2201      	movs	r2, #1
 801b312:	4619      	mov	r1, r3
 801b314:	2089      	movs	r0, #137	; 0x89
 801b316:	f000 fc65 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b31a:	bf00      	nop
 801b31c:	3710      	adds	r7, #16
 801b31e:	46bd      	mov	sp, r7
 801b320:	bd80      	pop	{r7, pc}
	...

0801b324 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b324:	b580      	push	{r7, lr}
 801b326:	b084      	sub	sp, #16
 801b328:	af00      	add	r7, sp, #0
 801b32a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	4a1b      	ldr	r2, [pc, #108]	; (801b39c <SUBGRF_CalibrateImage+0x78>)
 801b330:	4293      	cmp	r3, r2
 801b332:	d904      	bls.n	801b33e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b334:	23e1      	movs	r3, #225	; 0xe1
 801b336:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b338:	23e9      	movs	r3, #233	; 0xe9
 801b33a:	737b      	strb	r3, [r7, #13]
 801b33c:	e022      	b.n	801b384 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801b33e:	687b      	ldr	r3, [r7, #4]
 801b340:	4a17      	ldr	r2, [pc, #92]	; (801b3a0 <SUBGRF_CalibrateImage+0x7c>)
 801b342:	4293      	cmp	r3, r2
 801b344:	d904      	bls.n	801b350 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b346:	23d7      	movs	r3, #215	; 0xd7
 801b348:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b34a:	23db      	movs	r3, #219	; 0xdb
 801b34c:	737b      	strb	r3, [r7, #13]
 801b34e:	e019      	b.n	801b384 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801b350:	687b      	ldr	r3, [r7, #4]
 801b352:	4a14      	ldr	r2, [pc, #80]	; (801b3a4 <SUBGRF_CalibrateImage+0x80>)
 801b354:	4293      	cmp	r3, r2
 801b356:	d904      	bls.n	801b362 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b358:	23c1      	movs	r3, #193	; 0xc1
 801b35a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b35c:	23c5      	movs	r3, #197	; 0xc5
 801b35e:	737b      	strb	r3, [r7, #13]
 801b360:	e010      	b.n	801b384 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801b362:	687b      	ldr	r3, [r7, #4]
 801b364:	4a10      	ldr	r2, [pc, #64]	; (801b3a8 <SUBGRF_CalibrateImage+0x84>)
 801b366:	4293      	cmp	r3, r2
 801b368:	d904      	bls.n	801b374 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b36a:	2375      	movs	r3, #117	; 0x75
 801b36c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b36e:	2381      	movs	r3, #129	; 0x81
 801b370:	737b      	strb	r3, [r7, #13]
 801b372:	e007      	b.n	801b384 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801b374:	687b      	ldr	r3, [r7, #4]
 801b376:	4a0d      	ldr	r2, [pc, #52]	; (801b3ac <SUBGRF_CalibrateImage+0x88>)
 801b378:	4293      	cmp	r3, r2
 801b37a:	d903      	bls.n	801b384 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801b37c:	236b      	movs	r3, #107	; 0x6b
 801b37e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b380:	236f      	movs	r3, #111	; 0x6f
 801b382:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b384:	f107 030c 	add.w	r3, r7, #12
 801b388:	2202      	movs	r2, #2
 801b38a:	4619      	mov	r1, r3
 801b38c:	2098      	movs	r0, #152	; 0x98
 801b38e:	f000 fc29 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b392:	bf00      	nop
 801b394:	3710      	adds	r7, #16
 801b396:	46bd      	mov	sp, r7
 801b398:	bd80      	pop	{r7, pc}
 801b39a:	bf00      	nop
 801b39c:	35a4e900 	.word	0x35a4e900
 801b3a0:	32a9f880 	.word	0x32a9f880
 801b3a4:	2de54480 	.word	0x2de54480
 801b3a8:	1b6b0b00 	.word	0x1b6b0b00
 801b3ac:	1954fc40 	.word	0x1954fc40

0801b3b0 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b3b0:	b590      	push	{r4, r7, lr}
 801b3b2:	b085      	sub	sp, #20
 801b3b4:	af00      	add	r7, sp, #0
 801b3b6:	4604      	mov	r4, r0
 801b3b8:	4608      	mov	r0, r1
 801b3ba:	4611      	mov	r1, r2
 801b3bc:	461a      	mov	r2, r3
 801b3be:	4623      	mov	r3, r4
 801b3c0:	71fb      	strb	r3, [r7, #7]
 801b3c2:	4603      	mov	r3, r0
 801b3c4:	71bb      	strb	r3, [r7, #6]
 801b3c6:	460b      	mov	r3, r1
 801b3c8:	717b      	strb	r3, [r7, #5]
 801b3ca:	4613      	mov	r3, r2
 801b3cc:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b3ce:	79fb      	ldrb	r3, [r7, #7]
 801b3d0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b3d2:	79bb      	ldrb	r3, [r7, #6]
 801b3d4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b3d6:	797b      	ldrb	r3, [r7, #5]
 801b3d8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b3da:	793b      	ldrb	r3, [r7, #4]
 801b3dc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b3de:	f107 030c 	add.w	r3, r7, #12
 801b3e2:	2204      	movs	r2, #4
 801b3e4:	4619      	mov	r1, r3
 801b3e6:	2095      	movs	r0, #149	; 0x95
 801b3e8:	f000 fbfc 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b3ec:	bf00      	nop
 801b3ee:	3714      	adds	r7, #20
 801b3f0:	46bd      	mov	sp, r7
 801b3f2:	bd90      	pop	{r4, r7, pc}

0801b3f4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b3f4:	b590      	push	{r4, r7, lr}
 801b3f6:	b085      	sub	sp, #20
 801b3f8:	af00      	add	r7, sp, #0
 801b3fa:	4604      	mov	r4, r0
 801b3fc:	4608      	mov	r0, r1
 801b3fe:	4611      	mov	r1, r2
 801b400:	461a      	mov	r2, r3
 801b402:	4623      	mov	r3, r4
 801b404:	80fb      	strh	r3, [r7, #6]
 801b406:	4603      	mov	r3, r0
 801b408:	80bb      	strh	r3, [r7, #4]
 801b40a:	460b      	mov	r3, r1
 801b40c:	807b      	strh	r3, [r7, #2]
 801b40e:	4613      	mov	r3, r2
 801b410:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b412:	88fb      	ldrh	r3, [r7, #6]
 801b414:	0a1b      	lsrs	r3, r3, #8
 801b416:	b29b      	uxth	r3, r3
 801b418:	b2db      	uxtb	r3, r3
 801b41a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b41c:	88fb      	ldrh	r3, [r7, #6]
 801b41e:	b2db      	uxtb	r3, r3
 801b420:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b422:	88bb      	ldrh	r3, [r7, #4]
 801b424:	0a1b      	lsrs	r3, r3, #8
 801b426:	b29b      	uxth	r3, r3
 801b428:	b2db      	uxtb	r3, r3
 801b42a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b42c:	88bb      	ldrh	r3, [r7, #4]
 801b42e:	b2db      	uxtb	r3, r3
 801b430:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b432:	887b      	ldrh	r3, [r7, #2]
 801b434:	0a1b      	lsrs	r3, r3, #8
 801b436:	b29b      	uxth	r3, r3
 801b438:	b2db      	uxtb	r3, r3
 801b43a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b43c:	887b      	ldrh	r3, [r7, #2]
 801b43e:	b2db      	uxtb	r3, r3
 801b440:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b442:	883b      	ldrh	r3, [r7, #0]
 801b444:	0a1b      	lsrs	r3, r3, #8
 801b446:	b29b      	uxth	r3, r3
 801b448:	b2db      	uxtb	r3, r3
 801b44a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b44c:	883b      	ldrh	r3, [r7, #0]
 801b44e:	b2db      	uxtb	r3, r3
 801b450:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b452:	f107 0308 	add.w	r3, r7, #8
 801b456:	2208      	movs	r2, #8
 801b458:	4619      	mov	r1, r3
 801b45a:	2008      	movs	r0, #8
 801b45c:	f000 fbc2 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b460:	bf00      	nop
 801b462:	3714      	adds	r7, #20
 801b464:	46bd      	mov	sp, r7
 801b466:	bd90      	pop	{r4, r7, pc}

0801b468 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b468:	b580      	push	{r7, lr}
 801b46a:	b084      	sub	sp, #16
 801b46c:	af00      	add	r7, sp, #0
 801b46e:	4603      	mov	r3, r0
 801b470:	6039      	str	r1, [r7, #0]
 801b472:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b474:	79fb      	ldrb	r3, [r7, #7]
 801b476:	f003 0307 	and.w	r3, r3, #7
 801b47a:	b2db      	uxtb	r3, r3
 801b47c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b47e:	683b      	ldr	r3, [r7, #0]
 801b480:	0c1b      	lsrs	r3, r3, #16
 801b482:	b2db      	uxtb	r3, r3
 801b484:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b486:	683b      	ldr	r3, [r7, #0]
 801b488:	0a1b      	lsrs	r3, r3, #8
 801b48a:	b2db      	uxtb	r3, r3
 801b48c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b48e:	683b      	ldr	r3, [r7, #0]
 801b490:	b2db      	uxtb	r3, r3
 801b492:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b494:	f107 030c 	add.w	r3, r7, #12
 801b498:	2204      	movs	r2, #4
 801b49a:	4619      	mov	r1, r3
 801b49c:	2097      	movs	r0, #151	; 0x97
 801b49e:	f000 fba1 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b4a2:	bf00      	nop
 801b4a4:	3710      	adds	r7, #16
 801b4a6:	46bd      	mov	sp, r7
 801b4a8:	bd80      	pop	{r7, pc}
	...

0801b4ac <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b4ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b4b0:	b084      	sub	sp, #16
 801b4b2:	af00      	add	r7, sp, #0
 801b4b4:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b4b6:	2300      	movs	r3, #0
 801b4b8:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b4ba:	4b1d      	ldr	r3, [pc, #116]	; (801b530 <SUBGRF_SetRfFrequency+0x84>)
 801b4bc:	781b      	ldrb	r3, [r3, #0]
 801b4be:	f083 0301 	eor.w	r3, r3, #1
 801b4c2:	b2db      	uxtb	r3, r3
 801b4c4:	2b00      	cmp	r3, #0
 801b4c6:	d005      	beq.n	801b4d4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b4c8:	6878      	ldr	r0, [r7, #4]
 801b4ca:	f7ff ff2b 	bl	801b324 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b4ce:	4b18      	ldr	r3, [pc, #96]	; (801b530 <SUBGRF_SetRfFrequency+0x84>)
 801b4d0:	2201      	movs	r2, #1
 801b4d2:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 801b4d4:	687b      	ldr	r3, [r7, #4]
 801b4d6:	2200      	movs	r2, #0
 801b4d8:	461c      	mov	r4, r3
 801b4da:	4615      	mov	r5, r2
 801b4dc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b4e0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b4e4:	4a13      	ldr	r2, [pc, #76]	; (801b534 <SUBGRF_SetRfFrequency+0x88>)
 801b4e6:	f04f 0300 	mov.w	r3, #0
 801b4ea:	4640      	mov	r0, r8
 801b4ec:	4649      	mov	r1, r9
 801b4ee:	f7e5 fb3f 	bl	8000b70 <__aeabi_uldivmod>
 801b4f2:	4602      	mov	r2, r0
 801b4f4:	460b      	mov	r3, r1
 801b4f6:	4613      	mov	r3, r2
 801b4f8:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b4fa:	68fb      	ldr	r3, [r7, #12]
 801b4fc:	0e1b      	lsrs	r3, r3, #24
 801b4fe:	b2db      	uxtb	r3, r3
 801b500:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b502:	68fb      	ldr	r3, [r7, #12]
 801b504:	0c1b      	lsrs	r3, r3, #16
 801b506:	b2db      	uxtb	r3, r3
 801b508:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b50a:	68fb      	ldr	r3, [r7, #12]
 801b50c:	0a1b      	lsrs	r3, r3, #8
 801b50e:	b2db      	uxtb	r3, r3
 801b510:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b512:	68fb      	ldr	r3, [r7, #12]
 801b514:	b2db      	uxtb	r3, r3
 801b516:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b518:	f107 0308 	add.w	r3, r7, #8
 801b51c:	2204      	movs	r2, #4
 801b51e:	4619      	mov	r1, r3
 801b520:	2086      	movs	r0, #134	; 0x86
 801b522:	f000 fb5f 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b526:	bf00      	nop
 801b528:	3710      	adds	r7, #16
 801b52a:	46bd      	mov	sp, r7
 801b52c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b530:	20003e30 	.word	0x20003e30
 801b534:	01e84800 	.word	0x01e84800

0801b538 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b538:	b580      	push	{r7, lr}
 801b53a:	b082      	sub	sp, #8
 801b53c:	af00      	add	r7, sp, #0
 801b53e:	4603      	mov	r3, r0
 801b540:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b542:	79fa      	ldrb	r2, [r7, #7]
 801b544:	4b09      	ldr	r3, [pc, #36]	; (801b56c <SUBGRF_SetPacketType+0x34>)
 801b546:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b548:	79fb      	ldrb	r3, [r7, #7]
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	d104      	bne.n	801b558 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b54e:	2100      	movs	r1, #0
 801b550:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801b554:	f000 fa96 	bl	801ba84 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b558:	1dfb      	adds	r3, r7, #7
 801b55a:	2201      	movs	r2, #1
 801b55c:	4619      	mov	r1, r3
 801b55e:	208a      	movs	r0, #138	; 0x8a
 801b560:	f000 fb40 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b564:	bf00      	nop
 801b566:	3708      	adds	r7, #8
 801b568:	46bd      	mov	sp, r7
 801b56a:	bd80      	pop	{r7, pc}
 801b56c:	20003e29 	.word	0x20003e29

0801b570 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b570:	b480      	push	{r7}
 801b572:	af00      	add	r7, sp, #0
    return PacketType;
 801b574:	4b02      	ldr	r3, [pc, #8]	; (801b580 <SUBGRF_GetPacketType+0x10>)
 801b576:	781b      	ldrb	r3, [r3, #0]
}
 801b578:	4618      	mov	r0, r3
 801b57a:	46bd      	mov	sp, r7
 801b57c:	bc80      	pop	{r7}
 801b57e:	4770      	bx	lr
 801b580:	20003e29 	.word	0x20003e29

0801b584 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 801b584:	b580      	push	{r7, lr}
 801b586:	b084      	sub	sp, #16
 801b588:	af00      	add	r7, sp, #0
 801b58a:	4603      	mov	r3, r0
 801b58c:	71fb      	strb	r3, [r7, #7]
 801b58e:	460b      	mov	r3, r1
 801b590:	71bb      	strb	r3, [r7, #6]
 801b592:	4613      	mov	r3, r2
 801b594:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 801b596:	79fb      	ldrb	r3, [r7, #7]
 801b598:	2b01      	cmp	r3, #1
 801b59a:	d124      	bne.n	801b5e6 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 801b59c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b5a0:	2b0f      	cmp	r3, #15
 801b5a2:	d106      	bne.n	801b5b2 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 801b5a4:	2301      	movs	r3, #1
 801b5a6:	2201      	movs	r2, #1
 801b5a8:	2100      	movs	r1, #0
 801b5aa:	2006      	movs	r0, #6
 801b5ac:	f7ff ff00 	bl	801b3b0 <SUBGRF_SetPaConfig>
 801b5b0:	e005      	b.n	801b5be <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 801b5b2:	2301      	movs	r3, #1
 801b5b4:	2201      	movs	r2, #1
 801b5b6:	2100      	movs	r1, #0
 801b5b8:	2004      	movs	r0, #4
 801b5ba:	f7ff fef9 	bl	801b3b0 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 801b5be:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b5c2:	2b0d      	cmp	r3, #13
 801b5c4:	dd02      	ble.n	801b5cc <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801b5c6:	230e      	movs	r3, #14
 801b5c8:	71bb      	strb	r3, [r7, #6]
 801b5ca:	e006      	b.n	801b5da <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 801b5cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b5d0:	f113 0f11 	cmn.w	r3, #17
 801b5d4:	da01      	bge.n	801b5da <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801b5d6:	23ef      	movs	r3, #239	; 0xef
 801b5d8:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801b5da:	2118      	movs	r1, #24
 801b5dc:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b5e0:	f000 fa50 	bl	801ba84 <SUBGRF_WriteRegister>
 801b5e4:	e025      	b.n	801b632 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801b5e6:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b5ea:	f000 fa5f 	bl	801baac <SUBGRF_ReadRegister>
 801b5ee:	4603      	mov	r3, r0
 801b5f0:	f043 031e 	orr.w	r3, r3, #30
 801b5f4:	b2db      	uxtb	r3, r3
 801b5f6:	4619      	mov	r1, r3
 801b5f8:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b5fc:	f000 fa42 	bl	801ba84 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 801b600:	2301      	movs	r3, #1
 801b602:	2200      	movs	r2, #0
 801b604:	2107      	movs	r1, #7
 801b606:	2004      	movs	r0, #4
 801b608:	f7ff fed2 	bl	801b3b0 <SUBGRF_SetPaConfig>
        if( power > 22 )
 801b60c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b610:	2b16      	cmp	r3, #22
 801b612:	dd02      	ble.n	801b61a <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 801b614:	2316      	movs	r3, #22
 801b616:	71bb      	strb	r3, [r7, #6]
 801b618:	e006      	b.n	801b628 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801b61a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b61e:	f113 0f09 	cmn.w	r3, #9
 801b622:	da01      	bge.n	801b628 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 801b624:	23f7      	movs	r3, #247	; 0xf7
 801b626:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801b628:	2138      	movs	r1, #56	; 0x38
 801b62a:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b62e:	f000 fa29 	bl	801ba84 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b632:	79bb      	ldrb	r3, [r7, #6]
 801b634:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801b636:	797b      	ldrb	r3, [r7, #5]
 801b638:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801b63a:	f107 030c 	add.w	r3, r7, #12
 801b63e:	2202      	movs	r2, #2
 801b640:	4619      	mov	r1, r3
 801b642:	208e      	movs	r0, #142	; 0x8e
 801b644:	f000 face 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b648:	bf00      	nop
 801b64a:	3710      	adds	r7, #16
 801b64c:	46bd      	mov	sp, r7
 801b64e:	bd80      	pop	{r7, pc}

0801b650 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b654:	b086      	sub	sp, #24
 801b656:	af00      	add	r7, sp, #0
 801b658:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b65a:	2300      	movs	r3, #0
 801b65c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b65e:	4a61      	ldr	r2, [pc, #388]	; (801b7e4 <SUBGRF_SetModulationParams+0x194>)
 801b660:	f107 0308 	add.w	r3, r7, #8
 801b664:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b668:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b66c:	687b      	ldr	r3, [r7, #4]
 801b66e:	781a      	ldrb	r2, [r3, #0]
 801b670:	4b5d      	ldr	r3, [pc, #372]	; (801b7e8 <SUBGRF_SetModulationParams+0x198>)
 801b672:	781b      	ldrb	r3, [r3, #0]
 801b674:	429a      	cmp	r2, r3
 801b676:	d004      	beq.n	801b682 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b678:	687b      	ldr	r3, [r7, #4]
 801b67a:	781b      	ldrb	r3, [r3, #0]
 801b67c:	4618      	mov	r0, r3
 801b67e:	f7ff ff5b 	bl	801b538 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b682:	687b      	ldr	r3, [r7, #4]
 801b684:	781b      	ldrb	r3, [r3, #0]
 801b686:	2b03      	cmp	r3, #3
 801b688:	f200 80a5 	bhi.w	801b7d6 <SUBGRF_SetModulationParams+0x186>
 801b68c:	a201      	add	r2, pc, #4	; (adr r2, 801b694 <SUBGRF_SetModulationParams+0x44>)
 801b68e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b692:	bf00      	nop
 801b694:	0801b6a5 	.word	0x0801b6a5
 801b698:	0801b765 	.word	0x0801b765
 801b69c:	0801b727 	.word	0x0801b727
 801b6a0:	0801b793 	.word	0x0801b793
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b6a4:	2308      	movs	r3, #8
 801b6a6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b6a8:	687b      	ldr	r3, [r7, #4]
 801b6aa:	685b      	ldr	r3, [r3, #4]
 801b6ac:	4a4f      	ldr	r2, [pc, #316]	; (801b7ec <SUBGRF_SetModulationParams+0x19c>)
 801b6ae:	fbb2 f3f3 	udiv	r3, r2, r3
 801b6b2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b6b4:	697b      	ldr	r3, [r7, #20]
 801b6b6:	0c1b      	lsrs	r3, r3, #16
 801b6b8:	b2db      	uxtb	r3, r3
 801b6ba:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b6bc:	697b      	ldr	r3, [r7, #20]
 801b6be:	0a1b      	lsrs	r3, r3, #8
 801b6c0:	b2db      	uxtb	r3, r3
 801b6c2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b6c4:	697b      	ldr	r3, [r7, #20]
 801b6c6:	b2db      	uxtb	r3, r3
 801b6c8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b6ca:	687b      	ldr	r3, [r7, #4]
 801b6cc:	7b1b      	ldrb	r3, [r3, #12]
 801b6ce:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b6d0:	687b      	ldr	r3, [r7, #4]
 801b6d2:	7b5b      	ldrb	r3, [r3, #13]
 801b6d4:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b6d6:	687b      	ldr	r3, [r7, #4]
 801b6d8:	689b      	ldr	r3, [r3, #8]
 801b6da:	2200      	movs	r2, #0
 801b6dc:	461c      	mov	r4, r3
 801b6de:	4615      	mov	r5, r2
 801b6e0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b6e4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b6e8:	4a41      	ldr	r2, [pc, #260]	; (801b7f0 <SUBGRF_SetModulationParams+0x1a0>)
 801b6ea:	f04f 0300 	mov.w	r3, #0
 801b6ee:	4640      	mov	r0, r8
 801b6f0:	4649      	mov	r1, r9
 801b6f2:	f7e5 fa3d 	bl	8000b70 <__aeabi_uldivmod>
 801b6f6:	4602      	mov	r2, r0
 801b6f8:	460b      	mov	r3, r1
 801b6fa:	4613      	mov	r3, r2
 801b6fc:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b6fe:	697b      	ldr	r3, [r7, #20]
 801b700:	0c1b      	lsrs	r3, r3, #16
 801b702:	b2db      	uxtb	r3, r3
 801b704:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b706:	697b      	ldr	r3, [r7, #20]
 801b708:	0a1b      	lsrs	r3, r3, #8
 801b70a:	b2db      	uxtb	r3, r3
 801b70c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b70e:	697b      	ldr	r3, [r7, #20]
 801b710:	b2db      	uxtb	r3, r3
 801b712:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b714:	7cfb      	ldrb	r3, [r7, #19]
 801b716:	b29a      	uxth	r2, r3
 801b718:	f107 0308 	add.w	r3, r7, #8
 801b71c:	4619      	mov	r1, r3
 801b71e:	208b      	movs	r0, #139	; 0x8b
 801b720:	f000 fa60 	bl	801bbe4 <SUBGRF_WriteCommand>
        break;
 801b724:	e058      	b.n	801b7d8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b726:	2304      	movs	r3, #4
 801b728:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b72a:	687b      	ldr	r3, [r7, #4]
 801b72c:	691b      	ldr	r3, [r3, #16]
 801b72e:	4a2f      	ldr	r2, [pc, #188]	; (801b7ec <SUBGRF_SetModulationParams+0x19c>)
 801b730:	fbb2 f3f3 	udiv	r3, r2, r3
 801b734:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b736:	697b      	ldr	r3, [r7, #20]
 801b738:	0c1b      	lsrs	r3, r3, #16
 801b73a:	b2db      	uxtb	r3, r3
 801b73c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b73e:	697b      	ldr	r3, [r7, #20]
 801b740:	0a1b      	lsrs	r3, r3, #8
 801b742:	b2db      	uxtb	r3, r3
 801b744:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b746:	697b      	ldr	r3, [r7, #20]
 801b748:	b2db      	uxtb	r3, r3
 801b74a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b74c:	687b      	ldr	r3, [r7, #4]
 801b74e:	7d1b      	ldrb	r3, [r3, #20]
 801b750:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b752:	7cfb      	ldrb	r3, [r7, #19]
 801b754:	b29a      	uxth	r2, r3
 801b756:	f107 0308 	add.w	r3, r7, #8
 801b75a:	4619      	mov	r1, r3
 801b75c:	208b      	movs	r0, #139	; 0x8b
 801b75e:	f000 fa41 	bl	801bbe4 <SUBGRF_WriteCommand>
        break;
 801b762:	e039      	b.n	801b7d8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801b764:	2304      	movs	r3, #4
 801b766:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	7e1b      	ldrb	r3, [r3, #24]
 801b76c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b76e:	687b      	ldr	r3, [r7, #4]
 801b770:	7e5b      	ldrb	r3, [r3, #25]
 801b772:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b774:	687b      	ldr	r3, [r7, #4]
 801b776:	7e9b      	ldrb	r3, [r3, #26]
 801b778:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b77a:	687b      	ldr	r3, [r7, #4]
 801b77c:	7edb      	ldrb	r3, [r3, #27]
 801b77e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b780:	7cfb      	ldrb	r3, [r7, #19]
 801b782:	b29a      	uxth	r2, r3
 801b784:	f107 0308 	add.w	r3, r7, #8
 801b788:	4619      	mov	r1, r3
 801b78a:	208b      	movs	r0, #139	; 0x8b
 801b78c:	f000 fa2a 	bl	801bbe4 <SUBGRF_WriteCommand>

        break;
 801b790:	e022      	b.n	801b7d8 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b792:	2305      	movs	r3, #5
 801b794:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	685b      	ldr	r3, [r3, #4]
 801b79a:	4a14      	ldr	r2, [pc, #80]	; (801b7ec <SUBGRF_SetModulationParams+0x19c>)
 801b79c:	fbb2 f3f3 	udiv	r3, r2, r3
 801b7a0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b7a2:	697b      	ldr	r3, [r7, #20]
 801b7a4:	0c1b      	lsrs	r3, r3, #16
 801b7a6:	b2db      	uxtb	r3, r3
 801b7a8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b7aa:	697b      	ldr	r3, [r7, #20]
 801b7ac:	0a1b      	lsrs	r3, r3, #8
 801b7ae:	b2db      	uxtb	r3, r3
 801b7b0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b7b2:	697b      	ldr	r3, [r7, #20]
 801b7b4:	b2db      	uxtb	r3, r3
 801b7b6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b7b8:	687b      	ldr	r3, [r7, #4]
 801b7ba:	7b1b      	ldrb	r3, [r3, #12]
 801b7bc:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b7be:	687b      	ldr	r3, [r7, #4]
 801b7c0:	7b5b      	ldrb	r3, [r3, #13]
 801b7c2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b7c4:	7cfb      	ldrb	r3, [r7, #19]
 801b7c6:	b29a      	uxth	r2, r3
 801b7c8:	f107 0308 	add.w	r3, r7, #8
 801b7cc:	4619      	mov	r1, r3
 801b7ce:	208b      	movs	r0, #139	; 0x8b
 801b7d0:	f000 fa08 	bl	801bbe4 <SUBGRF_WriteCommand>
        break;
 801b7d4:	e000      	b.n	801b7d8 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b7d6:	bf00      	nop
    }
}
 801b7d8:	bf00      	nop
 801b7da:	3718      	adds	r7, #24
 801b7dc:	46bd      	mov	sp, r7
 801b7de:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b7e2:	bf00      	nop
 801b7e4:	0801e00c 	.word	0x0801e00c
 801b7e8:	20003e29 	.word	0x20003e29
 801b7ec:	3d090000 	.word	0x3d090000
 801b7f0:	01e84800 	.word	0x01e84800

0801b7f4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b7f4:	b580      	push	{r7, lr}
 801b7f6:	b086      	sub	sp, #24
 801b7f8:	af00      	add	r7, sp, #0
 801b7fa:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b7fc:	2300      	movs	r3, #0
 801b7fe:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b800:	4a48      	ldr	r2, [pc, #288]	; (801b924 <SUBGRF_SetPacketParams+0x130>)
 801b802:	f107 030c 	add.w	r3, r7, #12
 801b806:	ca07      	ldmia	r2, {r0, r1, r2}
 801b808:	c303      	stmia	r3!, {r0, r1}
 801b80a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b80c:	687b      	ldr	r3, [r7, #4]
 801b80e:	781a      	ldrb	r2, [r3, #0]
 801b810:	4b45      	ldr	r3, [pc, #276]	; (801b928 <SUBGRF_SetPacketParams+0x134>)
 801b812:	781b      	ldrb	r3, [r3, #0]
 801b814:	429a      	cmp	r2, r3
 801b816:	d004      	beq.n	801b822 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b818:	687b      	ldr	r3, [r7, #4]
 801b81a:	781b      	ldrb	r3, [r3, #0]
 801b81c:	4618      	mov	r0, r3
 801b81e:	f7ff fe8b 	bl	801b538 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b822:	687b      	ldr	r3, [r7, #4]
 801b824:	781b      	ldrb	r3, [r3, #0]
 801b826:	2b03      	cmp	r3, #3
 801b828:	d878      	bhi.n	801b91c <SUBGRF_SetPacketParams+0x128>
 801b82a:	a201      	add	r2, pc, #4	; (adr r2, 801b830 <SUBGRF_SetPacketParams+0x3c>)
 801b82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b830:	0801b841 	.word	0x0801b841
 801b834:	0801b8d1 	.word	0x0801b8d1
 801b838:	0801b8c5 	.word	0x0801b8c5
 801b83c:	0801b841 	.word	0x0801b841
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b840:	687b      	ldr	r3, [r7, #4]
 801b842:	7a5b      	ldrb	r3, [r3, #9]
 801b844:	2bf1      	cmp	r3, #241	; 0xf1
 801b846:	d10a      	bne.n	801b85e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b848:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801b84c:	f7ff fb16 	bl	801ae7c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b850:	f248 0005 	movw	r0, #32773	; 0x8005
 801b854:	f7ff fb32 	bl	801aebc <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b858:	2302      	movs	r3, #2
 801b85a:	75bb      	strb	r3, [r7, #22]
 801b85c:	e011      	b.n	801b882 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b85e:	687b      	ldr	r3, [r7, #4]
 801b860:	7a5b      	ldrb	r3, [r3, #9]
 801b862:	2bf2      	cmp	r3, #242	; 0xf2
 801b864:	d10a      	bne.n	801b87c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b866:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801b86a:	f7ff fb07 	bl	801ae7c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b86e:	f241 0021 	movw	r0, #4129	; 0x1021
 801b872:	f7ff fb23 	bl	801aebc <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b876:	2306      	movs	r3, #6
 801b878:	75bb      	strb	r3, [r7, #22]
 801b87a:	e002      	b.n	801b882 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b87c:	687b      	ldr	r3, [r7, #4]
 801b87e:	7a5b      	ldrb	r3, [r3, #9]
 801b880:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b882:	2309      	movs	r3, #9
 801b884:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801b886:	687b      	ldr	r3, [r7, #4]
 801b888:	885b      	ldrh	r3, [r3, #2]
 801b88a:	0a1b      	lsrs	r3, r3, #8
 801b88c:	b29b      	uxth	r3, r3
 801b88e:	b2db      	uxtb	r3, r3
 801b890:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801b892:	687b      	ldr	r3, [r7, #4]
 801b894:	885b      	ldrh	r3, [r3, #2]
 801b896:	b2db      	uxtb	r3, r3
 801b898:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	791b      	ldrb	r3, [r3, #4]
 801b89e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801b8a0:	687b      	ldr	r3, [r7, #4]
 801b8a2:	795b      	ldrb	r3, [r3, #5]
 801b8a4:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	799b      	ldrb	r3, [r3, #6]
 801b8aa:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801b8ac:	687b      	ldr	r3, [r7, #4]
 801b8ae:	79db      	ldrb	r3, [r3, #7]
 801b8b0:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801b8b2:	687b      	ldr	r3, [r7, #4]
 801b8b4:	7a1b      	ldrb	r3, [r3, #8]
 801b8b6:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801b8b8:	7dbb      	ldrb	r3, [r7, #22]
 801b8ba:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801b8bc:	687b      	ldr	r3, [r7, #4]
 801b8be:	7a9b      	ldrb	r3, [r3, #10]
 801b8c0:	753b      	strb	r3, [r7, #20]
        break;
 801b8c2:	e022      	b.n	801b90a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801b8c4:	2301      	movs	r3, #1
 801b8c6:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801b8c8:	687b      	ldr	r3, [r7, #4]
 801b8ca:	7b1b      	ldrb	r3, [r3, #12]
 801b8cc:	733b      	strb	r3, [r7, #12]
        break;
 801b8ce:	e01c      	b.n	801b90a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801b8d0:	2306      	movs	r3, #6
 801b8d2:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801b8d4:	687b      	ldr	r3, [r7, #4]
 801b8d6:	89db      	ldrh	r3, [r3, #14]
 801b8d8:	0a1b      	lsrs	r3, r3, #8
 801b8da:	b29b      	uxth	r3, r3
 801b8dc:	b2db      	uxtb	r3, r3
 801b8de:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801b8e0:	687b      	ldr	r3, [r7, #4]
 801b8e2:	89db      	ldrh	r3, [r3, #14]
 801b8e4:	b2db      	uxtb	r3, r3
 801b8e6:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801b8e8:	687b      	ldr	r3, [r7, #4]
 801b8ea:	7c1a      	ldrb	r2, [r3, #16]
 801b8ec:	4b0f      	ldr	r3, [pc, #60]	; (801b92c <SUBGRF_SetPacketParams+0x138>)
 801b8ee:	4611      	mov	r1, r2
 801b8f0:	7019      	strb	r1, [r3, #0]
 801b8f2:	4613      	mov	r3, r2
 801b8f4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801b8f6:	687b      	ldr	r3, [r7, #4]
 801b8f8:	7c5b      	ldrb	r3, [r3, #17]
 801b8fa:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801b8fc:	687b      	ldr	r3, [r7, #4]
 801b8fe:	7c9b      	ldrb	r3, [r3, #18]
 801b900:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801b902:	687b      	ldr	r3, [r7, #4]
 801b904:	7cdb      	ldrb	r3, [r3, #19]
 801b906:	747b      	strb	r3, [r7, #17]
        break;
 801b908:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801b90a:	7dfb      	ldrb	r3, [r7, #23]
 801b90c:	b29a      	uxth	r2, r3
 801b90e:	f107 030c 	add.w	r3, r7, #12
 801b912:	4619      	mov	r1, r3
 801b914:	208c      	movs	r0, #140	; 0x8c
 801b916:	f000 f965 	bl	801bbe4 <SUBGRF_WriteCommand>
 801b91a:	e000      	b.n	801b91e <SUBGRF_SetPacketParams+0x12a>
        return;
 801b91c:	bf00      	nop
}
 801b91e:	3718      	adds	r7, #24
 801b920:	46bd      	mov	sp, r7
 801b922:	bd80      	pop	{r7, pc}
 801b924:	0801e014 	.word	0x0801e014
 801b928:	20003e29 	.word	0x20003e29
 801b92c:	20003e2a 	.word	0x20003e2a

0801b930 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801b930:	b580      	push	{r7, lr}
 801b932:	b084      	sub	sp, #16
 801b934:	af00      	add	r7, sp, #0
 801b936:	4603      	mov	r3, r0
 801b938:	460a      	mov	r2, r1
 801b93a:	71fb      	strb	r3, [r7, #7]
 801b93c:	4613      	mov	r3, r2
 801b93e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801b940:	79fb      	ldrb	r3, [r7, #7]
 801b942:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801b944:	79bb      	ldrb	r3, [r7, #6]
 801b946:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801b948:	f107 030c 	add.w	r3, r7, #12
 801b94c:	2202      	movs	r2, #2
 801b94e:	4619      	mov	r1, r3
 801b950:	208f      	movs	r0, #143	; 0x8f
 801b952:	f000 f947 	bl	801bbe4 <SUBGRF_WriteCommand>
}
 801b956:	bf00      	nop
 801b958:	3710      	adds	r7, #16
 801b95a:	46bd      	mov	sp, r7
 801b95c:	bd80      	pop	{r7, pc}

0801b95e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801b95e:	b580      	push	{r7, lr}
 801b960:	b082      	sub	sp, #8
 801b962:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801b964:	2300      	movs	r3, #0
 801b966:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801b968:	1d3b      	adds	r3, r7, #4
 801b96a:	2201      	movs	r2, #1
 801b96c:	4619      	mov	r1, r3
 801b96e:	2015      	movs	r0, #21
 801b970:	f000 f95a 	bl	801bc28 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801b974:	793b      	ldrb	r3, [r7, #4]
 801b976:	425b      	negs	r3, r3
 801b978:	105b      	asrs	r3, r3, #1
 801b97a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801b97c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801b980:	4618      	mov	r0, r3
 801b982:	3708      	adds	r7, #8
 801b984:	46bd      	mov	sp, r7
 801b986:	bd80      	pop	{r7, pc}

0801b988 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801b988:	b580      	push	{r7, lr}
 801b98a:	b084      	sub	sp, #16
 801b98c:	af00      	add	r7, sp, #0
 801b98e:	6078      	str	r0, [r7, #4]
 801b990:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801b992:	f107 030c 	add.w	r3, r7, #12
 801b996:	2202      	movs	r2, #2
 801b998:	4619      	mov	r1, r3
 801b99a:	2013      	movs	r0, #19
 801b99c:	f000 f944 	bl	801bc28 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801b9a0:	f7ff fde6 	bl	801b570 <SUBGRF_GetPacketType>
 801b9a4:	4603      	mov	r3, r0
 801b9a6:	2b01      	cmp	r3, #1
 801b9a8:	d10d      	bne.n	801b9c6 <SUBGRF_GetRxBufferStatus+0x3e>
 801b9aa:	4b0c      	ldr	r3, [pc, #48]	; (801b9dc <SUBGRF_GetRxBufferStatus+0x54>)
 801b9ac:	781b      	ldrb	r3, [r3, #0]
 801b9ae:	b2db      	uxtb	r3, r3
 801b9b0:	2b01      	cmp	r3, #1
 801b9b2:	d108      	bne.n	801b9c6 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801b9b4:	f240 7002 	movw	r0, #1794	; 0x702
 801b9b8:	f000 f878 	bl	801baac <SUBGRF_ReadRegister>
 801b9bc:	4603      	mov	r3, r0
 801b9be:	461a      	mov	r2, r3
 801b9c0:	687b      	ldr	r3, [r7, #4]
 801b9c2:	701a      	strb	r2, [r3, #0]
 801b9c4:	e002      	b.n	801b9cc <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801b9c6:	7b3a      	ldrb	r2, [r7, #12]
 801b9c8:	687b      	ldr	r3, [r7, #4]
 801b9ca:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801b9cc:	7b7a      	ldrb	r2, [r7, #13]
 801b9ce:	683b      	ldr	r3, [r7, #0]
 801b9d0:	701a      	strb	r2, [r3, #0]
}
 801b9d2:	bf00      	nop
 801b9d4:	3710      	adds	r7, #16
 801b9d6:	46bd      	mov	sp, r7
 801b9d8:	bd80      	pop	{r7, pc}
 801b9da:	bf00      	nop
 801b9dc:	20003e2a 	.word	0x20003e2a

0801b9e0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801b9e0:	b580      	push	{r7, lr}
 801b9e2:	b084      	sub	sp, #16
 801b9e4:	af00      	add	r7, sp, #0
 801b9e6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801b9e8:	f107 030c 	add.w	r3, r7, #12
 801b9ec:	2203      	movs	r2, #3
 801b9ee:	4619      	mov	r1, r3
 801b9f0:	2014      	movs	r0, #20
 801b9f2:	f000 f919 	bl	801bc28 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801b9f6:	f7ff fdbb 	bl	801b570 <SUBGRF_GetPacketType>
 801b9fa:	4603      	mov	r3, r0
 801b9fc:	461a      	mov	r2, r3
 801b9fe:	687b      	ldr	r3, [r7, #4]
 801ba00:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801ba02:	687b      	ldr	r3, [r7, #4]
 801ba04:	781b      	ldrb	r3, [r3, #0]
 801ba06:	2b00      	cmp	r3, #0
 801ba08:	d002      	beq.n	801ba10 <SUBGRF_GetPacketStatus+0x30>
 801ba0a:	2b01      	cmp	r3, #1
 801ba0c:	d013      	beq.n	801ba36 <SUBGRF_GetPacketStatus+0x56>
 801ba0e:	e02a      	b.n	801ba66 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801ba10:	7b3a      	ldrb	r2, [r7, #12]
 801ba12:	687b      	ldr	r3, [r7, #4]
 801ba14:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801ba16:	7b7b      	ldrb	r3, [r7, #13]
 801ba18:	425b      	negs	r3, r3
 801ba1a:	105b      	asrs	r3, r3, #1
 801ba1c:	b25a      	sxtb	r2, r3
 801ba1e:	687b      	ldr	r3, [r7, #4]
 801ba20:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801ba22:	7bbb      	ldrb	r3, [r7, #14]
 801ba24:	425b      	negs	r3, r3
 801ba26:	105b      	asrs	r3, r3, #1
 801ba28:	b25a      	sxtb	r2, r3
 801ba2a:	687b      	ldr	r3, [r7, #4]
 801ba2c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	2200      	movs	r2, #0
 801ba32:	609a      	str	r2, [r3, #8]
            break;
 801ba34:	e020      	b.n	801ba78 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801ba36:	7b3b      	ldrb	r3, [r7, #12]
 801ba38:	425b      	negs	r3, r3
 801ba3a:	105b      	asrs	r3, r3, #1
 801ba3c:	b25a      	sxtb	r2, r3
 801ba3e:	687b      	ldr	r3, [r7, #4]
 801ba40:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801ba42:	7b7b      	ldrb	r3, [r7, #13]
 801ba44:	b25b      	sxtb	r3, r3
 801ba46:	3302      	adds	r3, #2
 801ba48:	109b      	asrs	r3, r3, #2
 801ba4a:	b25a      	sxtb	r2, r3
 801ba4c:	687b      	ldr	r3, [r7, #4]
 801ba4e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801ba50:	7bbb      	ldrb	r3, [r7, #14]
 801ba52:	425b      	negs	r3, r3
 801ba54:	105b      	asrs	r3, r3, #1
 801ba56:	b25a      	sxtb	r2, r3
 801ba58:	687b      	ldr	r3, [r7, #4]
 801ba5a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801ba5c:	4b08      	ldr	r3, [pc, #32]	; (801ba80 <SUBGRF_GetPacketStatus+0xa0>)
 801ba5e:	681a      	ldr	r2, [r3, #0]
 801ba60:	687b      	ldr	r3, [r7, #4]
 801ba62:	611a      	str	r2, [r3, #16]
            break;
 801ba64:	e008      	b.n	801ba78 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801ba66:	2214      	movs	r2, #20
 801ba68:	2100      	movs	r1, #0
 801ba6a:	6878      	ldr	r0, [r7, #4]
 801ba6c:	f000 fe63 	bl	801c736 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801ba70:	687b      	ldr	r3, [r7, #4]
 801ba72:	220f      	movs	r2, #15
 801ba74:	701a      	strb	r2, [r3, #0]
            break;
 801ba76:	bf00      	nop
    }
}
 801ba78:	bf00      	nop
 801ba7a:	3710      	adds	r7, #16
 801ba7c:	46bd      	mov	sp, r7
 801ba7e:	bd80      	pop	{r7, pc}
 801ba80:	20003e2c 	.word	0x20003e2c

0801ba84 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801ba84:	b580      	push	{r7, lr}
 801ba86:	b082      	sub	sp, #8
 801ba88:	af00      	add	r7, sp, #0
 801ba8a:	4603      	mov	r3, r0
 801ba8c:	460a      	mov	r2, r1
 801ba8e:	80fb      	strh	r3, [r7, #6]
 801ba90:	4613      	mov	r3, r2
 801ba92:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801ba94:	1d7a      	adds	r2, r7, #5
 801ba96:	88f9      	ldrh	r1, [r7, #6]
 801ba98:	2301      	movs	r3, #1
 801ba9a:	4803      	ldr	r0, [pc, #12]	; (801baa8 <SUBGRF_WriteRegister+0x24>)
 801ba9c:	f7eb fbc2 	bl	8007224 <HAL_SUBGHZ_WriteRegisters>
}
 801baa0:	bf00      	nop
 801baa2:	3708      	adds	r7, #8
 801baa4:	46bd      	mov	sp, r7
 801baa6:	bd80      	pop	{r7, pc}
 801baa8:	20000a6c 	.word	0x20000a6c

0801baac <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801baac:	b580      	push	{r7, lr}
 801baae:	b084      	sub	sp, #16
 801bab0:	af00      	add	r7, sp, #0
 801bab2:	4603      	mov	r3, r0
 801bab4:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801bab6:	f107 020f 	add.w	r2, r7, #15
 801baba:	88f9      	ldrh	r1, [r7, #6]
 801babc:	2301      	movs	r3, #1
 801babe:	4804      	ldr	r0, [pc, #16]	; (801bad0 <SUBGRF_ReadRegister+0x24>)
 801bac0:	f7eb fc0f 	bl	80072e2 <HAL_SUBGHZ_ReadRegisters>
    return data;
 801bac4:	7bfb      	ldrb	r3, [r7, #15]
}
 801bac6:	4618      	mov	r0, r3
 801bac8:	3710      	adds	r7, #16
 801baca:	46bd      	mov	sp, r7
 801bacc:	bd80      	pop	{r7, pc}
 801bace:	bf00      	nop
 801bad0:	20000a6c 	.word	0x20000a6c

0801bad4 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bad4:	b580      	push	{r7, lr}
 801bad6:	b086      	sub	sp, #24
 801bad8:	af00      	add	r7, sp, #0
 801bada:	4603      	mov	r3, r0
 801badc:	6039      	str	r1, [r7, #0]
 801bade:	80fb      	strh	r3, [r7, #6]
 801bae0:	4613      	mov	r3, r2
 801bae2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bae4:	f3ef 8310 	mrs	r3, PRIMASK
 801bae8:	60fb      	str	r3, [r7, #12]
  return(result);
 801baea:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801baec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801baee:	b672      	cpsid	i
}
 801baf0:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801baf2:	88bb      	ldrh	r3, [r7, #4]
 801baf4:	88f9      	ldrh	r1, [r7, #6]
 801baf6:	683a      	ldr	r2, [r7, #0]
 801baf8:	4806      	ldr	r0, [pc, #24]	; (801bb14 <SUBGRF_WriteRegisters+0x40>)
 801bafa:	f7eb fb93 	bl	8007224 <HAL_SUBGHZ_WriteRegisters>
 801bafe:	697b      	ldr	r3, [r7, #20]
 801bb00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb02:	693b      	ldr	r3, [r7, #16]
 801bb04:	f383 8810 	msr	PRIMASK, r3
}
 801bb08:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb0a:	bf00      	nop
 801bb0c:	3718      	adds	r7, #24
 801bb0e:	46bd      	mov	sp, r7
 801bb10:	bd80      	pop	{r7, pc}
 801bb12:	bf00      	nop
 801bb14:	20000a6c 	.word	0x20000a6c

0801bb18 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bb18:	b580      	push	{r7, lr}
 801bb1a:	b086      	sub	sp, #24
 801bb1c:	af00      	add	r7, sp, #0
 801bb1e:	4603      	mov	r3, r0
 801bb20:	6039      	str	r1, [r7, #0]
 801bb22:	80fb      	strh	r3, [r7, #6]
 801bb24:	4613      	mov	r3, r2
 801bb26:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb28:	f3ef 8310 	mrs	r3, PRIMASK
 801bb2c:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb2e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb32:	b672      	cpsid	i
}
 801bb34:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801bb36:	88bb      	ldrh	r3, [r7, #4]
 801bb38:	88f9      	ldrh	r1, [r7, #6]
 801bb3a:	683a      	ldr	r2, [r7, #0]
 801bb3c:	4806      	ldr	r0, [pc, #24]	; (801bb58 <SUBGRF_ReadRegisters+0x40>)
 801bb3e:	f7eb fbd0 	bl	80072e2 <HAL_SUBGHZ_ReadRegisters>
 801bb42:	697b      	ldr	r3, [r7, #20]
 801bb44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb46:	693b      	ldr	r3, [r7, #16]
 801bb48:	f383 8810 	msr	PRIMASK, r3
}
 801bb4c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb4e:	bf00      	nop
 801bb50:	3718      	adds	r7, #24
 801bb52:	46bd      	mov	sp, r7
 801bb54:	bd80      	pop	{r7, pc}
 801bb56:	bf00      	nop
 801bb58:	20000a6c 	.word	0x20000a6c

0801bb5c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bb5c:	b580      	push	{r7, lr}
 801bb5e:	b086      	sub	sp, #24
 801bb60:	af00      	add	r7, sp, #0
 801bb62:	4603      	mov	r3, r0
 801bb64:	6039      	str	r1, [r7, #0]
 801bb66:	71fb      	strb	r3, [r7, #7]
 801bb68:	4613      	mov	r3, r2
 801bb6a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb6c:	f3ef 8310 	mrs	r3, PRIMASK
 801bb70:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb72:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb76:	b672      	cpsid	i
}
 801bb78:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bb7a:	79bb      	ldrb	r3, [r7, #6]
 801bb7c:	b29b      	uxth	r3, r3
 801bb7e:	79f9      	ldrb	r1, [r7, #7]
 801bb80:	683a      	ldr	r2, [r7, #0]
 801bb82:	4806      	ldr	r0, [pc, #24]	; (801bb9c <SUBGRF_WriteBuffer+0x40>)
 801bb84:	f7eb fcc1 	bl	800750a <HAL_SUBGHZ_WriteBuffer>
 801bb88:	697b      	ldr	r3, [r7, #20]
 801bb8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb8c:	693b      	ldr	r3, [r7, #16]
 801bb8e:	f383 8810 	msr	PRIMASK, r3
}
 801bb92:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb94:	bf00      	nop
 801bb96:	3718      	adds	r7, #24
 801bb98:	46bd      	mov	sp, r7
 801bb9a:	bd80      	pop	{r7, pc}
 801bb9c:	20000a6c 	.word	0x20000a6c

0801bba0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bba0:	b580      	push	{r7, lr}
 801bba2:	b086      	sub	sp, #24
 801bba4:	af00      	add	r7, sp, #0
 801bba6:	4603      	mov	r3, r0
 801bba8:	6039      	str	r1, [r7, #0]
 801bbaa:	71fb      	strb	r3, [r7, #7]
 801bbac:	4613      	mov	r3, r2
 801bbae:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bbb0:	f3ef 8310 	mrs	r3, PRIMASK
 801bbb4:	60fb      	str	r3, [r7, #12]
  return(result);
 801bbb6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bbb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bbba:	b672      	cpsid	i
}
 801bbbc:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bbbe:	79bb      	ldrb	r3, [r7, #6]
 801bbc0:	b29b      	uxth	r3, r3
 801bbc2:	79f9      	ldrb	r1, [r7, #7]
 801bbc4:	683a      	ldr	r2, [r7, #0]
 801bbc6:	4806      	ldr	r0, [pc, #24]	; (801bbe0 <SUBGRF_ReadBuffer+0x40>)
 801bbc8:	f7eb fcf2 	bl	80075b0 <HAL_SUBGHZ_ReadBuffer>
 801bbcc:	697b      	ldr	r3, [r7, #20]
 801bbce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bbd0:	693b      	ldr	r3, [r7, #16]
 801bbd2:	f383 8810 	msr	PRIMASK, r3
}
 801bbd6:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bbd8:	bf00      	nop
 801bbda:	3718      	adds	r7, #24
 801bbdc:	46bd      	mov	sp, r7
 801bbde:	bd80      	pop	{r7, pc}
 801bbe0:	20000a6c 	.word	0x20000a6c

0801bbe4 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bbe4:	b580      	push	{r7, lr}
 801bbe6:	b086      	sub	sp, #24
 801bbe8:	af00      	add	r7, sp, #0
 801bbea:	4603      	mov	r3, r0
 801bbec:	6039      	str	r1, [r7, #0]
 801bbee:	71fb      	strb	r3, [r7, #7]
 801bbf0:	4613      	mov	r3, r2
 801bbf2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bbf4:	f3ef 8310 	mrs	r3, PRIMASK
 801bbf8:	60fb      	str	r3, [r7, #12]
  return(result);
 801bbfa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bbfc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bbfe:	b672      	cpsid	i
}
 801bc00:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801bc02:	88bb      	ldrh	r3, [r7, #4]
 801bc04:	79f9      	ldrb	r1, [r7, #7]
 801bc06:	683a      	ldr	r2, [r7, #0]
 801bc08:	4806      	ldr	r0, [pc, #24]	; (801bc24 <SUBGRF_WriteCommand+0x40>)
 801bc0a:	f7eb fbcb 	bl	80073a4 <HAL_SUBGHZ_ExecSetCmd>
 801bc0e:	697b      	ldr	r3, [r7, #20]
 801bc10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc12:	693b      	ldr	r3, [r7, #16]
 801bc14:	f383 8810 	msr	PRIMASK, r3
}
 801bc18:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bc1a:	bf00      	nop
 801bc1c:	3718      	adds	r7, #24
 801bc1e:	46bd      	mov	sp, r7
 801bc20:	bd80      	pop	{r7, pc}
 801bc22:	bf00      	nop
 801bc24:	20000a6c 	.word	0x20000a6c

0801bc28 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bc28:	b580      	push	{r7, lr}
 801bc2a:	b086      	sub	sp, #24
 801bc2c:	af00      	add	r7, sp, #0
 801bc2e:	4603      	mov	r3, r0
 801bc30:	6039      	str	r1, [r7, #0]
 801bc32:	71fb      	strb	r3, [r7, #7]
 801bc34:	4613      	mov	r3, r2
 801bc36:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc38:	f3ef 8310 	mrs	r3, PRIMASK
 801bc3c:	60fb      	str	r3, [r7, #12]
  return(result);
 801bc3e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bc40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bc42:	b672      	cpsid	i
}
 801bc44:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801bc46:	88bb      	ldrh	r3, [r7, #4]
 801bc48:	79f9      	ldrb	r1, [r7, #7]
 801bc4a:	683a      	ldr	r2, [r7, #0]
 801bc4c:	4806      	ldr	r0, [pc, #24]	; (801bc68 <SUBGRF_ReadCommand+0x40>)
 801bc4e:	f7eb fc08 	bl	8007462 <HAL_SUBGHZ_ExecGetCmd>
 801bc52:	697b      	ldr	r3, [r7, #20]
 801bc54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc56:	693b      	ldr	r3, [r7, #16]
 801bc58:	f383 8810 	msr	PRIMASK, r3
}
 801bc5c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bc5e:	bf00      	nop
 801bc60:	3718      	adds	r7, #24
 801bc62:	46bd      	mov	sp, r7
 801bc64:	bd80      	pop	{r7, pc}
 801bc66:	bf00      	nop
 801bc68:	20000a6c 	.word	0x20000a6c

0801bc6c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bc6c:	b580      	push	{r7, lr}
 801bc6e:	b084      	sub	sp, #16
 801bc70:	af00      	add	r7, sp, #0
 801bc72:	4603      	mov	r3, r0
 801bc74:	460a      	mov	r2, r1
 801bc76:	71fb      	strb	r3, [r7, #7]
 801bc78:	4613      	mov	r3, r2
 801bc7a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bc7c:	2301      	movs	r3, #1
 801bc7e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bc80:	79bb      	ldrb	r3, [r7, #6]
 801bc82:	2b01      	cmp	r3, #1
 801bc84:	d10d      	bne.n	801bca2 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801bc86:	79fb      	ldrb	r3, [r7, #7]
 801bc88:	2b01      	cmp	r3, #1
 801bc8a:	d104      	bne.n	801bc96 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801bc8c:	2302      	movs	r3, #2
 801bc8e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801bc90:	2004      	movs	r0, #4
 801bc92:	f000 f8df 	bl	801be54 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801bc96:	79fb      	ldrb	r3, [r7, #7]
 801bc98:	2b02      	cmp	r3, #2
 801bc9a:	d107      	bne.n	801bcac <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801bc9c:	2303      	movs	r3, #3
 801bc9e:	73fb      	strb	r3, [r7, #15]
 801bca0:	e004      	b.n	801bcac <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801bca2:	79bb      	ldrb	r3, [r7, #6]
 801bca4:	2b00      	cmp	r3, #0
 801bca6:	d101      	bne.n	801bcac <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801bca8:	2301      	movs	r3, #1
 801bcaa:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801bcac:	7bfb      	ldrb	r3, [r7, #15]
 801bcae:	4618      	mov	r0, r3
 801bcb0:	f7ee fbff 	bl	800a4b2 <RBI_ConfigRFSwitch>
}
 801bcb4:	bf00      	nop
 801bcb6:	3710      	adds	r7, #16
 801bcb8:	46bd      	mov	sp, r7
 801bcba:	bd80      	pop	{r7, pc}

0801bcbc <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 801bcbc:	b580      	push	{r7, lr}
 801bcbe:	b084      	sub	sp, #16
 801bcc0:	af00      	add	r7, sp, #0
 801bcc2:	4603      	mov	r3, r0
 801bcc4:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801bcc6:	2301      	movs	r3, #1
 801bcc8:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801bcca:	f7ee fc00 	bl	800a4ce <RBI_GetTxConfig>
 801bcce:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801bcd0:	68bb      	ldr	r3, [r7, #8]
 801bcd2:	2b02      	cmp	r3, #2
 801bcd4:	d016      	beq.n	801bd04 <SUBGRF_SetRfTxPower+0x48>
 801bcd6:	68bb      	ldr	r3, [r7, #8]
 801bcd8:	2b02      	cmp	r3, #2
 801bcda:	dc16      	bgt.n	801bd0a <SUBGRF_SetRfTxPower+0x4e>
 801bcdc:	68bb      	ldr	r3, [r7, #8]
 801bcde:	2b00      	cmp	r3, #0
 801bce0:	d003      	beq.n	801bcea <SUBGRF_SetRfTxPower+0x2e>
 801bce2:	68bb      	ldr	r3, [r7, #8]
 801bce4:	2b01      	cmp	r3, #1
 801bce6:	d00a      	beq.n	801bcfe <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801bce8:	e00f      	b.n	801bd0a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801bcea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bcee:	2b0f      	cmp	r3, #15
 801bcf0:	dd02      	ble.n	801bcf8 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801bcf2:	2302      	movs	r3, #2
 801bcf4:	73fb      	strb	r3, [r7, #15]
            break;
 801bcf6:	e009      	b.n	801bd0c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801bcf8:	2301      	movs	r3, #1
 801bcfa:	73fb      	strb	r3, [r7, #15]
            break;
 801bcfc:	e006      	b.n	801bd0c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801bcfe:	2301      	movs	r3, #1
 801bd00:	73fb      	strb	r3, [r7, #15]
            break;
 801bd02:	e003      	b.n	801bd0c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801bd04:	2302      	movs	r3, #2
 801bd06:	73fb      	strb	r3, [r7, #15]
            break;
 801bd08:	e000      	b.n	801bd0c <SUBGRF_SetRfTxPower+0x50>
            break;
 801bd0a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801bd0c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801bd10:	7bfb      	ldrb	r3, [r7, #15]
 801bd12:	2202      	movs	r2, #2
 801bd14:	4618      	mov	r0, r3
 801bd16:	f7ff fc35 	bl	801b584 <SUBGRF_SetTxParams>

    return paSelect;
 801bd1a:	7bfb      	ldrb	r3, [r7, #15]
}
 801bd1c:	4618      	mov	r0, r3
 801bd1e:	3710      	adds	r7, #16
 801bd20:	46bd      	mov	sp, r7
 801bd22:	bd80      	pop	{r7, pc}

0801bd24 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bd24:	b480      	push	{r7}
 801bd26:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801bd28:	2301      	movs	r3, #1
}
 801bd2a:	4618      	mov	r0, r3
 801bd2c:	46bd      	mov	sp, r7
 801bd2e:	bc80      	pop	{r7}
 801bd30:	4770      	bx	lr
	...

0801bd34 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b082      	sub	sp, #8
 801bd38:	af00      	add	r7, sp, #0
 801bd3a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801bd3c:	4b03      	ldr	r3, [pc, #12]	; (801bd4c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801bd3e:	681b      	ldr	r3, [r3, #0]
 801bd40:	2001      	movs	r0, #1
 801bd42:	4798      	blx	r3
}
 801bd44:	bf00      	nop
 801bd46:	3708      	adds	r7, #8
 801bd48:	46bd      	mov	sp, r7
 801bd4a:	bd80      	pop	{r7, pc}
 801bd4c:	20003e34 	.word	0x20003e34

0801bd50 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd50:	b580      	push	{r7, lr}
 801bd52:	b082      	sub	sp, #8
 801bd54:	af00      	add	r7, sp, #0
 801bd56:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bd58:	4b03      	ldr	r3, [pc, #12]	; (801bd68 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bd5a:	681b      	ldr	r3, [r3, #0]
 801bd5c:	2002      	movs	r0, #2
 801bd5e:	4798      	blx	r3
}
 801bd60:	bf00      	nop
 801bd62:	3708      	adds	r7, #8
 801bd64:	46bd      	mov	sp, r7
 801bd66:	bd80      	pop	{r7, pc}
 801bd68:	20003e34 	.word	0x20003e34

0801bd6c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd6c:	b580      	push	{r7, lr}
 801bd6e:	b082      	sub	sp, #8
 801bd70:	af00      	add	r7, sp, #0
 801bd72:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bd74:	4b03      	ldr	r3, [pc, #12]	; (801bd84 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bd76:	681b      	ldr	r3, [r3, #0]
 801bd78:	2040      	movs	r0, #64	; 0x40
 801bd7a:	4798      	blx	r3
}
 801bd7c:	bf00      	nop
 801bd7e:	3708      	adds	r7, #8
 801bd80:	46bd      	mov	sp, r7
 801bd82:	bd80      	pop	{r7, pc}
 801bd84:	20003e34 	.word	0x20003e34

0801bd88 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bd88:	b580      	push	{r7, lr}
 801bd8a:	b082      	sub	sp, #8
 801bd8c:	af00      	add	r7, sp, #0
 801bd8e:	6078      	str	r0, [r7, #4]
 801bd90:	460b      	mov	r3, r1
 801bd92:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bd94:	78fb      	ldrb	r3, [r7, #3]
 801bd96:	2b00      	cmp	r3, #0
 801bd98:	d002      	beq.n	801bda0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bd9a:	2b01      	cmp	r3, #1
 801bd9c:	d005      	beq.n	801bdaa <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bd9e:	e00a      	b.n	801bdb6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bda0:	4b07      	ldr	r3, [pc, #28]	; (801bdc0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bda2:	681b      	ldr	r3, [r3, #0]
 801bda4:	2080      	movs	r0, #128	; 0x80
 801bda6:	4798      	blx	r3
            break;
 801bda8:	e005      	b.n	801bdb6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bdaa:	4b05      	ldr	r3, [pc, #20]	; (801bdc0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bdac:	681b      	ldr	r3, [r3, #0]
 801bdae:	f44f 7080 	mov.w	r0, #256	; 0x100
 801bdb2:	4798      	blx	r3
            break;
 801bdb4:	bf00      	nop
    }
}
 801bdb6:	bf00      	nop
 801bdb8:	3708      	adds	r7, #8
 801bdba:	46bd      	mov	sp, r7
 801bdbc:	bd80      	pop	{r7, pc}
 801bdbe:	bf00      	nop
 801bdc0:	20003e34 	.word	0x20003e34

0801bdc4 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdc4:	b580      	push	{r7, lr}
 801bdc6:	b082      	sub	sp, #8
 801bdc8:	af00      	add	r7, sp, #0
 801bdca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bdcc:	4b04      	ldr	r3, [pc, #16]	; (801bde0 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bdce:	681b      	ldr	r3, [r3, #0]
 801bdd0:	f44f 7000 	mov.w	r0, #512	; 0x200
 801bdd4:	4798      	blx	r3
}
 801bdd6:	bf00      	nop
 801bdd8:	3708      	adds	r7, #8
 801bdda:	46bd      	mov	sp, r7
 801bddc:	bd80      	pop	{r7, pc}
 801bdde:	bf00      	nop
 801bde0:	20003e34 	.word	0x20003e34

0801bde4 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bde4:	b580      	push	{r7, lr}
 801bde6:	b082      	sub	sp, #8
 801bde8:	af00      	add	r7, sp, #0
 801bdea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bdec:	4b03      	ldr	r3, [pc, #12]	; (801bdfc <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bdee:	681b      	ldr	r3, [r3, #0]
 801bdf0:	2020      	movs	r0, #32
 801bdf2:	4798      	blx	r3
}
 801bdf4:	bf00      	nop
 801bdf6:	3708      	adds	r7, #8
 801bdf8:	46bd      	mov	sp, r7
 801bdfa:	bd80      	pop	{r7, pc}
 801bdfc:	20003e34 	.word	0x20003e34

0801be00 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be00:	b580      	push	{r7, lr}
 801be02:	b082      	sub	sp, #8
 801be04:	af00      	add	r7, sp, #0
 801be06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801be08:	4b03      	ldr	r3, [pc, #12]	; (801be18 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801be0a:	681b      	ldr	r3, [r3, #0]
 801be0c:	2004      	movs	r0, #4
 801be0e:	4798      	blx	r3
}
 801be10:	bf00      	nop
 801be12:	3708      	adds	r7, #8
 801be14:	46bd      	mov	sp, r7
 801be16:	bd80      	pop	{r7, pc}
 801be18:	20003e34 	.word	0x20003e34

0801be1c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be1c:	b580      	push	{r7, lr}
 801be1e:	b082      	sub	sp, #8
 801be20:	af00      	add	r7, sp, #0
 801be22:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801be24:	4b03      	ldr	r3, [pc, #12]	; (801be34 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801be26:	681b      	ldr	r3, [r3, #0]
 801be28:	2008      	movs	r0, #8
 801be2a:	4798      	blx	r3
}
 801be2c:	bf00      	nop
 801be2e:	3708      	adds	r7, #8
 801be30:	46bd      	mov	sp, r7
 801be32:	bd80      	pop	{r7, pc}
 801be34:	20003e34 	.word	0x20003e34

0801be38 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be38:	b580      	push	{r7, lr}
 801be3a:	b082      	sub	sp, #8
 801be3c:	af00      	add	r7, sp, #0
 801be3e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801be40:	4b03      	ldr	r3, [pc, #12]	; (801be50 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801be42:	681b      	ldr	r3, [r3, #0]
 801be44:	2010      	movs	r0, #16
 801be46:	4798      	blx	r3
}
 801be48:	bf00      	nop
 801be4a:	3708      	adds	r7, #8
 801be4c:	46bd      	mov	sp, r7
 801be4e:	bd80      	pop	{r7, pc}
 801be50:	20003e34 	.word	0x20003e34

0801be54 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801be54:	b580      	push	{r7, lr}
 801be56:	b084      	sub	sp, #16
 801be58:	af00      	add	r7, sp, #0
 801be5a:	4603      	mov	r3, r0
 801be5c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801be5e:	f7ee fb44 	bl	800a4ea <RBI_IsDCDC>
 801be62:	4603      	mov	r3, r0
 801be64:	2b01      	cmp	r3, #1
 801be66:	d112      	bne.n	801be8e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801be68:	f640 1023 	movw	r0, #2339	; 0x923
 801be6c:	f7ff fe1e 	bl	801baac <SUBGRF_ReadRegister>
 801be70:	4603      	mov	r3, r0
 801be72:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801be74:	7bfb      	ldrb	r3, [r7, #15]
 801be76:	f023 0306 	bic.w	r3, r3, #6
 801be7a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801be7c:	7bfa      	ldrb	r2, [r7, #15]
 801be7e:	79fb      	ldrb	r3, [r7, #7]
 801be80:	4313      	orrs	r3, r2
 801be82:	b2db      	uxtb	r3, r3
 801be84:	4619      	mov	r1, r3
 801be86:	f640 1023 	movw	r0, #2339	; 0x923
 801be8a:	f7ff fdfb 	bl	801ba84 <SUBGRF_WriteRegister>
  }
}
 801be8e:	bf00      	nop
 801be90:	3710      	adds	r7, #16
 801be92:	46bd      	mov	sp, r7
 801be94:	bd80      	pop	{r7, pc}
	...

0801be98 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801be98:	b480      	push	{r7}
 801be9a:	b085      	sub	sp, #20
 801be9c:	af00      	add	r7, sp, #0
 801be9e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	2b00      	cmp	r3, #0
 801bea4:	d101      	bne.n	801beaa <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801bea6:	231f      	movs	r3, #31
 801bea8:	e016      	b.n	801bed8 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801beaa:	2300      	movs	r3, #0
 801beac:	73fb      	strb	r3, [r7, #15]
 801beae:	e00f      	b.n	801bed0 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801beb0:	7bfb      	ldrb	r3, [r7, #15]
 801beb2:	4a0c      	ldr	r2, [pc, #48]	; (801bee4 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801beb4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801beb8:	687a      	ldr	r2, [r7, #4]
 801beba:	429a      	cmp	r2, r3
 801bebc:	d205      	bcs.n	801beca <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801bebe:	7bfb      	ldrb	r3, [r7, #15]
 801bec0:	4a08      	ldr	r2, [pc, #32]	; (801bee4 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801bec2:	00db      	lsls	r3, r3, #3
 801bec4:	4413      	add	r3, r2
 801bec6:	791b      	ldrb	r3, [r3, #4]
 801bec8:	e006      	b.n	801bed8 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801beca:	7bfb      	ldrb	r3, [r7, #15]
 801becc:	3301      	adds	r3, #1
 801bece:	73fb      	strb	r3, [r7, #15]
 801bed0:	7bfb      	ldrb	r3, [r7, #15]
 801bed2:	2b15      	cmp	r3, #21
 801bed4:	d9ec      	bls.n	801beb0 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801bed6:	e7fe      	b.n	801bed6 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801bed8:	4618      	mov	r0, r3
 801beda:	3714      	adds	r7, #20
 801bedc:	46bd      	mov	sp, r7
 801bede:	bc80      	pop	{r7}
 801bee0:	4770      	bx	lr
 801bee2:	bf00      	nop
 801bee4:	0801e5e8 	.word	0x0801e5e8

0801bee8 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801bee8:	b580      	push	{r7, lr}
 801beea:	b08a      	sub	sp, #40	; 0x28
 801beec:	af00      	add	r7, sp, #0
 801beee:	6078      	str	r0, [r7, #4]
 801bef0:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801bef2:	4b35      	ldr	r3, [pc, #212]	; (801bfc8 <SUBGRF_GetCFO+0xe0>)
 801bef4:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSEL ));
 801bef6:	f640 0007 	movw	r0, #2055	; 0x807
 801befa:	f7ff fdd7 	bl	801baac <SUBGRF_ReadRegister>
 801befe:	4603      	mov	r3, r0
 801bf00:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801bf02:	7ffb      	ldrb	r3, [r7, #31]
 801bf04:	08db      	lsrs	r3, r3, #3
 801bf06:	b2db      	uxtb	r3, r3
 801bf08:	f003 0303 	and.w	r3, r3, #3
 801bf0c:	3328      	adds	r3, #40	; 0x28
 801bf0e:	443b      	add	r3, r7
 801bf10:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801bf14:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801bf16:	7ffb      	ldrb	r3, [r7, #31]
 801bf18:	f003 0307 	and.w	r3, r3, #7
 801bf1c:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801bf1e:	7fba      	ldrb	r2, [r7, #30]
 801bf20:	7f7b      	ldrb	r3, [r7, #29]
 801bf22:	3b01      	subs	r3, #1
 801bf24:	fa02 f303 	lsl.w	r3, r2, r3
 801bf28:	461a      	mov	r2, r3
 801bf2a:	4b28      	ldr	r3, [pc, #160]	; (801bfcc <SUBGRF_GetCFO+0xe4>)
 801bf2c:	fbb3 f3f2 	udiv	r3, r3, r2
 801bf30:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801bf32:	69ba      	ldr	r2, [r7, #24]
 801bf34:	687b      	ldr	r3, [r7, #4]
 801bf36:	fbb2 f3f3 	udiv	r3, r2, r3
 801bf3a:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801bf3c:	2301      	movs	r3, #1
 801bf3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801bf42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf46:	697a      	ldr	r2, [r7, #20]
 801bf48:	fb02 f303 	mul.w	r3, r2, r3
 801bf4c:	2b07      	cmp	r3, #7
 801bf4e:	d802      	bhi.n	801bf56 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801bf50:	2302      	movs	r3, #2
 801bf52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801bf56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf5a:	697a      	ldr	r2, [r7, #20]
 801bf5c:	fb02 f303 	mul.w	r3, r2, r3
 801bf60:	2b03      	cmp	r3, #3
 801bf62:	d802      	bhi.n	801bf6a <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801bf64:	2304      	movs	r3, #4
 801bf66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801bf6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801bf6e:	69bb      	ldr	r3, [r7, #24]
 801bf70:	fb02 f303 	mul.w	r3, r2, r3
 801bf74:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_CFO_H ) & 0xF ) << 8;
 801bf76:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 801bf7a:	f7ff fd97 	bl	801baac <SUBGRF_ReadRegister>
 801bf7e:	4603      	mov	r3, r0
 801bf80:	021b      	lsls	r3, r3, #8
 801bf82:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801bf86:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_CFO_L );
 801bf88:	f240 60b1 	movw	r0, #1713	; 0x6b1
 801bf8c:	f7ff fd8e 	bl	801baac <SUBGRF_ReadRegister>
 801bf90:	4603      	mov	r3, r0
 801bf92:	461a      	mov	r2, r3
 801bf94:	6a3b      	ldr	r3, [r7, #32]
 801bf96:	4313      	orrs	r3, r2
 801bf98:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801bf9a:	6a3b      	ldr	r3, [r7, #32]
 801bf9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801bfa0:	2b00      	cmp	r3, #0
 801bfa2:	d005      	beq.n	801bfb0 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801bfa4:	6a3b      	ldr	r3, [r7, #32]
 801bfa6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801bfaa:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801bfae:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801bfb0:	693b      	ldr	r3, [r7, #16]
 801bfb2:	095b      	lsrs	r3, r3, #5
 801bfb4:	6a3a      	ldr	r2, [r7, #32]
 801bfb6:	fb02 f303 	mul.w	r3, r2, r3
 801bfba:	11da      	asrs	r2, r3, #7
 801bfbc:	683b      	ldr	r3, [r7, #0]
 801bfbe:	601a      	str	r2, [r3, #0]
}
 801bfc0:	bf00      	nop
 801bfc2:	3728      	adds	r7, #40	; 0x28
 801bfc4:	46bd      	mov	sp, r7
 801bfc6:	bd80      	pop	{r7, pc}
 801bfc8:	0c0a0804 	.word	0x0c0a0804
 801bfcc:	01e84800 	.word	0x01e84800

0801bfd0 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801bfd0:	b480      	push	{r7}
 801bfd2:	b087      	sub	sp, #28
 801bfd4:	af00      	add	r7, sp, #0
 801bfd6:	4603      	mov	r3, r0
 801bfd8:	60b9      	str	r1, [r7, #8]
 801bfda:	607a      	str	r2, [r7, #4]
 801bfdc:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801bfde:	2300      	movs	r3, #0
 801bfe0:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801bfe2:	f04f 33ff 	mov.w	r3, #4294967295
 801bfe6:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801bfe8:	697b      	ldr	r3, [r7, #20]
}
 801bfea:	4618      	mov	r0, r3
 801bfec:	371c      	adds	r7, #28
 801bfee:	46bd      	mov	sp, r7
 801bff0:	bc80      	pop	{r7}
 801bff2:	4770      	bx	lr

0801bff4 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801bff4:	b480      	push	{r7}
 801bff6:	b087      	sub	sp, #28
 801bff8:	af00      	add	r7, sp, #0
 801bffa:	4603      	mov	r3, r0
 801bffc:	60b9      	str	r1, [r7, #8]
 801bffe:	607a      	str	r2, [r7, #4]
 801c000:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801c002:	2300      	movs	r3, #0
 801c004:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801c006:	f04f 33ff 	mov.w	r3, #4294967295
 801c00a:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801c00c:	697b      	ldr	r3, [r7, #20]
}
 801c00e:	4618      	mov	r0, r3
 801c010:	371c      	adds	r7, #28
 801c012:	46bd      	mov	sp, r7
 801c014:	bc80      	pop	{r7}
 801c016:	4770      	bx	lr

0801c018 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801c018:	b480      	push	{r7}
 801c01a:	b085      	sub	sp, #20
 801c01c:	af00      	add	r7, sp, #0
 801c01e:	60f8      	str	r0, [r7, #12]
 801c020:	60b9      	str	r1, [r7, #8]
 801c022:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801c024:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801c028:	4618      	mov	r0, r3
 801c02a:	3714      	adds	r7, #20
 801c02c:	46bd      	mov	sp, r7
 801c02e:	bc80      	pop	{r7}
 801c030:	4770      	bx	lr

0801c032 <RFW_DeInit>:

void RFW_DeInit( void)
{
 801c032:	b480      	push	{r7}
 801c034:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801c036:	bf00      	nop
 801c038:	46bd      	mov	sp, r7
 801c03a:	bc80      	pop	{r7}
 801c03c:	4770      	bx	lr

0801c03e <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801c03e:	b480      	push	{r7}
 801c040:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801c042:	2300      	movs	r3, #0
#endif
}
 801c044:	4618      	mov	r0, r3
 801c046:	46bd      	mov	sp, r7
 801c048:	bc80      	pop	{r7}
 801c04a:	4770      	bx	lr

0801c04c <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801c04c:	b480      	push	{r7}
 801c04e:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801c050:	2300      	movs	r3, #0
#endif
}
 801c052:	4618      	mov	r0, r3
 801c054:	46bd      	mov	sp, r7
 801c056:	bc80      	pop	{r7}
 801c058:	4770      	bx	lr

0801c05a <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801c05a:	b480      	push	{r7}
 801c05c:	b083      	sub	sp, #12
 801c05e:	af00      	add	r7, sp, #0
 801c060:	4603      	mov	r3, r0
 801c062:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801c064:	bf00      	nop
 801c066:	370c      	adds	r7, #12
 801c068:	46bd      	mov	sp, r7
 801c06a:	bc80      	pop	{r7}
 801c06c:	4770      	bx	lr

0801c06e <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801c06e:	b480      	push	{r7}
 801c070:	b087      	sub	sp, #28
 801c072:	af00      	add	r7, sp, #0
 801c074:	60f8      	str	r0, [r7, #12]
 801c076:	460b      	mov	r3, r1
 801c078:	607a      	str	r2, [r7, #4]
 801c07a:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801c07c:	f04f 33ff 	mov.w	r3, #4294967295
 801c080:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;
    
    status= 0;
  }
#endif
  return status;
 801c082:	697b      	ldr	r3, [r7, #20]
}
 801c084:	4618      	mov	r0, r3
 801c086:	371c      	adds	r7, #28
 801c088:	46bd      	mov	sp, r7
 801c08a:	bc80      	pop	{r7}
 801c08c:	4770      	bx	lr

0801c08e <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801c08e:	b480      	push	{r7}
 801c090:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;
  
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801c092:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801c096:	4618      	mov	r0, r3
 801c098:	46bd      	mov	sp, r7
 801c09a:	bc80      	pop	{r7}
 801c09c:	4770      	bx	lr

0801c09e <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801c09e:	b480      	push	{r7}
 801c0a0:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_PKTCTL1A);
  SUBGRF_WriteRegister(SUBGHZ_PKTCTL1A, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_RTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801c0a2:	bf00      	nop
 801c0a4:	46bd      	mov	sp, r7
 801c0a6:	bc80      	pop	{r7}
 801c0a8:	4770      	bx	lr

0801c0aa <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801c0aa:	b480      	push	{r7}
 801c0ac:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801c0ae:	bf00      	nop
 801c0b0:	46bd      	mov	sp, r7
 801c0b2:	bc80      	pop	{r7}
 801c0b4:	4770      	bx	lr

0801c0b6 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801c0b6:	b480      	push	{r7}
 801c0b8:	b083      	sub	sp, #12
 801c0ba:	af00      	add	r7, sp, #0
 801c0bc:	4603      	mov	r3, r0
 801c0be:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801c0c0:	bf00      	nop
 801c0c2:	370c      	adds	r7, #12
 801c0c4:	46bd      	mov	sp, r7
 801c0c6:	bc80      	pop	{r7}
 801c0c8:	4770      	bx	lr
	...

0801c0cc <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801c0cc:	b580      	push	{r7, lr}
 801c0ce:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801c0d0:	2218      	movs	r2, #24
 801c0d2:	2100      	movs	r1, #0
 801c0d4:	4807      	ldr	r0, [pc, #28]	; (801c0f4 <UTIL_ADV_TRACE_Init+0x28>)
 801c0d6:	f000 fb2e 	bl	801c736 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801c0da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801c0de:	2100      	movs	r1, #0
 801c0e0:	4805      	ldr	r0, [pc, #20]	; (801c0f8 <UTIL_ADV_TRACE_Init+0x2c>)
 801c0e2:	f000 fb28 	bl	801c736 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801c0e6:	4b05      	ldr	r3, [pc, #20]	; (801c0fc <UTIL_ADV_TRACE_Init+0x30>)
 801c0e8:	681b      	ldr	r3, [r3, #0]
 801c0ea:	4805      	ldr	r0, [pc, #20]	; (801c100 <UTIL_ADV_TRACE_Init+0x34>)
 801c0ec:	4798      	blx	r3
 801c0ee:	4603      	mov	r3, r0
}
 801c0f0:	4618      	mov	r0, r3
 801c0f2:	bd80      	pop	{r7, pc}
 801c0f4:	20003e38 	.word	0x20003e38
 801c0f8:	20003e50 	.word	0x20003e50
 801c0fc:	0801e158 	.word	0x0801e158
 801c100:	0801c36d 	.word	0x0801c36d

0801c104 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801c104:	b480      	push	{r7}
 801c106:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801c108:	4b06      	ldr	r3, [pc, #24]	; (801c124 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801c10a:	8a5a      	ldrh	r2, [r3, #18]
 801c10c:	4b05      	ldr	r3, [pc, #20]	; (801c124 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801c10e:	8a1b      	ldrh	r3, [r3, #16]
 801c110:	429a      	cmp	r2, r3
 801c112:	d101      	bne.n	801c118 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801c114:	2301      	movs	r3, #1
 801c116:	e000      	b.n	801c11a <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801c118:	2300      	movs	r3, #0
}
 801c11a:	4618      	mov	r0, r3
 801c11c:	46bd      	mov	sp, r7
 801c11e:	bc80      	pop	{r7}
 801c120:	4770      	bx	lr
 801c122:	bf00      	nop
 801c124:	20003e38 	.word	0x20003e38

0801c128 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801c128:	b408      	push	{r3}
 801c12a:	b580      	push	{r7, lr}
 801c12c:	b08d      	sub	sp, #52	; 0x34
 801c12e:	af00      	add	r7, sp, #0
 801c130:	60f8      	str	r0, [r7, #12]
 801c132:	60b9      	str	r1, [r7, #8]
 801c134:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801c136:	2300      	movs	r3, #0
 801c138:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801c13a:	2300      	movs	r3, #0
 801c13c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801c13e:	4b37      	ldr	r3, [pc, #220]	; (801c21c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c140:	7a1b      	ldrb	r3, [r3, #8]
 801c142:	461a      	mov	r2, r3
 801c144:	68fb      	ldr	r3, [r7, #12]
 801c146:	4293      	cmp	r3, r2
 801c148:	d902      	bls.n	801c150 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801c14a:	f06f 0304 	mvn.w	r3, #4
 801c14e:	e05e      	b.n	801c20e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801c150:	4b32      	ldr	r3, [pc, #200]	; (801c21c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c152:	68da      	ldr	r2, [r3, #12]
 801c154:	68bb      	ldr	r3, [r7, #8]
 801c156:	4013      	ands	r3, r2
 801c158:	68ba      	ldr	r2, [r7, #8]
 801c15a:	429a      	cmp	r2, r3
 801c15c:	d002      	beq.n	801c164 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801c15e:	f06f 0305 	mvn.w	r3, #5
 801c162:	e054      	b.n	801c20e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801c164:	4b2d      	ldr	r3, [pc, #180]	; (801c21c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c166:	685b      	ldr	r3, [r3, #4]
 801c168:	2b00      	cmp	r3, #0
 801c16a:	d00a      	beq.n	801c182 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	2b00      	cmp	r3, #0
 801c170:	d007      	beq.n	801c182 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801c172:	4b2a      	ldr	r3, [pc, #168]	; (801c21c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c174:	685b      	ldr	r3, [r3, #4]
 801c176:	f107 0116 	add.w	r1, r7, #22
 801c17a:	f107 0218 	add.w	r2, r7, #24
 801c17e:	4610      	mov	r0, r2
 801c180:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801c182:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801c186:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801c188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c18a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801c18c:	f44f 7100 	mov.w	r1, #512	; 0x200
 801c190:	4823      	ldr	r0, [pc, #140]	; (801c220 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801c192:	f001 f963 	bl	801d45c <tiny_vsnprintf_like>
 801c196:	4603      	mov	r3, r0
 801c198:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801c19a:	f000 f9f1 	bl	801c580 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801c19e:	8afa      	ldrh	r2, [r7, #22]
 801c1a0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801c1a2:	4413      	add	r3, r2
 801c1a4:	b29b      	uxth	r3, r3
 801c1a6:	f107 0214 	add.w	r2, r7, #20
 801c1aa:	4611      	mov	r1, r2
 801c1ac:	4618      	mov	r0, r3
 801c1ae:	f000 f969 	bl	801c484 <TRACE_AllocateBufer>
 801c1b2:	4603      	mov	r3, r0
 801c1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c1b8:	d025      	beq.n	801c206 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801c1ba:	2300      	movs	r3, #0
 801c1bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801c1be:	e00e      	b.n	801c1de <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801c1c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801c1c2:	8aba      	ldrh	r2, [r7, #20]
 801c1c4:	3330      	adds	r3, #48	; 0x30
 801c1c6:	443b      	add	r3, r7
 801c1c8:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801c1cc:	4b15      	ldr	r3, [pc, #84]	; (801c224 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801c1ce:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801c1d0:	8abb      	ldrh	r3, [r7, #20]
 801c1d2:	3301      	adds	r3, #1
 801c1d4:	b29b      	uxth	r3, r3
 801c1d6:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801c1d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801c1da:	3301      	adds	r3, #1
 801c1dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801c1de:	8afb      	ldrh	r3, [r7, #22]
 801c1e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801c1e2:	429a      	cmp	r2, r3
 801c1e4:	d3ec      	bcc.n	801c1c0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801c1e6:	8abb      	ldrh	r3, [r7, #20]
 801c1e8:	461a      	mov	r2, r3
 801c1ea:	4b0e      	ldr	r3, [pc, #56]	; (801c224 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801c1ec:	18d0      	adds	r0, r2, r3
 801c1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c1f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801c1f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 801c1f6:	f001 f931 	bl	801d45c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801c1fa:	f000 f9df 	bl	801c5bc <TRACE_UnLock>

    return TRACE_Send();
 801c1fe:	f000 f831 	bl	801c264 <TRACE_Send>
 801c202:	4603      	mov	r3, r0
 801c204:	e003      	b.n	801c20e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801c206:	f000 f9d9 	bl	801c5bc <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801c20a:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801c20e:	4618      	mov	r0, r3
 801c210:	3734      	adds	r7, #52	; 0x34
 801c212:	46bd      	mov	sp, r7
 801c214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801c218:	b001      	add	sp, #4
 801c21a:	4770      	bx	lr
 801c21c:	20003e38 	.word	0x20003e38
 801c220:	20004250 	.word	0x20004250
 801c224:	20003e50 	.word	0x20003e50

0801c228 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801c228:	b480      	push	{r7}
 801c22a:	b083      	sub	sp, #12
 801c22c:	af00      	add	r7, sp, #0
 801c22e:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801c230:	4a03      	ldr	r2, [pc, #12]	; (801c240 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801c232:	687b      	ldr	r3, [r7, #4]
 801c234:	6053      	str	r3, [r2, #4]
}
 801c236:	bf00      	nop
 801c238:	370c      	adds	r7, #12
 801c23a:	46bd      	mov	sp, r7
 801c23c:	bc80      	pop	{r7}
 801c23e:	4770      	bx	lr
 801c240:	20003e38 	.word	0x20003e38

0801c244 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801c244:	b480      	push	{r7}
 801c246:	b083      	sub	sp, #12
 801c248:	af00      	add	r7, sp, #0
 801c24a:	4603      	mov	r3, r0
 801c24c:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801c24e:	4a04      	ldr	r2, [pc, #16]	; (801c260 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801c250:	79fb      	ldrb	r3, [r7, #7]
 801c252:	7213      	strb	r3, [r2, #8]
}
 801c254:	bf00      	nop
 801c256:	370c      	adds	r7, #12
 801c258:	46bd      	mov	sp, r7
 801c25a:	bc80      	pop	{r7}
 801c25c:	4770      	bx	lr
 801c25e:	bf00      	nop
 801c260:	20003e38 	.word	0x20003e38

0801c264 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801c264:	b580      	push	{r7, lr}
 801c266:	b088      	sub	sp, #32
 801c268:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801c26a:	2300      	movs	r3, #0
 801c26c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801c26e:	2300      	movs	r3, #0
 801c270:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c272:	f3ef 8310 	mrs	r3, PRIMASK
 801c276:	613b      	str	r3, [r7, #16]
  return(result);
 801c278:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c27a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c27c:	b672      	cpsid	i
}
 801c27e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801c280:	f000 f9ba 	bl	801c5f8 <TRACE_IsLocked>
 801c284:	4603      	mov	r3, r0
 801c286:	2b00      	cmp	r3, #0
 801c288:	d15d      	bne.n	801c346 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801c28a:	f000 f979 	bl	801c580 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801c28e:	4b34      	ldr	r3, [pc, #208]	; (801c360 <TRACE_Send+0xfc>)
 801c290:	8a1a      	ldrh	r2, [r3, #16]
 801c292:	4b33      	ldr	r3, [pc, #204]	; (801c360 <TRACE_Send+0xfc>)
 801c294:	8a5b      	ldrh	r3, [r3, #18]
 801c296:	429a      	cmp	r2, r3
 801c298:	d04d      	beq.n	801c336 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801c29a:	4b31      	ldr	r3, [pc, #196]	; (801c360 <TRACE_Send+0xfc>)
 801c29c:	789b      	ldrb	r3, [r3, #2]
 801c29e:	2b01      	cmp	r3, #1
 801c2a0:	d117      	bne.n	801c2d2 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801c2a2:	4b2f      	ldr	r3, [pc, #188]	; (801c360 <TRACE_Send+0xfc>)
 801c2a4:	881a      	ldrh	r2, [r3, #0]
 801c2a6:	4b2e      	ldr	r3, [pc, #184]	; (801c360 <TRACE_Send+0xfc>)
 801c2a8:	8a1b      	ldrh	r3, [r3, #16]
 801c2aa:	1ad3      	subs	r3, r2, r3
 801c2ac:	b29a      	uxth	r2, r3
 801c2ae:	4b2c      	ldr	r3, [pc, #176]	; (801c360 <TRACE_Send+0xfc>)
 801c2b0:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801c2b2:	4b2b      	ldr	r3, [pc, #172]	; (801c360 <TRACE_Send+0xfc>)
 801c2b4:	2202      	movs	r2, #2
 801c2b6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801c2b8:	4b29      	ldr	r3, [pc, #164]	; (801c360 <TRACE_Send+0xfc>)
 801c2ba:	2200      	movs	r2, #0
 801c2bc:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801c2be:	4b28      	ldr	r3, [pc, #160]	; (801c360 <TRACE_Send+0xfc>)
 801c2c0:	8a9b      	ldrh	r3, [r3, #20]
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d105      	bne.n	801c2d2 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c2c6:	4b26      	ldr	r3, [pc, #152]	; (801c360 <TRACE_Send+0xfc>)
 801c2c8:	2200      	movs	r2, #0
 801c2ca:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c2cc:	4b24      	ldr	r3, [pc, #144]	; (801c360 <TRACE_Send+0xfc>)
 801c2ce:	2200      	movs	r2, #0
 801c2d0:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801c2d2:	4b23      	ldr	r3, [pc, #140]	; (801c360 <TRACE_Send+0xfc>)
 801c2d4:	789b      	ldrb	r3, [r3, #2]
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d115      	bne.n	801c306 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c2da:	4b21      	ldr	r3, [pc, #132]	; (801c360 <TRACE_Send+0xfc>)
 801c2dc:	8a5a      	ldrh	r2, [r3, #18]
 801c2de:	4b20      	ldr	r3, [pc, #128]	; (801c360 <TRACE_Send+0xfc>)
 801c2e0:	8a1b      	ldrh	r3, [r3, #16]
 801c2e2:	429a      	cmp	r2, r3
 801c2e4:	d908      	bls.n	801c2f8 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801c2e6:	4b1e      	ldr	r3, [pc, #120]	; (801c360 <TRACE_Send+0xfc>)
 801c2e8:	8a5a      	ldrh	r2, [r3, #18]
 801c2ea:	4b1d      	ldr	r3, [pc, #116]	; (801c360 <TRACE_Send+0xfc>)
 801c2ec:	8a1b      	ldrh	r3, [r3, #16]
 801c2ee:	1ad3      	subs	r3, r2, r3
 801c2f0:	b29a      	uxth	r2, r3
 801c2f2:	4b1b      	ldr	r3, [pc, #108]	; (801c360 <TRACE_Send+0xfc>)
 801c2f4:	829a      	strh	r2, [r3, #20]
 801c2f6:	e006      	b.n	801c306 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801c2f8:	4b19      	ldr	r3, [pc, #100]	; (801c360 <TRACE_Send+0xfc>)
 801c2fa:	8a1b      	ldrh	r3, [r3, #16]
 801c2fc:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801c300:	b29a      	uxth	r2, r3
 801c302:	4b17      	ldr	r3, [pc, #92]	; (801c360 <TRACE_Send+0xfc>)
 801c304:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801c306:	4b16      	ldr	r3, [pc, #88]	; (801c360 <TRACE_Send+0xfc>)
 801c308:	8a1b      	ldrh	r3, [r3, #16]
 801c30a:	461a      	mov	r2, r3
 801c30c:	4b15      	ldr	r3, [pc, #84]	; (801c364 <TRACE_Send+0x100>)
 801c30e:	4413      	add	r3, r2
 801c310:	61bb      	str	r3, [r7, #24]
 801c312:	697b      	ldr	r3, [r7, #20]
 801c314:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c316:	68fb      	ldr	r3, [r7, #12]
 801c318:	f383 8810 	msr	PRIMASK, r3
}
 801c31c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801c31e:	f7e5 fc0b 	bl	8001b38 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801c322:	4b11      	ldr	r3, [pc, #68]	; (801c368 <TRACE_Send+0x104>)
 801c324:	68db      	ldr	r3, [r3, #12]
 801c326:	4a0e      	ldr	r2, [pc, #56]	; (801c360 <TRACE_Send+0xfc>)
 801c328:	8a92      	ldrh	r2, [r2, #20]
 801c32a:	4611      	mov	r1, r2
 801c32c:	69b8      	ldr	r0, [r7, #24]
 801c32e:	4798      	blx	r3
 801c330:	4603      	mov	r3, r0
 801c332:	77fb      	strb	r3, [r7, #31]
 801c334:	e00d      	b.n	801c352 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801c336:	f000 f941 	bl	801c5bc <TRACE_UnLock>
 801c33a:	697b      	ldr	r3, [r7, #20]
 801c33c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c33e:	68bb      	ldr	r3, [r7, #8]
 801c340:	f383 8810 	msr	PRIMASK, r3
}
 801c344:	e005      	b.n	801c352 <TRACE_Send+0xee>
 801c346:	697b      	ldr	r3, [r7, #20]
 801c348:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c34a:	687b      	ldr	r3, [r7, #4]
 801c34c:	f383 8810 	msr	PRIMASK, r3
}
 801c350:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801c352:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c356:	4618      	mov	r0, r3
 801c358:	3720      	adds	r7, #32
 801c35a:	46bd      	mov	sp, r7
 801c35c:	bd80      	pop	{r7, pc}
 801c35e:	bf00      	nop
 801c360:	20003e38 	.word	0x20003e38
 801c364:	20003e50 	.word	0x20003e50
 801c368:	0801e158 	.word	0x0801e158

0801c36c <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801c36c:	b580      	push	{r7, lr}
 801c36e:	b088      	sub	sp, #32
 801c370:	af00      	add	r7, sp, #0
 801c372:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801c374:	2300      	movs	r3, #0
 801c376:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c378:	f3ef 8310 	mrs	r3, PRIMASK
 801c37c:	617b      	str	r3, [r7, #20]
  return(result);
 801c37e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c380:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801c382:	b672      	cpsid	i
}
 801c384:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801c386:	4b3c      	ldr	r3, [pc, #240]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c388:	789b      	ldrb	r3, [r3, #2]
 801c38a:	2b02      	cmp	r3, #2
 801c38c:	d106      	bne.n	801c39c <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c38e:	4b3a      	ldr	r3, [pc, #232]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c390:	2200      	movs	r2, #0
 801c392:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c394:	4b38      	ldr	r3, [pc, #224]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c396:	2200      	movs	r2, #0
 801c398:	821a      	strh	r2, [r3, #16]
 801c39a:	e00a      	b.n	801c3b2 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801c39c:	4b36      	ldr	r3, [pc, #216]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c39e:	8a1a      	ldrh	r2, [r3, #16]
 801c3a0:	4b35      	ldr	r3, [pc, #212]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3a2:	8a9b      	ldrh	r3, [r3, #20]
 801c3a4:	4413      	add	r3, r2
 801c3a6:	b29b      	uxth	r3, r3
 801c3a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c3ac:	b29a      	uxth	r2, r3
 801c3ae:	4b32      	ldr	r3, [pc, #200]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3b0:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801c3b2:	4b31      	ldr	r3, [pc, #196]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3b4:	8a1a      	ldrh	r2, [r3, #16]
 801c3b6:	4b30      	ldr	r3, [pc, #192]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3b8:	8a5b      	ldrh	r3, [r3, #18]
 801c3ba:	429a      	cmp	r2, r3
 801c3bc:	d04d      	beq.n	801c45a <TRACE_TxCpltCallback+0xee>
 801c3be:	4b2e      	ldr	r3, [pc, #184]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3c0:	8adb      	ldrh	r3, [r3, #22]
 801c3c2:	2b01      	cmp	r3, #1
 801c3c4:	d149      	bne.n	801c45a <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801c3c6:	4b2c      	ldr	r3, [pc, #176]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3c8:	789b      	ldrb	r3, [r3, #2]
 801c3ca:	2b01      	cmp	r3, #1
 801c3cc:	d117      	bne.n	801c3fe <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801c3ce:	4b2a      	ldr	r3, [pc, #168]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3d0:	881a      	ldrh	r2, [r3, #0]
 801c3d2:	4b29      	ldr	r3, [pc, #164]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3d4:	8a1b      	ldrh	r3, [r3, #16]
 801c3d6:	1ad3      	subs	r3, r2, r3
 801c3d8:	b29a      	uxth	r2, r3
 801c3da:	4b27      	ldr	r3, [pc, #156]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3dc:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801c3de:	4b26      	ldr	r3, [pc, #152]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3e0:	2202      	movs	r2, #2
 801c3e2:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801c3e4:	4b24      	ldr	r3, [pc, #144]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3e6:	2200      	movs	r2, #0
 801c3e8:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801c3ea:	4b23      	ldr	r3, [pc, #140]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3ec:	8a9b      	ldrh	r3, [r3, #20]
 801c3ee:	2b00      	cmp	r3, #0
 801c3f0:	d105      	bne.n	801c3fe <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c3f2:	4b21      	ldr	r3, [pc, #132]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3f4:	2200      	movs	r2, #0
 801c3f6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c3f8:	4b1f      	ldr	r3, [pc, #124]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c3fa:	2200      	movs	r2, #0
 801c3fc:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801c3fe:	4b1e      	ldr	r3, [pc, #120]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c400:	789b      	ldrb	r3, [r3, #2]
 801c402:	2b00      	cmp	r3, #0
 801c404:	d115      	bne.n	801c432 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c406:	4b1c      	ldr	r3, [pc, #112]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c408:	8a5a      	ldrh	r2, [r3, #18]
 801c40a:	4b1b      	ldr	r3, [pc, #108]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c40c:	8a1b      	ldrh	r3, [r3, #16]
 801c40e:	429a      	cmp	r2, r3
 801c410:	d908      	bls.n	801c424 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801c412:	4b19      	ldr	r3, [pc, #100]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c414:	8a5a      	ldrh	r2, [r3, #18]
 801c416:	4b18      	ldr	r3, [pc, #96]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c418:	8a1b      	ldrh	r3, [r3, #16]
 801c41a:	1ad3      	subs	r3, r2, r3
 801c41c:	b29a      	uxth	r2, r3
 801c41e:	4b16      	ldr	r3, [pc, #88]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c420:	829a      	strh	r2, [r3, #20]
 801c422:	e006      	b.n	801c432 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801c424:	4b14      	ldr	r3, [pc, #80]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c426:	8a1b      	ldrh	r3, [r3, #16]
 801c428:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801c42c:	b29a      	uxth	r2, r3
 801c42e:	4b12      	ldr	r3, [pc, #72]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c430:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801c432:	4b11      	ldr	r3, [pc, #68]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c434:	8a1b      	ldrh	r3, [r3, #16]
 801c436:	461a      	mov	r2, r3
 801c438:	4b10      	ldr	r3, [pc, #64]	; (801c47c <TRACE_TxCpltCallback+0x110>)
 801c43a:	4413      	add	r3, r2
 801c43c:	61fb      	str	r3, [r7, #28]
 801c43e:	69bb      	ldr	r3, [r7, #24]
 801c440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c442:	693b      	ldr	r3, [r7, #16]
 801c444:	f383 8810 	msr	PRIMASK, r3
}
 801c448:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801c44a:	4b0d      	ldr	r3, [pc, #52]	; (801c480 <TRACE_TxCpltCallback+0x114>)
 801c44c:	68db      	ldr	r3, [r3, #12]
 801c44e:	4a0a      	ldr	r2, [pc, #40]	; (801c478 <TRACE_TxCpltCallback+0x10c>)
 801c450:	8a92      	ldrh	r2, [r2, #20]
 801c452:	4611      	mov	r1, r2
 801c454:	69f8      	ldr	r0, [r7, #28]
 801c456:	4798      	blx	r3
 801c458:	e00a      	b.n	801c470 <TRACE_TxCpltCallback+0x104>
 801c45a:	69bb      	ldr	r3, [r7, #24]
 801c45c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c45e:	68fb      	ldr	r3, [r7, #12]
 801c460:	f383 8810 	msr	PRIMASK, r3
}
 801c464:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801c466:	f7e5 fb6f 	bl	8001b48 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801c46a:	f000 f8a7 	bl	801c5bc <TRACE_UnLock>
  }
}
 801c46e:	bf00      	nop
 801c470:	bf00      	nop
 801c472:	3720      	adds	r7, #32
 801c474:	46bd      	mov	sp, r7
 801c476:	bd80      	pop	{r7, pc}
 801c478:	20003e38 	.word	0x20003e38
 801c47c:	20003e50 	.word	0x20003e50
 801c480:	0801e158 	.word	0x0801e158

0801c484 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801c484:	b480      	push	{r7}
 801c486:	b087      	sub	sp, #28
 801c488:	af00      	add	r7, sp, #0
 801c48a:	4603      	mov	r3, r0
 801c48c:	6039      	str	r1, [r7, #0]
 801c48e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801c490:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c494:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c496:	f3ef 8310 	mrs	r3, PRIMASK
 801c49a:	60fb      	str	r3, [r7, #12]
  return(result);
 801c49c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c49e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801c4a0:	b672      	cpsid	i
}
 801c4a2:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801c4a4:	4b35      	ldr	r3, [pc, #212]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4a6:	8a5a      	ldrh	r2, [r3, #18]
 801c4a8:	4b34      	ldr	r3, [pc, #208]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4aa:	8a1b      	ldrh	r3, [r3, #16]
 801c4ac:	429a      	cmp	r2, r3
 801c4ae:	d11b      	bne.n	801c4e8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801c4b0:	4b32      	ldr	r3, [pc, #200]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4b2:	8a5b      	ldrh	r3, [r3, #18]
 801c4b4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801c4b8:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801c4ba:	88fa      	ldrh	r2, [r7, #6]
 801c4bc:	8afb      	ldrh	r3, [r7, #22]
 801c4be:	429a      	cmp	r2, r3
 801c4c0:	d33a      	bcc.n	801c538 <TRACE_AllocateBufer+0xb4>
 801c4c2:	4b2e      	ldr	r3, [pc, #184]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4c4:	8a1b      	ldrh	r3, [r3, #16]
 801c4c6:	88fa      	ldrh	r2, [r7, #6]
 801c4c8:	429a      	cmp	r2, r3
 801c4ca:	d235      	bcs.n	801c538 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801c4cc:	4b2b      	ldr	r3, [pc, #172]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4ce:	2201      	movs	r2, #1
 801c4d0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801c4d2:	4b2a      	ldr	r3, [pc, #168]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4d4:	8a5a      	ldrh	r2, [r3, #18]
 801c4d6:	4b29      	ldr	r3, [pc, #164]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4d8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801c4da:	4b28      	ldr	r3, [pc, #160]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4dc:	8a1b      	ldrh	r3, [r3, #16]
 801c4de:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801c4e0:	4b26      	ldr	r3, [pc, #152]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4e2:	2200      	movs	r2, #0
 801c4e4:	825a      	strh	r2, [r3, #18]
 801c4e6:	e027      	b.n	801c538 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c4e8:	4b24      	ldr	r3, [pc, #144]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4ea:	8a5a      	ldrh	r2, [r3, #18]
 801c4ec:	4b23      	ldr	r3, [pc, #140]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4ee:	8a1b      	ldrh	r3, [r3, #16]
 801c4f0:	429a      	cmp	r2, r3
 801c4f2:	d91b      	bls.n	801c52c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801c4f4:	4b21      	ldr	r3, [pc, #132]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c4f6:	8a5b      	ldrh	r3, [r3, #18]
 801c4f8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801c4fc:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801c4fe:	88fa      	ldrh	r2, [r7, #6]
 801c500:	8afb      	ldrh	r3, [r7, #22]
 801c502:	429a      	cmp	r2, r3
 801c504:	d318      	bcc.n	801c538 <TRACE_AllocateBufer+0xb4>
 801c506:	4b1d      	ldr	r3, [pc, #116]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c508:	8a1b      	ldrh	r3, [r3, #16]
 801c50a:	88fa      	ldrh	r2, [r7, #6]
 801c50c:	429a      	cmp	r2, r3
 801c50e:	d213      	bcs.n	801c538 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801c510:	4b1a      	ldr	r3, [pc, #104]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c512:	2201      	movs	r2, #1
 801c514:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801c516:	4b19      	ldr	r3, [pc, #100]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c518:	8a5a      	ldrh	r2, [r3, #18]
 801c51a:	4b18      	ldr	r3, [pc, #96]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c51c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801c51e:	4b17      	ldr	r3, [pc, #92]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c520:	8a1b      	ldrh	r3, [r3, #16]
 801c522:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801c524:	4b15      	ldr	r3, [pc, #84]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c526:	2200      	movs	r2, #0
 801c528:	825a      	strh	r2, [r3, #18]
 801c52a:	e005      	b.n	801c538 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801c52c:	4b13      	ldr	r3, [pc, #76]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c52e:	8a1a      	ldrh	r2, [r3, #16]
 801c530:	4b12      	ldr	r3, [pc, #72]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c532:	8a5b      	ldrh	r3, [r3, #18]
 801c534:	1ad3      	subs	r3, r2, r3
 801c536:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801c538:	8afa      	ldrh	r2, [r7, #22]
 801c53a:	88fb      	ldrh	r3, [r7, #6]
 801c53c:	429a      	cmp	r2, r3
 801c53e:	d90f      	bls.n	801c560 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801c540:	4b0e      	ldr	r3, [pc, #56]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c542:	8a5a      	ldrh	r2, [r3, #18]
 801c544:	683b      	ldr	r3, [r7, #0]
 801c546:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801c548:	4b0c      	ldr	r3, [pc, #48]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c54a:	8a5a      	ldrh	r2, [r3, #18]
 801c54c:	88fb      	ldrh	r3, [r7, #6]
 801c54e:	4413      	add	r3, r2
 801c550:	b29b      	uxth	r3, r3
 801c552:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c556:	b29a      	uxth	r2, r3
 801c558:	4b08      	ldr	r3, [pc, #32]	; (801c57c <TRACE_AllocateBufer+0xf8>)
 801c55a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801c55c:	2300      	movs	r3, #0
 801c55e:	82bb      	strh	r3, [r7, #20]
 801c560:	693b      	ldr	r3, [r7, #16]
 801c562:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c564:	68bb      	ldr	r3, [r7, #8]
 801c566:	f383 8810 	msr	PRIMASK, r3
}
 801c56a:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801c56c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801c570:	4618      	mov	r0, r3
 801c572:	371c      	adds	r7, #28
 801c574:	46bd      	mov	sp, r7
 801c576:	bc80      	pop	{r7}
 801c578:	4770      	bx	lr
 801c57a:	bf00      	nop
 801c57c:	20003e38 	.word	0x20003e38

0801c580 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801c580:	b480      	push	{r7}
 801c582:	b085      	sub	sp, #20
 801c584:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c586:	f3ef 8310 	mrs	r3, PRIMASK
 801c58a:	607b      	str	r3, [r7, #4]
  return(result);
 801c58c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c58e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c590:	b672      	cpsid	i
}
 801c592:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801c594:	4b08      	ldr	r3, [pc, #32]	; (801c5b8 <TRACE_Lock+0x38>)
 801c596:	8adb      	ldrh	r3, [r3, #22]
 801c598:	3301      	adds	r3, #1
 801c59a:	b29a      	uxth	r2, r3
 801c59c:	4b06      	ldr	r3, [pc, #24]	; (801c5b8 <TRACE_Lock+0x38>)
 801c59e:	82da      	strh	r2, [r3, #22]
 801c5a0:	68fb      	ldr	r3, [r7, #12]
 801c5a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c5a4:	68bb      	ldr	r3, [r7, #8]
 801c5a6:	f383 8810 	msr	PRIMASK, r3
}
 801c5aa:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801c5ac:	bf00      	nop
 801c5ae:	3714      	adds	r7, #20
 801c5b0:	46bd      	mov	sp, r7
 801c5b2:	bc80      	pop	{r7}
 801c5b4:	4770      	bx	lr
 801c5b6:	bf00      	nop
 801c5b8:	20003e38 	.word	0x20003e38

0801c5bc <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801c5bc:	b480      	push	{r7}
 801c5be:	b085      	sub	sp, #20
 801c5c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c5c2:	f3ef 8310 	mrs	r3, PRIMASK
 801c5c6:	607b      	str	r3, [r7, #4]
  return(result);
 801c5c8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c5ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c5cc:	b672      	cpsid	i
}
 801c5ce:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801c5d0:	4b08      	ldr	r3, [pc, #32]	; (801c5f4 <TRACE_UnLock+0x38>)
 801c5d2:	8adb      	ldrh	r3, [r3, #22]
 801c5d4:	3b01      	subs	r3, #1
 801c5d6:	b29a      	uxth	r2, r3
 801c5d8:	4b06      	ldr	r3, [pc, #24]	; (801c5f4 <TRACE_UnLock+0x38>)
 801c5da:	82da      	strh	r2, [r3, #22]
 801c5dc:	68fb      	ldr	r3, [r7, #12]
 801c5de:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c5e0:	68bb      	ldr	r3, [r7, #8]
 801c5e2:	f383 8810 	msr	PRIMASK, r3
}
 801c5e6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801c5e8:	bf00      	nop
 801c5ea:	3714      	adds	r7, #20
 801c5ec:	46bd      	mov	sp, r7
 801c5ee:	bc80      	pop	{r7}
 801c5f0:	4770      	bx	lr
 801c5f2:	bf00      	nop
 801c5f4:	20003e38 	.word	0x20003e38

0801c5f8 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801c5f8:	b480      	push	{r7}
 801c5fa:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801c5fc:	4b05      	ldr	r3, [pc, #20]	; (801c614 <TRACE_IsLocked+0x1c>)
 801c5fe:	8adb      	ldrh	r3, [r3, #22]
 801c600:	2b00      	cmp	r3, #0
 801c602:	bf14      	ite	ne
 801c604:	2301      	movne	r3, #1
 801c606:	2300      	moveq	r3, #0
 801c608:	b2db      	uxtb	r3, r3
}
 801c60a:	4618      	mov	r0, r3
 801c60c:	46bd      	mov	sp, r7
 801c60e:	bc80      	pop	{r7}
 801c610:	4770      	bx	lr
 801c612:	bf00      	nop
 801c614:	20003e38 	.word	0x20003e38

0801c618 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801c618:	b480      	push	{r7}
 801c61a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801c61c:	4b04      	ldr	r3, [pc, #16]	; (801c630 <UTIL_LPM_Init+0x18>)
 801c61e:	2200      	movs	r2, #0
 801c620:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801c622:	4b04      	ldr	r3, [pc, #16]	; (801c634 <UTIL_LPM_Init+0x1c>)
 801c624:	2200      	movs	r2, #0
 801c626:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801c628:	bf00      	nop
 801c62a:	46bd      	mov	sp, r7
 801c62c:	bc80      	pop	{r7}
 801c62e:	4770      	bx	lr
 801c630:	20004450 	.word	0x20004450
 801c634:	20004454 	.word	0x20004454

0801c638 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c638:	b480      	push	{r7}
 801c63a:	b087      	sub	sp, #28
 801c63c:	af00      	add	r7, sp, #0
 801c63e:	6078      	str	r0, [r7, #4]
 801c640:	460b      	mov	r3, r1
 801c642:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c644:	f3ef 8310 	mrs	r3, PRIMASK
 801c648:	613b      	str	r3, [r7, #16]
  return(result);
 801c64a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c64c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c64e:	b672      	cpsid	i
}
 801c650:	bf00      	nop
  
  switch( state )
 801c652:	78fb      	ldrb	r3, [r7, #3]
 801c654:	2b00      	cmp	r3, #0
 801c656:	d008      	beq.n	801c66a <UTIL_LPM_SetStopMode+0x32>
 801c658:	2b01      	cmp	r3, #1
 801c65a:	d10e      	bne.n	801c67a <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801c65c:	4b0d      	ldr	r3, [pc, #52]	; (801c694 <UTIL_LPM_SetStopMode+0x5c>)
 801c65e:	681a      	ldr	r2, [r3, #0]
 801c660:	687b      	ldr	r3, [r7, #4]
 801c662:	4313      	orrs	r3, r2
 801c664:	4a0b      	ldr	r2, [pc, #44]	; (801c694 <UTIL_LPM_SetStopMode+0x5c>)
 801c666:	6013      	str	r3, [r2, #0]
      break;
 801c668:	e008      	b.n	801c67c <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801c66a:	687b      	ldr	r3, [r7, #4]
 801c66c:	43da      	mvns	r2, r3
 801c66e:	4b09      	ldr	r3, [pc, #36]	; (801c694 <UTIL_LPM_SetStopMode+0x5c>)
 801c670:	681b      	ldr	r3, [r3, #0]
 801c672:	4013      	ands	r3, r2
 801c674:	4a07      	ldr	r2, [pc, #28]	; (801c694 <UTIL_LPM_SetStopMode+0x5c>)
 801c676:	6013      	str	r3, [r2, #0]
      break;
 801c678:	e000      	b.n	801c67c <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c67a:	bf00      	nop
 801c67c:	697b      	ldr	r3, [r7, #20]
 801c67e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c680:	68fb      	ldr	r3, [r7, #12]
 801c682:	f383 8810 	msr	PRIMASK, r3
}
 801c686:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c688:	bf00      	nop
 801c68a:	371c      	adds	r7, #28
 801c68c:	46bd      	mov	sp, r7
 801c68e:	bc80      	pop	{r7}
 801c690:	4770      	bx	lr
 801c692:	bf00      	nop
 801c694:	20004450 	.word	0x20004450

0801c698 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c698:	b480      	push	{r7}
 801c69a:	b087      	sub	sp, #28
 801c69c:	af00      	add	r7, sp, #0
 801c69e:	6078      	str	r0, [r7, #4]
 801c6a0:	460b      	mov	r3, r1
 801c6a2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c6a4:	f3ef 8310 	mrs	r3, PRIMASK
 801c6a8:	613b      	str	r3, [r7, #16]
  return(result);
 801c6aa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c6ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c6ae:	b672      	cpsid	i
}
 801c6b0:	bf00      	nop
  
  switch(state)
 801c6b2:	78fb      	ldrb	r3, [r7, #3]
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	d008      	beq.n	801c6ca <UTIL_LPM_SetOffMode+0x32>
 801c6b8:	2b01      	cmp	r3, #1
 801c6ba:	d10e      	bne.n	801c6da <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c6bc:	4b0d      	ldr	r3, [pc, #52]	; (801c6f4 <UTIL_LPM_SetOffMode+0x5c>)
 801c6be:	681a      	ldr	r2, [r3, #0]
 801c6c0:	687b      	ldr	r3, [r7, #4]
 801c6c2:	4313      	orrs	r3, r2
 801c6c4:	4a0b      	ldr	r2, [pc, #44]	; (801c6f4 <UTIL_LPM_SetOffMode+0x5c>)
 801c6c6:	6013      	str	r3, [r2, #0]
      break;
 801c6c8:	e008      	b.n	801c6dc <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c6ca:	687b      	ldr	r3, [r7, #4]
 801c6cc:	43da      	mvns	r2, r3
 801c6ce:	4b09      	ldr	r3, [pc, #36]	; (801c6f4 <UTIL_LPM_SetOffMode+0x5c>)
 801c6d0:	681b      	ldr	r3, [r3, #0]
 801c6d2:	4013      	ands	r3, r2
 801c6d4:	4a07      	ldr	r2, [pc, #28]	; (801c6f4 <UTIL_LPM_SetOffMode+0x5c>)
 801c6d6:	6013      	str	r3, [r2, #0]
      break;
 801c6d8:	e000      	b.n	801c6dc <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c6da:	bf00      	nop
 801c6dc:	697b      	ldr	r3, [r7, #20]
 801c6de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c6e0:	68fb      	ldr	r3, [r7, #12]
 801c6e2:	f383 8810 	msr	PRIMASK, r3
}
 801c6e6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c6e8:	bf00      	nop
 801c6ea:	371c      	adds	r7, #28
 801c6ec:	46bd      	mov	sp, r7
 801c6ee:	bc80      	pop	{r7}
 801c6f0:	4770      	bx	lr
 801c6f2:	bf00      	nop
 801c6f4:	20004454 	.word	0x20004454

0801c6f8 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c6f8:	b480      	push	{r7}
 801c6fa:	b087      	sub	sp, #28
 801c6fc:	af00      	add	r7, sp, #0
 801c6fe:	60f8      	str	r0, [r7, #12]
 801c700:	60b9      	str	r1, [r7, #8]
 801c702:	4613      	mov	r3, r2
 801c704:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c706:	68fb      	ldr	r3, [r7, #12]
 801c708:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c70a:	68bb      	ldr	r3, [r7, #8]
 801c70c:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c70e:	e007      	b.n	801c720 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c710:	693a      	ldr	r2, [r7, #16]
 801c712:	1c53      	adds	r3, r2, #1
 801c714:	613b      	str	r3, [r7, #16]
 801c716:	697b      	ldr	r3, [r7, #20]
 801c718:	1c59      	adds	r1, r3, #1
 801c71a:	6179      	str	r1, [r7, #20]
 801c71c:	7812      	ldrb	r2, [r2, #0]
 801c71e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c720:	88fb      	ldrh	r3, [r7, #6]
 801c722:	1e5a      	subs	r2, r3, #1
 801c724:	80fa      	strh	r2, [r7, #6]
 801c726:	2b00      	cmp	r3, #0
 801c728:	d1f2      	bne.n	801c710 <UTIL_MEM_cpy_8+0x18>
    }
}
 801c72a:	bf00      	nop
 801c72c:	bf00      	nop
 801c72e:	371c      	adds	r7, #28
 801c730:	46bd      	mov	sp, r7
 801c732:	bc80      	pop	{r7}
 801c734:	4770      	bx	lr

0801c736 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c736:	b480      	push	{r7}
 801c738:	b085      	sub	sp, #20
 801c73a:	af00      	add	r7, sp, #0
 801c73c:	6078      	str	r0, [r7, #4]
 801c73e:	460b      	mov	r3, r1
 801c740:	70fb      	strb	r3, [r7, #3]
 801c742:	4613      	mov	r3, r2
 801c744:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c746:	687b      	ldr	r3, [r7, #4]
 801c748:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c74a:	e004      	b.n	801c756 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c74c:	68fb      	ldr	r3, [r7, #12]
 801c74e:	1c5a      	adds	r2, r3, #1
 801c750:	60fa      	str	r2, [r7, #12]
 801c752:	78fa      	ldrb	r2, [r7, #3]
 801c754:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c756:	883b      	ldrh	r3, [r7, #0]
 801c758:	1e5a      	subs	r2, r3, #1
 801c75a:	803a      	strh	r2, [r7, #0]
 801c75c:	2b00      	cmp	r3, #0
 801c75e:	d1f5      	bne.n	801c74c <UTIL_MEM_set_8+0x16>
  }
}
 801c760:	bf00      	nop
 801c762:	bf00      	nop
 801c764:	3714      	adds	r7, #20
 801c766:	46bd      	mov	sp, r7
 801c768:	bc80      	pop	{r7}
 801c76a:	4770      	bx	lr

0801c76c <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801c76c:	b580      	push	{r7, lr}
 801c76e:	b08c      	sub	sp, #48	; 0x30
 801c770:	af00      	add	r7, sp, #0
 801c772:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801c774:	4b67      	ldr	r3, [pc, #412]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c776:	681b      	ldr	r3, [r3, #0]
 801c778:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801c77a:	4b66      	ldr	r3, [pc, #408]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c77c:	681a      	ldr	r2, [r3, #0]
 801c77e:	687b      	ldr	r3, [r7, #4]
 801c780:	4013      	ands	r3, r2
 801c782:	4a64      	ldr	r2, [pc, #400]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c784:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801c786:	e083      	b.n	801c890 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 801c788:	2300      	movs	r3, #0
 801c78a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801c78c:	e002      	b.n	801c794 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 801c78e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c790:	3301      	adds	r3, #1
 801c792:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801c794:	4a60      	ldr	r2, [pc, #384]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c798:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c79c:	4b5f      	ldr	r3, [pc, #380]	; (801c91c <UTIL_SEQ_Run+0x1b0>)
 801c79e:	681b      	ldr	r3, [r3, #0]
 801c7a0:	401a      	ands	r2, r3
 801c7a2:	4b5c      	ldr	r3, [pc, #368]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c7a4:	681b      	ldr	r3, [r3, #0]
 801c7a6:	4013      	ands	r3, r2
 801c7a8:	2b00      	cmp	r3, #0
 801c7aa:	d0f0      	beq.n	801c78e <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 801c7ac:	4a5a      	ldr	r2, [pc, #360]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c7b4:	4b59      	ldr	r3, [pc, #356]	; (801c91c <UTIL_SEQ_Run+0x1b0>)
 801c7b6:	681b      	ldr	r3, [r3, #0]
 801c7b8:	401a      	ands	r2, r3
 801c7ba:	4b56      	ldr	r3, [pc, #344]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c7bc:	681b      	ldr	r3, [r3, #0]
 801c7be:	4013      	ands	r3, r2
 801c7c0:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801c7c2:	4a55      	ldr	r2, [pc, #340]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7c6:	00db      	lsls	r3, r3, #3
 801c7c8:	4413      	add	r3, r2
 801c7ca:	685a      	ldr	r2, [r3, #4]
 801c7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7ce:	4013      	ands	r3, r2
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	d106      	bne.n	801c7e2 <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801c7d4:	4a50      	ldr	r2, [pc, #320]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c7d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7d8:	00db      	lsls	r3, r3, #3
 801c7da:	4413      	add	r3, r2
 801c7dc:	f04f 32ff 	mov.w	r2, #4294967295
 801c7e0:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801c7e2:	4a4d      	ldr	r2, [pc, #308]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7e6:	00db      	lsls	r3, r3, #3
 801c7e8:	4413      	add	r3, r2
 801c7ea:	685a      	ldr	r2, [r3, #4]
 801c7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c7ee:	4013      	ands	r3, r2
 801c7f0:	4618      	mov	r0, r3
 801c7f2:	f000 f8f9 	bl	801c9e8 <SEQ_BitPosition>
 801c7f6:	4603      	mov	r3, r0
 801c7f8:	461a      	mov	r2, r3
 801c7fa:	4b49      	ldr	r3, [pc, #292]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c7fc:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801c7fe:	4a46      	ldr	r2, [pc, #280]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c802:	00db      	lsls	r3, r3, #3
 801c804:	4413      	add	r3, r2
 801c806:	685a      	ldr	r2, [r3, #4]
 801c808:	4b45      	ldr	r3, [pc, #276]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c80a:	681b      	ldr	r3, [r3, #0]
 801c80c:	2101      	movs	r1, #1
 801c80e:	fa01 f303 	lsl.w	r3, r1, r3
 801c812:	43db      	mvns	r3, r3
 801c814:	401a      	ands	r2, r3
 801c816:	4940      	ldr	r1, [pc, #256]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c81a:	00db      	lsls	r3, r3, #3
 801c81c:	440b      	add	r3, r1
 801c81e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c820:	f3ef 8310 	mrs	r3, PRIMASK
 801c824:	61bb      	str	r3, [r7, #24]
  return(result);
 801c826:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c828:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801c82a:	b672      	cpsid	i
}
 801c82c:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801c82e:	4b3c      	ldr	r3, [pc, #240]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c830:	681b      	ldr	r3, [r3, #0]
 801c832:	2201      	movs	r2, #1
 801c834:	fa02 f303 	lsl.w	r3, r2, r3
 801c838:	43da      	mvns	r2, r3
 801c83a:	4b3a      	ldr	r3, [pc, #232]	; (801c924 <UTIL_SEQ_Run+0x1b8>)
 801c83c:	681b      	ldr	r3, [r3, #0]
 801c83e:	4013      	ands	r3, r2
 801c840:	4a38      	ldr	r2, [pc, #224]	; (801c924 <UTIL_SEQ_Run+0x1b8>)
 801c842:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c844:	2302      	movs	r3, #2
 801c846:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c848:	e013      	b.n	801c872 <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801c84a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c84c:	3b01      	subs	r3, #1
 801c84e:	4a32      	ldr	r2, [pc, #200]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c850:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801c854:	4b32      	ldr	r3, [pc, #200]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c856:	681b      	ldr	r3, [r3, #0]
 801c858:	2201      	movs	r2, #1
 801c85a:	fa02 f303 	lsl.w	r3, r2, r3
 801c85e:	43da      	mvns	r2, r3
 801c860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c862:	3b01      	subs	r3, #1
 801c864:	400a      	ands	r2, r1
 801c866:	492c      	ldr	r1, [pc, #176]	; (801c918 <UTIL_SEQ_Run+0x1ac>)
 801c868:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801c86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c86e:	3b01      	subs	r3, #1
 801c870:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c874:	2b00      	cmp	r3, #0
 801c876:	d1e8      	bne.n	801c84a <UTIL_SEQ_Run+0xde>
 801c878:	6a3b      	ldr	r3, [r7, #32]
 801c87a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c87c:	697b      	ldr	r3, [r7, #20]
 801c87e:	f383 8810 	msr	PRIMASK, r3
}
 801c882:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801c884:	4b26      	ldr	r3, [pc, #152]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c886:	681b      	ldr	r3, [r3, #0]
 801c888:	4a27      	ldr	r2, [pc, #156]	; (801c928 <UTIL_SEQ_Run+0x1bc>)
 801c88a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c88e:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801c890:	4b24      	ldr	r3, [pc, #144]	; (801c924 <UTIL_SEQ_Run+0x1b8>)
 801c892:	681a      	ldr	r2, [r3, #0]
 801c894:	4b21      	ldr	r3, [pc, #132]	; (801c91c <UTIL_SEQ_Run+0x1b0>)
 801c896:	681b      	ldr	r3, [r3, #0]
 801c898:	401a      	ands	r2, r3
 801c89a:	4b1e      	ldr	r3, [pc, #120]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c89c:	681b      	ldr	r3, [r3, #0]
 801c89e:	4013      	ands	r3, r2
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	d007      	beq.n	801c8b4 <UTIL_SEQ_Run+0x148>
 801c8a4:	4b21      	ldr	r3, [pc, #132]	; (801c92c <UTIL_SEQ_Run+0x1c0>)
 801c8a6:	681a      	ldr	r2, [r3, #0]
 801c8a8:	4b21      	ldr	r3, [pc, #132]	; (801c930 <UTIL_SEQ_Run+0x1c4>)
 801c8aa:	681b      	ldr	r3, [r3, #0]
 801c8ac:	4013      	ands	r3, r2
 801c8ae:	2b00      	cmp	r3, #0
 801c8b0:	f43f af6a 	beq.w	801c788 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801c8b4:	4b1a      	ldr	r3, [pc, #104]	; (801c920 <UTIL_SEQ_Run+0x1b4>)
 801c8b6:	f04f 32ff 	mov.w	r2, #4294967295
 801c8ba:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801c8bc:	f000 f888 	bl	801c9d0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c8c0:	f3ef 8310 	mrs	r3, PRIMASK
 801c8c4:	613b      	str	r3, [r7, #16]
  return(result);
 801c8c6:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801c8c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c8ca:	b672      	cpsid	i
}
 801c8cc:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 801c8ce:	4b15      	ldr	r3, [pc, #84]	; (801c924 <UTIL_SEQ_Run+0x1b8>)
 801c8d0:	681a      	ldr	r2, [r3, #0]
 801c8d2:	4b12      	ldr	r3, [pc, #72]	; (801c91c <UTIL_SEQ_Run+0x1b0>)
 801c8d4:	681b      	ldr	r3, [r3, #0]
 801c8d6:	401a      	ands	r2, r3
 801c8d8:	4b0e      	ldr	r3, [pc, #56]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c8da:	681b      	ldr	r3, [r3, #0]
 801c8dc:	4013      	ands	r3, r2
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d108      	bne.n	801c8f4 <UTIL_SEQ_Run+0x188>
 801c8e2:	4b12      	ldr	r3, [pc, #72]	; (801c92c <UTIL_SEQ_Run+0x1c0>)
 801c8e4:	681a      	ldr	r2, [r3, #0]
 801c8e6:	4b12      	ldr	r3, [pc, #72]	; (801c930 <UTIL_SEQ_Run+0x1c4>)
 801c8e8:	681b      	ldr	r3, [r3, #0]
 801c8ea:	4013      	ands	r3, r2
 801c8ec:	2b00      	cmp	r3, #0
 801c8ee:	d101      	bne.n	801c8f4 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 801c8f0:	f7e5 f818 	bl	8001924 <UTIL_SEQ_Idle>
 801c8f4:	69fb      	ldr	r3, [r7, #28]
 801c8f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c8f8:	68fb      	ldr	r3, [r7, #12]
 801c8fa:	f383 8810 	msr	PRIMASK, r3
}
 801c8fe:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 801c900:	f000 f86c 	bl	801c9dc <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801c904:	4a03      	ldr	r2, [pc, #12]	; (801c914 <UTIL_SEQ_Run+0x1a8>)
 801c906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c908:	6013      	str	r3, [r2, #0]

  return;
 801c90a:	bf00      	nop
}
 801c90c:	3730      	adds	r7, #48	; 0x30
 801c90e:	46bd      	mov	sp, r7
 801c910:	bd80      	pop	{r7, pc}
 801c912:	bf00      	nop
 801c914:	2000010c 	.word	0x2000010c
 801c918:	200044e8 	.word	0x200044e8
 801c91c:	20000108 	.word	0x20000108
 801c920:	20004464 	.word	0x20004464
 801c924:	20004458 	.word	0x20004458
 801c928:	20004468 	.word	0x20004468
 801c92c:	2000445c 	.word	0x2000445c
 801c930:	20004460 	.word	0x20004460

0801c934 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801c934:	b580      	push	{r7, lr}
 801c936:	b088      	sub	sp, #32
 801c938:	af00      	add	r7, sp, #0
 801c93a:	60f8      	str	r0, [r7, #12]
 801c93c:	60b9      	str	r1, [r7, #8]
 801c93e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c940:	f3ef 8310 	mrs	r3, PRIMASK
 801c944:	617b      	str	r3, [r7, #20]
  return(result);
 801c946:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801c948:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c94a:	b672      	cpsid	i
}
 801c94c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801c94e:	68f8      	ldr	r0, [r7, #12]
 801c950:	f000 f84a 	bl	801c9e8 <SEQ_BitPosition>
 801c954:	4603      	mov	r3, r0
 801c956:	4619      	mov	r1, r3
 801c958:	4a06      	ldr	r2, [pc, #24]	; (801c974 <UTIL_SEQ_RegTask+0x40>)
 801c95a:	687b      	ldr	r3, [r7, #4]
 801c95c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801c960:	69fb      	ldr	r3, [r7, #28]
 801c962:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c964:	69bb      	ldr	r3, [r7, #24]
 801c966:	f383 8810 	msr	PRIMASK, r3
}
 801c96a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801c96c:	bf00      	nop
}
 801c96e:	3720      	adds	r7, #32
 801c970:	46bd      	mov	sp, r7
 801c972:	bd80      	pop	{r7, pc}
 801c974:	20004468 	.word	0x20004468

0801c978 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801c978:	b480      	push	{r7}
 801c97a:	b087      	sub	sp, #28
 801c97c:	af00      	add	r7, sp, #0
 801c97e:	6078      	str	r0, [r7, #4]
 801c980:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c982:	f3ef 8310 	mrs	r3, PRIMASK
 801c986:	60fb      	str	r3, [r7, #12]
  return(result);
 801c988:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c98a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c98c:	b672      	cpsid	i
}
 801c98e:	bf00      	nop

  TaskSet |= TaskId_bm;
 801c990:	4b0d      	ldr	r3, [pc, #52]	; (801c9c8 <UTIL_SEQ_SetTask+0x50>)
 801c992:	681a      	ldr	r2, [r3, #0]
 801c994:	687b      	ldr	r3, [r7, #4]
 801c996:	4313      	orrs	r3, r2
 801c998:	4a0b      	ldr	r2, [pc, #44]	; (801c9c8 <UTIL_SEQ_SetTask+0x50>)
 801c99a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801c99c:	4a0b      	ldr	r2, [pc, #44]	; (801c9cc <UTIL_SEQ_SetTask+0x54>)
 801c99e:	683b      	ldr	r3, [r7, #0]
 801c9a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c9a4:	687b      	ldr	r3, [r7, #4]
 801c9a6:	431a      	orrs	r2, r3
 801c9a8:	4908      	ldr	r1, [pc, #32]	; (801c9cc <UTIL_SEQ_SetTask+0x54>)
 801c9aa:	683b      	ldr	r3, [r7, #0]
 801c9ac:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801c9b0:	697b      	ldr	r3, [r7, #20]
 801c9b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c9b4:	693b      	ldr	r3, [r7, #16]
 801c9b6:	f383 8810 	msr	PRIMASK, r3
}
 801c9ba:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801c9bc:	bf00      	nop
}
 801c9be:	371c      	adds	r7, #28
 801c9c0:	46bd      	mov	sp, r7
 801c9c2:	bc80      	pop	{r7}
 801c9c4:	4770      	bx	lr
 801c9c6:	bf00      	nop
 801c9c8:	20004458 	.word	0x20004458
 801c9cc:	200044e8 	.word	0x200044e8

0801c9d0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801c9d0:	b480      	push	{r7}
 801c9d2:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801c9d4:	bf00      	nop
}
 801c9d6:	46bd      	mov	sp, r7
 801c9d8:	bc80      	pop	{r7}
 801c9da:	4770      	bx	lr

0801c9dc <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801c9dc:	b480      	push	{r7}
 801c9de:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801c9e0:	bf00      	nop
}
 801c9e2:	46bd      	mov	sp, r7
 801c9e4:	bc80      	pop	{r7}
 801c9e6:	4770      	bx	lr

0801c9e8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801c9e8:	b480      	push	{r7}
 801c9ea:	b085      	sub	sp, #20
 801c9ec:	af00      	add	r7, sp, #0
 801c9ee:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 801c9f0:	2300      	movs	r3, #0
 801c9f2:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801c9f4:	687b      	ldr	r3, [r7, #4]
 801c9f6:	0c1b      	lsrs	r3, r3, #16
 801c9f8:	041b      	lsls	r3, r3, #16
 801c9fa:	2b00      	cmp	r3, #0
 801c9fc:	d104      	bne.n	801ca08 <SEQ_BitPosition+0x20>
 801c9fe:	2310      	movs	r3, #16
 801ca00:	73fb      	strb	r3, [r7, #15]
 801ca02:	687b      	ldr	r3, [r7, #4]
 801ca04:	041b      	lsls	r3, r3, #16
 801ca06:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 801ca08:	687b      	ldr	r3, [r7, #4]
 801ca0a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801ca0e:	2b00      	cmp	r3, #0
 801ca10:	d105      	bne.n	801ca1e <SEQ_BitPosition+0x36>
 801ca12:	7bfb      	ldrb	r3, [r7, #15]
 801ca14:	3308      	adds	r3, #8
 801ca16:	73fb      	strb	r3, [r7, #15]
 801ca18:	687b      	ldr	r3, [r7, #4]
 801ca1a:	021b      	lsls	r3, r3, #8
 801ca1c:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 801ca1e:	687b      	ldr	r3, [r7, #4]
 801ca20:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	d105      	bne.n	801ca34 <SEQ_BitPosition+0x4c>
 801ca28:	7bfb      	ldrb	r3, [r7, #15]
 801ca2a:	3304      	adds	r3, #4
 801ca2c:	73fb      	strb	r3, [r7, #15]
 801ca2e:	687b      	ldr	r3, [r7, #4]
 801ca30:	011b      	lsls	r3, r3, #4
 801ca32:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801ca34:	687b      	ldr	r3, [r7, #4]
 801ca36:	0f1b      	lsrs	r3, r3, #28
 801ca38:	4a06      	ldr	r2, [pc, #24]	; (801ca54 <SEQ_BitPosition+0x6c>)
 801ca3a:	5cd2      	ldrb	r2, [r2, r3]
 801ca3c:	7bfb      	ldrb	r3, [r7, #15]
 801ca3e:	4413      	add	r3, r2
 801ca40:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801ca42:	7bfb      	ldrb	r3, [r7, #15]
 801ca44:	f1c3 031f 	rsb	r3, r3, #31
 801ca48:	b2db      	uxtb	r3, r3
}
 801ca4a:	4618      	mov	r0, r3
 801ca4c:	3714      	adds	r7, #20
 801ca4e:	46bd      	mov	sp, r7
 801ca50:	bc80      	pop	{r7}
 801ca52:	4770      	bx	lr
 801ca54:	0801e698 	.word	0x0801e698

0801ca58 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801ca58:	b082      	sub	sp, #8
 801ca5a:	b480      	push	{r7}
 801ca5c:	b087      	sub	sp, #28
 801ca5e:	af00      	add	r7, sp, #0
 801ca60:	60f8      	str	r0, [r7, #12]
 801ca62:	1d38      	adds	r0, r7, #4
 801ca64:	e880 0006 	stmia.w	r0, {r1, r2}
 801ca68:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801ca6a:	2300      	movs	r3, #0
 801ca6c:	613b      	str	r3, [r7, #16]
 801ca6e:	2300      	movs	r3, #0
 801ca70:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801ca72:	687a      	ldr	r2, [r7, #4]
 801ca74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca76:	4413      	add	r3, r2
 801ca78:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801ca7a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801ca7e:	b29a      	uxth	r2, r3
 801ca80:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801ca84:	b29b      	uxth	r3, r3
 801ca86:	4413      	add	r3, r2
 801ca88:	b29b      	uxth	r3, r3
 801ca8a:	b21b      	sxth	r3, r3
 801ca8c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801ca8e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801ca92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801ca96:	db0a      	blt.n	801caae <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801ca98:	693b      	ldr	r3, [r7, #16]
 801ca9a:	3301      	adds	r3, #1
 801ca9c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801ca9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801caa2:	b29b      	uxth	r3, r3
 801caa4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801caa8:	b29b      	uxth	r3, r3
 801caaa:	b21b      	sxth	r3, r3
 801caac:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801caae:	68fb      	ldr	r3, [r7, #12]
 801cab0:	461a      	mov	r2, r3
 801cab2:	f107 0310 	add.w	r3, r7, #16
 801cab6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801caba:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801cabe:	68f8      	ldr	r0, [r7, #12]
 801cac0:	371c      	adds	r7, #28
 801cac2:	46bd      	mov	sp, r7
 801cac4:	bc80      	pop	{r7}
 801cac6:	b002      	add	sp, #8
 801cac8:	4770      	bx	lr

0801caca <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801caca:	b082      	sub	sp, #8
 801cacc:	b480      	push	{r7}
 801cace:	b087      	sub	sp, #28
 801cad0:	af00      	add	r7, sp, #0
 801cad2:	60f8      	str	r0, [r7, #12]
 801cad4:	1d38      	adds	r0, r7, #4
 801cad6:	e880 0006 	stmia.w	r0, {r1, r2}
 801cada:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801cadc:	2300      	movs	r3, #0
 801cade:	613b      	str	r3, [r7, #16]
 801cae0:	2300      	movs	r3, #0
 801cae2:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801cae4:	687a      	ldr	r2, [r7, #4]
 801cae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cae8:	1ad3      	subs	r3, r2, r3
 801caea:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801caec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801caf0:	b29a      	uxth	r2, r3
 801caf2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801caf6:	b29b      	uxth	r3, r3
 801caf8:	1ad3      	subs	r3, r2, r3
 801cafa:	b29b      	uxth	r3, r3
 801cafc:	b21b      	sxth	r3, r3
 801cafe:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801cb00:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	da0a      	bge.n	801cb1e <SysTimeSub+0x54>
  {
    c.Seconds--;
 801cb08:	693b      	ldr	r3, [r7, #16]
 801cb0a:	3b01      	subs	r3, #1
 801cb0c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801cb0e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801cb12:	b29b      	uxth	r3, r3
 801cb14:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801cb18:	b29b      	uxth	r3, r3
 801cb1a:	b21b      	sxth	r3, r3
 801cb1c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801cb1e:	68fb      	ldr	r3, [r7, #12]
 801cb20:	461a      	mov	r2, r3
 801cb22:	f107 0310 	add.w	r3, r7, #16
 801cb26:	e893 0003 	ldmia.w	r3, {r0, r1}
 801cb2a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801cb2e:	68f8      	ldr	r0, [r7, #12]
 801cb30:	371c      	adds	r7, #28
 801cb32:	46bd      	mov	sp, r7
 801cb34:	bc80      	pop	{r7}
 801cb36:	b002      	add	sp, #8
 801cb38:	4770      	bx	lr
	...

0801cb3c <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801cb3c:	b580      	push	{r7, lr}
 801cb3e:	b088      	sub	sp, #32
 801cb40:	af02      	add	r7, sp, #8
 801cb42:	463b      	mov	r3, r7
 801cb44:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801cb48:	2300      	movs	r3, #0
 801cb4a:	60bb      	str	r3, [r7, #8]
 801cb4c:	2300      	movs	r3, #0
 801cb4e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801cb50:	4b10      	ldr	r3, [pc, #64]	; (801cb94 <SysTimeSet+0x58>)
 801cb52:	691b      	ldr	r3, [r3, #16]
 801cb54:	f107 0208 	add.w	r2, r7, #8
 801cb58:	3204      	adds	r2, #4
 801cb5a:	4610      	mov	r0, r2
 801cb5c:	4798      	blx	r3
 801cb5e:	4603      	mov	r3, r0
 801cb60:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801cb62:	f107 0010 	add.w	r0, r7, #16
 801cb66:	68fb      	ldr	r3, [r7, #12]
 801cb68:	9300      	str	r3, [sp, #0]
 801cb6a:	68bb      	ldr	r3, [r7, #8]
 801cb6c:	463a      	mov	r2, r7
 801cb6e:	ca06      	ldmia	r2, {r1, r2}
 801cb70:	f7ff ffab 	bl	801caca <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801cb74:	4b07      	ldr	r3, [pc, #28]	; (801cb94 <SysTimeSet+0x58>)
 801cb76:	681b      	ldr	r3, [r3, #0]
 801cb78:	693a      	ldr	r2, [r7, #16]
 801cb7a:	4610      	mov	r0, r2
 801cb7c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801cb7e:	4b05      	ldr	r3, [pc, #20]	; (801cb94 <SysTimeSet+0x58>)
 801cb80:	689b      	ldr	r3, [r3, #8]
 801cb82:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801cb86:	4610      	mov	r0, r2
 801cb88:	4798      	blx	r3
}
 801cb8a:	bf00      	nop
 801cb8c:	3718      	adds	r7, #24
 801cb8e:	46bd      	mov	sp, r7
 801cb90:	bd80      	pop	{r7, pc}
 801cb92:	bf00      	nop
 801cb94:	0801e144 	.word	0x0801e144

0801cb98 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801cb98:	b580      	push	{r7, lr}
 801cb9a:	b08a      	sub	sp, #40	; 0x28
 801cb9c:	af02      	add	r7, sp, #8
 801cb9e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801cba0:	2300      	movs	r3, #0
 801cba2:	61bb      	str	r3, [r7, #24]
 801cba4:	2300      	movs	r3, #0
 801cba6:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801cba8:	2300      	movs	r3, #0
 801cbaa:	613b      	str	r3, [r7, #16]
 801cbac:	2300      	movs	r3, #0
 801cbae:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801cbb0:	4b14      	ldr	r3, [pc, #80]	; (801cc04 <SysTimeGet+0x6c>)
 801cbb2:	691b      	ldr	r3, [r3, #16]
 801cbb4:	f107 0218 	add.w	r2, r7, #24
 801cbb8:	3204      	adds	r2, #4
 801cbba:	4610      	mov	r0, r2
 801cbbc:	4798      	blx	r3
 801cbbe:	4603      	mov	r3, r0
 801cbc0:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801cbc2:	4b10      	ldr	r3, [pc, #64]	; (801cc04 <SysTimeGet+0x6c>)
 801cbc4:	68db      	ldr	r3, [r3, #12]
 801cbc6:	4798      	blx	r3
 801cbc8:	4603      	mov	r3, r0
 801cbca:	b21b      	sxth	r3, r3
 801cbcc:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801cbce:	4b0d      	ldr	r3, [pc, #52]	; (801cc04 <SysTimeGet+0x6c>)
 801cbd0:	685b      	ldr	r3, [r3, #4]
 801cbd2:	4798      	blx	r3
 801cbd4:	4603      	mov	r3, r0
 801cbd6:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801cbd8:	f107 0010 	add.w	r0, r7, #16
 801cbdc:	69fb      	ldr	r3, [r7, #28]
 801cbde:	9300      	str	r3, [sp, #0]
 801cbe0:	69bb      	ldr	r3, [r7, #24]
 801cbe2:	f107 0208 	add.w	r2, r7, #8
 801cbe6:	ca06      	ldmia	r2, {r1, r2}
 801cbe8:	f7ff ff36 	bl	801ca58 <SysTimeAdd>

  return sysTime;
 801cbec:	687b      	ldr	r3, [r7, #4]
 801cbee:	461a      	mov	r2, r3
 801cbf0:	f107 0310 	add.w	r3, r7, #16
 801cbf4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801cbf8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801cbfc:	6878      	ldr	r0, [r7, #4]
 801cbfe:	3720      	adds	r7, #32
 801cc00:	46bd      	mov	sp, r7
 801cc02:	bd80      	pop	{r7, pc}
 801cc04:	0801e144 	.word	0x0801e144

0801cc08 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801cc08:	b580      	push	{r7, lr}
 801cc0a:	b084      	sub	sp, #16
 801cc0c:	af00      	add	r7, sp, #0
 801cc0e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801cc10:	2300      	movs	r3, #0
 801cc12:	60bb      	str	r3, [r7, #8]
 801cc14:	2300      	movs	r3, #0
 801cc16:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801cc18:	4b0a      	ldr	r3, [pc, #40]	; (801cc44 <SysTimeGetMcuTime+0x3c>)
 801cc1a:	691b      	ldr	r3, [r3, #16]
 801cc1c:	f107 0208 	add.w	r2, r7, #8
 801cc20:	3204      	adds	r2, #4
 801cc22:	4610      	mov	r0, r2
 801cc24:	4798      	blx	r3
 801cc26:	4603      	mov	r3, r0
 801cc28:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	461a      	mov	r2, r3
 801cc2e:	f107 0308 	add.w	r3, r7, #8
 801cc32:	e893 0003 	ldmia.w	r3, {r0, r1}
 801cc36:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801cc3a:	6878      	ldr	r0, [r7, #4]
 801cc3c:	3710      	adds	r7, #16
 801cc3e:	46bd      	mov	sp, r7
 801cc40:	bd80      	pop	{r7, pc}
 801cc42:	bf00      	nop
 801cc44:	0801e144 	.word	0x0801e144

0801cc48 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801cc48:	b580      	push	{r7, lr}
 801cc4a:	b088      	sub	sp, #32
 801cc4c:	af02      	add	r7, sp, #8
 801cc4e:	463b      	mov	r3, r7
 801cc50:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801cc54:	4b0f      	ldr	r3, [pc, #60]	; (801cc94 <SysTimeToMs+0x4c>)
 801cc56:	68db      	ldr	r3, [r3, #12]
 801cc58:	4798      	blx	r3
 801cc5a:	4603      	mov	r3, r0
 801cc5c:	b21b      	sxth	r3, r3
 801cc5e:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801cc60:	4b0c      	ldr	r3, [pc, #48]	; (801cc94 <SysTimeToMs+0x4c>)
 801cc62:	685b      	ldr	r3, [r3, #4]
 801cc64:	4798      	blx	r3
 801cc66:	4603      	mov	r3, r0
 801cc68:	613b      	str	r3, [r7, #16]
  
  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801cc6a:	f107 0008 	add.w	r0, r7, #8
 801cc6e:	697b      	ldr	r3, [r7, #20]
 801cc70:	9300      	str	r3, [sp, #0]
 801cc72:	693b      	ldr	r3, [r7, #16]
 801cc74:	463a      	mov	r2, r7
 801cc76:	ca06      	ldmia	r2, {r1, r2}
 801cc78:	f7ff ff27 	bl	801caca <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801cc7c:	68bb      	ldr	r3, [r7, #8]
 801cc7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801cc82:	fb02 f303 	mul.w	r3, r2, r3
 801cc86:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801cc8a:	4413      	add	r3, r2
}
 801cc8c:	4618      	mov	r0, r3
 801cc8e:	3718      	adds	r7, #24
 801cc90:	46bd      	mov	sp, r7
 801cc92:	bd80      	pop	{r7, pc}
 801cc94:	0801e144 	.word	0x0801e144

0801cc98 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801cc98:	b580      	push	{r7, lr}
 801cc9a:	b08a      	sub	sp, #40	; 0x28
 801cc9c:	af02      	add	r7, sp, #8
 801cc9e:	6078      	str	r0, [r7, #4]
 801cca0:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801cca2:	683b      	ldr	r3, [r7, #0]
 801cca4:	4a19      	ldr	r2, [pc, #100]	; (801cd0c <SysTimeFromMs+0x74>)
 801cca6:	fba2 2303 	umull	r2, r3, r2, r3
 801ccaa:	099b      	lsrs	r3, r3, #6
 801ccac:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801ccae:	69fb      	ldr	r3, [r7, #28]
 801ccb0:	617b      	str	r3, [r7, #20]
 801ccb2:	683b      	ldr	r3, [r7, #0]
 801ccb4:	b29a      	uxth	r2, r3
 801ccb6:	69fb      	ldr	r3, [r7, #28]
 801ccb8:	b29b      	uxth	r3, r3
 801ccba:	4619      	mov	r1, r3
 801ccbc:	0149      	lsls	r1, r1, #5
 801ccbe:	1ac9      	subs	r1, r1, r3
 801ccc0:	0089      	lsls	r1, r1, #2
 801ccc2:	440b      	add	r3, r1
 801ccc4:	00db      	lsls	r3, r3, #3
 801ccc6:	b29b      	uxth	r3, r3
 801ccc8:	1ad3      	subs	r3, r2, r3
 801ccca:	b29b      	uxth	r3, r3
 801cccc:	b21b      	sxth	r3, r3
 801ccce:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801ccd0:	f107 030c 	add.w	r3, r7, #12
 801ccd4:	2200      	movs	r2, #0
 801ccd6:	601a      	str	r2, [r3, #0]
 801ccd8:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801ccda:	4b0d      	ldr	r3, [pc, #52]	; (801cd10 <SysTimeFromMs+0x78>)
 801ccdc:	68db      	ldr	r3, [r3, #12]
 801ccde:	4798      	blx	r3
 801cce0:	4603      	mov	r3, r0
 801cce2:	b21b      	sxth	r3, r3
 801cce4:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801cce6:	4b0a      	ldr	r3, [pc, #40]	; (801cd10 <SysTimeFromMs+0x78>)
 801cce8:	685b      	ldr	r3, [r3, #4]
 801ccea:	4798      	blx	r3
 801ccec:	4603      	mov	r3, r0
 801ccee:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801ccf0:	6878      	ldr	r0, [r7, #4]
 801ccf2:	693b      	ldr	r3, [r7, #16]
 801ccf4:	9300      	str	r3, [sp, #0]
 801ccf6:	68fb      	ldr	r3, [r7, #12]
 801ccf8:	f107 0214 	add.w	r2, r7, #20
 801ccfc:	ca06      	ldmia	r2, {r1, r2}
 801ccfe:	f7ff feab 	bl	801ca58 <SysTimeAdd>
}
 801cd02:	6878      	ldr	r0, [r7, #4]
 801cd04:	3720      	adds	r7, #32
 801cd06:	46bd      	mov	sp, r7
 801cd08:	bd80      	pop	{r7, pc}
 801cd0a:	bf00      	nop
 801cd0c:	10624dd3 	.word	0x10624dd3
 801cd10:	0801e144 	.word	0x0801e144

0801cd14 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801cd14:	b580      	push	{r7, lr}
 801cd16:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801cd18:	4b04      	ldr	r3, [pc, #16]	; (801cd2c <UTIL_TIMER_Init+0x18>)
 801cd1a:	2200      	movs	r2, #0
 801cd1c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801cd1e:	4b04      	ldr	r3, [pc, #16]	; (801cd30 <UTIL_TIMER_Init+0x1c>)
 801cd20:	681b      	ldr	r3, [r3, #0]
 801cd22:	4798      	blx	r3
 801cd24:	4603      	mov	r3, r0
}
 801cd26:	4618      	mov	r0, r3
 801cd28:	bd80      	pop	{r7, pc}
 801cd2a:	bf00      	nop
 801cd2c:	200044f8 	.word	0x200044f8
 801cd30:	0801e118 	.word	0x0801e118

0801cd34 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801cd34:	b580      	push	{r7, lr}
 801cd36:	b084      	sub	sp, #16
 801cd38:	af00      	add	r7, sp, #0
 801cd3a:	60f8      	str	r0, [r7, #12]
 801cd3c:	60b9      	str	r1, [r7, #8]
 801cd3e:	603b      	str	r3, [r7, #0]
 801cd40:	4613      	mov	r3, r2
 801cd42:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801cd44:	68fb      	ldr	r3, [r7, #12]
 801cd46:	2b00      	cmp	r3, #0
 801cd48:	d023      	beq.n	801cd92 <UTIL_TIMER_Create+0x5e>
 801cd4a:	683b      	ldr	r3, [r7, #0]
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d020      	beq.n	801cd92 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801cd50:	68fb      	ldr	r3, [r7, #12]
 801cd52:	2200      	movs	r2, #0
 801cd54:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801cd56:	4b11      	ldr	r3, [pc, #68]	; (801cd9c <UTIL_TIMER_Create+0x68>)
 801cd58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cd5a:	68b8      	ldr	r0, [r7, #8]
 801cd5c:	4798      	blx	r3
 801cd5e:	4602      	mov	r2, r0
 801cd60:	68fb      	ldr	r3, [r7, #12]
 801cd62:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801cd64:	68fb      	ldr	r3, [r7, #12]
 801cd66:	2200      	movs	r2, #0
 801cd68:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801cd6a:	68fb      	ldr	r3, [r7, #12]
 801cd6c:	2200      	movs	r2, #0
 801cd6e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cd70:	68fb      	ldr	r3, [r7, #12]
 801cd72:	2200      	movs	r2, #0
 801cd74:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801cd76:	68fb      	ldr	r3, [r7, #12]
 801cd78:	683a      	ldr	r2, [r7, #0]
 801cd7a:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801cd7c:	68fb      	ldr	r3, [r7, #12]
 801cd7e:	69ba      	ldr	r2, [r7, #24]
 801cd80:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801cd82:	68fb      	ldr	r3, [r7, #12]
 801cd84:	79fa      	ldrb	r2, [r7, #7]
 801cd86:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801cd88:	68fb      	ldr	r3, [r7, #12]
 801cd8a:	2200      	movs	r2, #0
 801cd8c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801cd8e:	2300      	movs	r3, #0
 801cd90:	e000      	b.n	801cd94 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801cd92:	2301      	movs	r3, #1
  }
}
 801cd94:	4618      	mov	r0, r3
 801cd96:	3710      	adds	r7, #16
 801cd98:	46bd      	mov	sp, r7
 801cd9a:	bd80      	pop	{r7, pc}
 801cd9c:	0801e118 	.word	0x0801e118

0801cda0 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801cda0:	b580      	push	{r7, lr}
 801cda2:	b08a      	sub	sp, #40	; 0x28
 801cda4:	af00      	add	r7, sp, #0
 801cda6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cda8:	2300      	movs	r3, #0
 801cdaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801cdae:	687b      	ldr	r3, [r7, #4]
 801cdb0:	2b00      	cmp	r3, #0
 801cdb2:	d056      	beq.n	801ce62 <UTIL_TIMER_Start+0xc2>
 801cdb4:	6878      	ldr	r0, [r7, #4]
 801cdb6:	f000 f9a9 	bl	801d10c <TimerExists>
 801cdba:	4603      	mov	r3, r0
 801cdbc:	f083 0301 	eor.w	r3, r3, #1
 801cdc0:	b2db      	uxtb	r3, r3
 801cdc2:	2b00      	cmp	r3, #0
 801cdc4:	d04d      	beq.n	801ce62 <UTIL_TIMER_Start+0xc2>
 801cdc6:	687b      	ldr	r3, [r7, #4]
 801cdc8:	7a5b      	ldrb	r3, [r3, #9]
 801cdca:	2b00      	cmp	r3, #0
 801cdcc:	d149      	bne.n	801ce62 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cdce:	f3ef 8310 	mrs	r3, PRIMASK
 801cdd2:	613b      	str	r3, [r7, #16]
  return(result);
 801cdd4:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cdd6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cdd8:	b672      	cpsid	i
}
 801cdda:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cddc:	687b      	ldr	r3, [r7, #4]
 801cdde:	685b      	ldr	r3, [r3, #4]
 801cde0:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801cde2:	4b24      	ldr	r3, [pc, #144]	; (801ce74 <UTIL_TIMER_Start+0xd4>)
 801cde4:	6a1b      	ldr	r3, [r3, #32]
 801cde6:	4798      	blx	r3
 801cde8:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801cdea:	6a3a      	ldr	r2, [r7, #32]
 801cdec:	69bb      	ldr	r3, [r7, #24]
 801cdee:	429a      	cmp	r2, r3
 801cdf0:	d201      	bcs.n	801cdf6 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801cdf2:	69bb      	ldr	r3, [r7, #24]
 801cdf4:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801cdf6:	687b      	ldr	r3, [r7, #4]
 801cdf8:	6a3a      	ldr	r2, [r7, #32]
 801cdfa:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801cdfc:	687b      	ldr	r3, [r7, #4]
 801cdfe:	2200      	movs	r2, #0
 801ce00:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801ce02:	687b      	ldr	r3, [r7, #4]
 801ce04:	2201      	movs	r2, #1
 801ce06:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801ce08:	687b      	ldr	r3, [r7, #4]
 801ce0a:	2200      	movs	r2, #0
 801ce0c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801ce0e:	4b1a      	ldr	r3, [pc, #104]	; (801ce78 <UTIL_TIMER_Start+0xd8>)
 801ce10:	681b      	ldr	r3, [r3, #0]
 801ce12:	2b00      	cmp	r3, #0
 801ce14:	d106      	bne.n	801ce24 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801ce16:	4b17      	ldr	r3, [pc, #92]	; (801ce74 <UTIL_TIMER_Start+0xd4>)
 801ce18:	691b      	ldr	r3, [r3, #16]
 801ce1a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801ce1c:	6878      	ldr	r0, [r7, #4]
 801ce1e:	f000 f9eb 	bl	801d1f8 <TimerInsertNewHeadTimer>
 801ce22:	e017      	b.n	801ce54 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801ce24:	4b13      	ldr	r3, [pc, #76]	; (801ce74 <UTIL_TIMER_Start+0xd4>)
 801ce26:	699b      	ldr	r3, [r3, #24]
 801ce28:	4798      	blx	r3
 801ce2a:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801ce2c:	687b      	ldr	r3, [r7, #4]
 801ce2e:	681a      	ldr	r2, [r3, #0]
 801ce30:	697b      	ldr	r3, [r7, #20]
 801ce32:	441a      	add	r2, r3
 801ce34:	687b      	ldr	r3, [r7, #4]
 801ce36:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801ce38:	687b      	ldr	r3, [r7, #4]
 801ce3a:	681a      	ldr	r2, [r3, #0]
 801ce3c:	4b0e      	ldr	r3, [pc, #56]	; (801ce78 <UTIL_TIMER_Start+0xd8>)
 801ce3e:	681b      	ldr	r3, [r3, #0]
 801ce40:	681b      	ldr	r3, [r3, #0]
 801ce42:	429a      	cmp	r2, r3
 801ce44:	d203      	bcs.n	801ce4e <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801ce46:	6878      	ldr	r0, [r7, #4]
 801ce48:	f000 f9d6 	bl	801d1f8 <TimerInsertNewHeadTimer>
 801ce4c:	e002      	b.n	801ce54 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801ce4e:	6878      	ldr	r0, [r7, #4]
 801ce50:	f000 f9a2 	bl	801d198 <TimerInsertTimer>
 801ce54:	69fb      	ldr	r3, [r7, #28]
 801ce56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce58:	68fb      	ldr	r3, [r7, #12]
 801ce5a:	f383 8810 	msr	PRIMASK, r3
}
 801ce5e:	bf00      	nop
  {
 801ce60:	e002      	b.n	801ce68 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801ce62:	2301      	movs	r3, #1
 801ce64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801ce68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801ce6c:	4618      	mov	r0, r3
 801ce6e:	3728      	adds	r7, #40	; 0x28
 801ce70:	46bd      	mov	sp, r7
 801ce72:	bd80      	pop	{r7, pc}
 801ce74:	0801e118 	.word	0x0801e118
 801ce78:	200044f8 	.word	0x200044f8

0801ce7c <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801ce7c:	b580      	push	{r7, lr}
 801ce7e:	b088      	sub	sp, #32
 801ce80:	af00      	add	r7, sp, #0
 801ce82:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ce84:	2300      	movs	r3, #0
 801ce86:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801ce88:	687b      	ldr	r3, [r7, #4]
 801ce8a:	2b00      	cmp	r3, #0
 801ce8c:	d05b      	beq.n	801cf46 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ce8e:	f3ef 8310 	mrs	r3, PRIMASK
 801ce92:	60fb      	str	r3, [r7, #12]
  return(result);
 801ce94:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801ce96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ce98:	b672      	cpsid	i
}
 801ce9a:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801ce9c:	4b2d      	ldr	r3, [pc, #180]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801ce9e:	681b      	ldr	r3, [r3, #0]
 801cea0:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801cea2:	4b2c      	ldr	r3, [pc, #176]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cea4:	681b      	ldr	r3, [r3, #0]
 801cea6:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801cea8:	687b      	ldr	r3, [r7, #4]
 801ceaa:	2201      	movs	r2, #1
 801ceac:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801ceae:	4b29      	ldr	r3, [pc, #164]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801ceb0:	681b      	ldr	r3, [r3, #0]
 801ceb2:	2b00      	cmp	r3, #0
 801ceb4:	d041      	beq.n	801cf3a <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801ceb6:	687b      	ldr	r3, [r7, #4]
 801ceb8:	2200      	movs	r2, #0
 801ceba:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cebc:	4b25      	ldr	r3, [pc, #148]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cebe:	681b      	ldr	r3, [r3, #0]
 801cec0:	687a      	ldr	r2, [r7, #4]
 801cec2:	429a      	cmp	r2, r3
 801cec4:	d134      	bne.n	801cf30 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801cec6:	4b23      	ldr	r3, [pc, #140]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cec8:	681b      	ldr	r3, [r3, #0]
 801ceca:	2200      	movs	r2, #0
 801cecc:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801cece:	4b21      	ldr	r3, [pc, #132]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801ced0:	681b      	ldr	r3, [r3, #0]
 801ced2:	695b      	ldr	r3, [r3, #20]
 801ced4:	2b00      	cmp	r3, #0
 801ced6:	d00a      	beq.n	801ceee <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801ced8:	4b1e      	ldr	r3, [pc, #120]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801ceda:	681b      	ldr	r3, [r3, #0]
 801cedc:	695b      	ldr	r3, [r3, #20]
 801cede:	4a1d      	ldr	r2, [pc, #116]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cee0:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801cee2:	4b1c      	ldr	r3, [pc, #112]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cee4:	681b      	ldr	r3, [r3, #0]
 801cee6:	4618      	mov	r0, r3
 801cee8:	f000 f92c 	bl	801d144 <TimerSetTimeout>
 801ceec:	e023      	b.n	801cf36 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801ceee:	4b1a      	ldr	r3, [pc, #104]	; (801cf58 <UTIL_TIMER_Stop+0xdc>)
 801cef0:	68db      	ldr	r3, [r3, #12]
 801cef2:	4798      	blx	r3
            TimerListHead = NULL;
 801cef4:	4b17      	ldr	r3, [pc, #92]	; (801cf54 <UTIL_TIMER_Stop+0xd8>)
 801cef6:	2200      	movs	r2, #0
 801cef8:	601a      	str	r2, [r3, #0]
 801cefa:	e01c      	b.n	801cf36 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801cefc:	697a      	ldr	r2, [r7, #20]
 801cefe:	687b      	ldr	r3, [r7, #4]
 801cf00:	429a      	cmp	r2, r3
 801cf02:	d110      	bne.n	801cf26 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801cf04:	697b      	ldr	r3, [r7, #20]
 801cf06:	695b      	ldr	r3, [r3, #20]
 801cf08:	2b00      	cmp	r3, #0
 801cf0a:	d006      	beq.n	801cf1a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801cf0c:	697b      	ldr	r3, [r7, #20]
 801cf0e:	695b      	ldr	r3, [r3, #20]
 801cf10:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cf12:	69bb      	ldr	r3, [r7, #24]
 801cf14:	697a      	ldr	r2, [r7, #20]
 801cf16:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801cf18:	e00d      	b.n	801cf36 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801cf1a:	2300      	movs	r3, #0
 801cf1c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cf1e:	69bb      	ldr	r3, [r7, #24]
 801cf20:	697a      	ldr	r2, [r7, #20]
 801cf22:	615a      	str	r2, [r3, #20]
            break;
 801cf24:	e007      	b.n	801cf36 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801cf26:	697b      	ldr	r3, [r7, #20]
 801cf28:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801cf2a:	697b      	ldr	r3, [r7, #20]
 801cf2c:	695b      	ldr	r3, [r3, #20]
 801cf2e:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801cf30:	697b      	ldr	r3, [r7, #20]
 801cf32:	2b00      	cmp	r3, #0
 801cf34:	d1e2      	bne.n	801cefc <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801cf36:	2300      	movs	r3, #0
 801cf38:	77fb      	strb	r3, [r7, #31]
 801cf3a:	693b      	ldr	r3, [r7, #16]
 801cf3c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cf3e:	68bb      	ldr	r3, [r7, #8]
 801cf40:	f383 8810 	msr	PRIMASK, r3
}
 801cf44:	e001      	b.n	801cf4a <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801cf46:	2301      	movs	r3, #1
 801cf48:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801cf4a:	7ffb      	ldrb	r3, [r7, #31]
}
 801cf4c:	4618      	mov	r0, r3
 801cf4e:	3720      	adds	r7, #32
 801cf50:	46bd      	mov	sp, r7
 801cf52:	bd80      	pop	{r7, pc}
 801cf54:	200044f8 	.word	0x200044f8
 801cf58:	0801e118 	.word	0x0801e118

0801cf5c <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801cf5c:	b580      	push	{r7, lr}
 801cf5e:	b084      	sub	sp, #16
 801cf60:	af00      	add	r7, sp, #0
 801cf62:	6078      	str	r0, [r7, #4]
 801cf64:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cf66:	2300      	movs	r3, #0
 801cf68:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801cf6a:	687b      	ldr	r3, [r7, #4]
 801cf6c:	2b00      	cmp	r3, #0
 801cf6e:	d102      	bne.n	801cf76 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801cf70:	2301      	movs	r3, #1
 801cf72:	73fb      	strb	r3, [r7, #15]
 801cf74:	e014      	b.n	801cfa0 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801cf76:	4b0d      	ldr	r3, [pc, #52]	; (801cfac <UTIL_TIMER_SetPeriod+0x50>)
 801cf78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cf7a:	6838      	ldr	r0, [r7, #0]
 801cf7c:	4798      	blx	r3
 801cf7e:	4602      	mov	r2, r0
 801cf80:	687b      	ldr	r3, [r7, #4]
 801cf82:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801cf84:	6878      	ldr	r0, [r7, #4]
 801cf86:	f000 f8c1 	bl	801d10c <TimerExists>
 801cf8a:	4603      	mov	r3, r0
 801cf8c:	2b00      	cmp	r3, #0
 801cf8e:	d007      	beq.n	801cfa0 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801cf90:	6878      	ldr	r0, [r7, #4]
 801cf92:	f7ff ff73 	bl	801ce7c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801cf96:	6878      	ldr	r0, [r7, #4]
 801cf98:	f7ff ff02 	bl	801cda0 <UTIL_TIMER_Start>
 801cf9c:	4603      	mov	r3, r0
 801cf9e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801cfa0:	7bfb      	ldrb	r3, [r7, #15]
}
 801cfa2:	4618      	mov	r0, r3
 801cfa4:	3710      	adds	r7, #16
 801cfa6:	46bd      	mov	sp, r7
 801cfa8:	bd80      	pop	{r7, pc}
 801cfaa:	bf00      	nop
 801cfac:	0801e118 	.word	0x0801e118

0801cfb0 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801cfb0:	b590      	push	{r4, r7, lr}
 801cfb2:	b089      	sub	sp, #36	; 0x24
 801cfb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cfb6:	f3ef 8310 	mrs	r3, PRIMASK
 801cfba:	60bb      	str	r3, [r7, #8]
  return(result);
 801cfbc:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cfbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801cfc0:	b672      	cpsid	i
}
 801cfc2:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801cfc4:	4b38      	ldr	r3, [pc, #224]	; (801d0a8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cfc6:	695b      	ldr	r3, [r3, #20]
 801cfc8:	4798      	blx	r3
 801cfca:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801cfcc:	4b36      	ldr	r3, [pc, #216]	; (801d0a8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cfce:	691b      	ldr	r3, [r3, #16]
 801cfd0:	4798      	blx	r3
 801cfd2:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cfd4:	693a      	ldr	r2, [r7, #16]
 801cfd6:	697b      	ldr	r3, [r7, #20]
 801cfd8:	1ad3      	subs	r3, r2, r3
 801cfda:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801cfdc:	4b33      	ldr	r3, [pc, #204]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cfde:	681b      	ldr	r3, [r3, #0]
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	d037      	beq.n	801d054 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801cfe4:	4b31      	ldr	r3, [pc, #196]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cfe6:	681b      	ldr	r3, [r3, #0]
 801cfe8:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801cfea:	69fb      	ldr	r3, [r7, #28]
 801cfec:	681b      	ldr	r3, [r3, #0]
 801cfee:	68fa      	ldr	r2, [r7, #12]
 801cff0:	429a      	cmp	r2, r3
 801cff2:	d206      	bcs.n	801d002 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801cff4:	69fb      	ldr	r3, [r7, #28]
 801cff6:	681a      	ldr	r2, [r3, #0]
 801cff8:	68fb      	ldr	r3, [r7, #12]
 801cffa:	1ad2      	subs	r2, r2, r3
 801cffc:	69fb      	ldr	r3, [r7, #28]
 801cffe:	601a      	str	r2, [r3, #0]
 801d000:	e002      	b.n	801d008 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801d002:	69fb      	ldr	r3, [r7, #28]
 801d004:	2200      	movs	r2, #0
 801d006:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801d008:	69fb      	ldr	r3, [r7, #28]
 801d00a:	695b      	ldr	r3, [r3, #20]
 801d00c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801d00e:	69fb      	ldr	r3, [r7, #28]
 801d010:	2b00      	cmp	r3, #0
 801d012:	d1ea      	bne.n	801cfea <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801d014:	e01e      	b.n	801d054 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801d016:	4b25      	ldr	r3, [pc, #148]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d018:	681b      	ldr	r3, [r3, #0]
 801d01a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801d01c:	4b23      	ldr	r3, [pc, #140]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d01e:	681b      	ldr	r3, [r3, #0]
 801d020:	695b      	ldr	r3, [r3, #20]
 801d022:	4a22      	ldr	r2, [pc, #136]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d024:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801d026:	69fb      	ldr	r3, [r7, #28]
 801d028:	2200      	movs	r2, #0
 801d02a:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801d02c:	69fb      	ldr	r3, [r7, #28]
 801d02e:	2200      	movs	r2, #0
 801d030:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801d032:	69fb      	ldr	r3, [r7, #28]
 801d034:	68db      	ldr	r3, [r3, #12]
 801d036:	69fa      	ldr	r2, [r7, #28]
 801d038:	6912      	ldr	r2, [r2, #16]
 801d03a:	4610      	mov	r0, r2
 801d03c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801d03e:	69fb      	ldr	r3, [r7, #28]
 801d040:	7adb      	ldrb	r3, [r3, #11]
 801d042:	2b01      	cmp	r3, #1
 801d044:	d106      	bne.n	801d054 <UTIL_TIMER_IRQ_Handler+0xa4>
 801d046:	69fb      	ldr	r3, [r7, #28]
 801d048:	7a9b      	ldrb	r3, [r3, #10]
 801d04a:	2b00      	cmp	r3, #0
 801d04c:	d102      	bne.n	801d054 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801d04e:	69f8      	ldr	r0, [r7, #28]
 801d050:	f7ff fea6 	bl	801cda0 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801d054:	4b15      	ldr	r3, [pc, #84]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d056:	681b      	ldr	r3, [r3, #0]
 801d058:	2b00      	cmp	r3, #0
 801d05a:	d00d      	beq.n	801d078 <UTIL_TIMER_IRQ_Handler+0xc8>
 801d05c:	4b13      	ldr	r3, [pc, #76]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d05e:	681b      	ldr	r3, [r3, #0]
 801d060:	681b      	ldr	r3, [r3, #0]
 801d062:	2b00      	cmp	r3, #0
 801d064:	d0d7      	beq.n	801d016 <UTIL_TIMER_IRQ_Handler+0x66>
 801d066:	4b11      	ldr	r3, [pc, #68]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d068:	681b      	ldr	r3, [r3, #0]
 801d06a:	681c      	ldr	r4, [r3, #0]
 801d06c:	4b0e      	ldr	r3, [pc, #56]	; (801d0a8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801d06e:	699b      	ldr	r3, [r3, #24]
 801d070:	4798      	blx	r3
 801d072:	4603      	mov	r3, r0
 801d074:	429c      	cmp	r4, r3
 801d076:	d3ce      	bcc.n	801d016 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801d078:	4b0c      	ldr	r3, [pc, #48]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d07a:	681b      	ldr	r3, [r3, #0]
 801d07c:	2b00      	cmp	r3, #0
 801d07e:	d009      	beq.n	801d094 <UTIL_TIMER_IRQ_Handler+0xe4>
 801d080:	4b0a      	ldr	r3, [pc, #40]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d082:	681b      	ldr	r3, [r3, #0]
 801d084:	7a1b      	ldrb	r3, [r3, #8]
 801d086:	2b00      	cmp	r3, #0
 801d088:	d104      	bne.n	801d094 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801d08a:	4b08      	ldr	r3, [pc, #32]	; (801d0ac <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d08c:	681b      	ldr	r3, [r3, #0]
 801d08e:	4618      	mov	r0, r3
 801d090:	f000 f858 	bl	801d144 <TimerSetTimeout>
 801d094:	69bb      	ldr	r3, [r7, #24]
 801d096:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d098:	687b      	ldr	r3, [r7, #4]
 801d09a:	f383 8810 	msr	PRIMASK, r3
}
 801d09e:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801d0a0:	bf00      	nop
 801d0a2:	3724      	adds	r7, #36	; 0x24
 801d0a4:	46bd      	mov	sp, r7
 801d0a6:	bd90      	pop	{r4, r7, pc}
 801d0a8:	0801e118 	.word	0x0801e118
 801d0ac:	200044f8 	.word	0x200044f8

0801d0b0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801d0b0:	b580      	push	{r7, lr}
 801d0b2:	b082      	sub	sp, #8
 801d0b4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801d0b6:	4b06      	ldr	r3, [pc, #24]	; (801d0d0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801d0b8:	69db      	ldr	r3, [r3, #28]
 801d0ba:	4798      	blx	r3
 801d0bc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801d0be:	4b04      	ldr	r3, [pc, #16]	; (801d0d0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801d0c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d0c2:	6878      	ldr	r0, [r7, #4]
 801d0c4:	4798      	blx	r3
 801d0c6:	4603      	mov	r3, r0
}
 801d0c8:	4618      	mov	r0, r3
 801d0ca:	3708      	adds	r7, #8
 801d0cc:	46bd      	mov	sp, r7
 801d0ce:	bd80      	pop	{r7, pc}
 801d0d0:	0801e118 	.word	0x0801e118

0801d0d4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801d0d4:	b580      	push	{r7, lr}
 801d0d6:	b084      	sub	sp, #16
 801d0d8:	af00      	add	r7, sp, #0
 801d0da:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801d0dc:	4b0a      	ldr	r3, [pc, #40]	; (801d108 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d0de:	69db      	ldr	r3, [r3, #28]
 801d0e0:	4798      	blx	r3
 801d0e2:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801d0e4:	4b08      	ldr	r3, [pc, #32]	; (801d108 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d0e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d0e8:	6878      	ldr	r0, [r7, #4]
 801d0ea:	4798      	blx	r3
 801d0ec:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801d0ee:	4b06      	ldr	r3, [pc, #24]	; (801d108 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d0f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d0f2:	68f9      	ldr	r1, [r7, #12]
 801d0f4:	68ba      	ldr	r2, [r7, #8]
 801d0f6:	1a8a      	subs	r2, r1, r2
 801d0f8:	4610      	mov	r0, r2
 801d0fa:	4798      	blx	r3
 801d0fc:	4603      	mov	r3, r0
}
 801d0fe:	4618      	mov	r0, r3
 801d100:	3710      	adds	r7, #16
 801d102:	46bd      	mov	sp, r7
 801d104:	bd80      	pop	{r7, pc}
 801d106:	bf00      	nop
 801d108:	0801e118 	.word	0x0801e118

0801d10c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801d10c:	b480      	push	{r7}
 801d10e:	b085      	sub	sp, #20
 801d110:	af00      	add	r7, sp, #0
 801d112:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d114:	4b0a      	ldr	r3, [pc, #40]	; (801d140 <TimerExists+0x34>)
 801d116:	681b      	ldr	r3, [r3, #0]
 801d118:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801d11a:	e008      	b.n	801d12e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801d11c:	68fa      	ldr	r2, [r7, #12]
 801d11e:	687b      	ldr	r3, [r7, #4]
 801d120:	429a      	cmp	r2, r3
 801d122:	d101      	bne.n	801d128 <TimerExists+0x1c>
    {
      return true;
 801d124:	2301      	movs	r3, #1
 801d126:	e006      	b.n	801d136 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801d128:	68fb      	ldr	r3, [r7, #12]
 801d12a:	695b      	ldr	r3, [r3, #20]
 801d12c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801d12e:	68fb      	ldr	r3, [r7, #12]
 801d130:	2b00      	cmp	r3, #0
 801d132:	d1f3      	bne.n	801d11c <TimerExists+0x10>
  }
  return false;
 801d134:	2300      	movs	r3, #0
}
 801d136:	4618      	mov	r0, r3
 801d138:	3714      	adds	r7, #20
 801d13a:	46bd      	mov	sp, r7
 801d13c:	bc80      	pop	{r7}
 801d13e:	4770      	bx	lr
 801d140:	200044f8 	.word	0x200044f8

0801d144 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801d144:	b590      	push	{r4, r7, lr}
 801d146:	b085      	sub	sp, #20
 801d148:	af00      	add	r7, sp, #0
 801d14a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801d14c:	4b11      	ldr	r3, [pc, #68]	; (801d194 <TimerSetTimeout+0x50>)
 801d14e:	6a1b      	ldr	r3, [r3, #32]
 801d150:	4798      	blx	r3
 801d152:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801d154:	687b      	ldr	r3, [r7, #4]
 801d156:	2201      	movs	r2, #1
 801d158:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801d15a:	687b      	ldr	r3, [r7, #4]
 801d15c:	681c      	ldr	r4, [r3, #0]
 801d15e:	4b0d      	ldr	r3, [pc, #52]	; (801d194 <TimerSetTimeout+0x50>)
 801d160:	699b      	ldr	r3, [r3, #24]
 801d162:	4798      	blx	r3
 801d164:	4602      	mov	r2, r0
 801d166:	68fb      	ldr	r3, [r7, #12]
 801d168:	4413      	add	r3, r2
 801d16a:	429c      	cmp	r4, r3
 801d16c:	d207      	bcs.n	801d17e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801d16e:	4b09      	ldr	r3, [pc, #36]	; (801d194 <TimerSetTimeout+0x50>)
 801d170:	699b      	ldr	r3, [r3, #24]
 801d172:	4798      	blx	r3
 801d174:	4602      	mov	r2, r0
 801d176:	68fb      	ldr	r3, [r7, #12]
 801d178:	441a      	add	r2, r3
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801d17e:	4b05      	ldr	r3, [pc, #20]	; (801d194 <TimerSetTimeout+0x50>)
 801d180:	689b      	ldr	r3, [r3, #8]
 801d182:	687a      	ldr	r2, [r7, #4]
 801d184:	6812      	ldr	r2, [r2, #0]
 801d186:	4610      	mov	r0, r2
 801d188:	4798      	blx	r3
}
 801d18a:	bf00      	nop
 801d18c:	3714      	adds	r7, #20
 801d18e:	46bd      	mov	sp, r7
 801d190:	bd90      	pop	{r4, r7, pc}
 801d192:	bf00      	nop
 801d194:	0801e118 	.word	0x0801e118

0801d198 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801d198:	b480      	push	{r7}
 801d19a:	b085      	sub	sp, #20
 801d19c:	af00      	add	r7, sp, #0
 801d19e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d1a0:	4b14      	ldr	r3, [pc, #80]	; (801d1f4 <TimerInsertTimer+0x5c>)
 801d1a2:	681b      	ldr	r3, [r3, #0]
 801d1a4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801d1a6:	4b13      	ldr	r3, [pc, #76]	; (801d1f4 <TimerInsertTimer+0x5c>)
 801d1a8:	681b      	ldr	r3, [r3, #0]
 801d1aa:	695b      	ldr	r3, [r3, #20]
 801d1ac:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801d1ae:	e012      	b.n	801d1d6 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801d1b0:	687b      	ldr	r3, [r7, #4]
 801d1b2:	681a      	ldr	r2, [r3, #0]
 801d1b4:	68bb      	ldr	r3, [r7, #8]
 801d1b6:	681b      	ldr	r3, [r3, #0]
 801d1b8:	429a      	cmp	r2, r3
 801d1ba:	d905      	bls.n	801d1c8 <TimerInsertTimer+0x30>
    {
        cur = next;
 801d1bc:	68bb      	ldr	r3, [r7, #8]
 801d1be:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801d1c0:	68bb      	ldr	r3, [r7, #8]
 801d1c2:	695b      	ldr	r3, [r3, #20]
 801d1c4:	60bb      	str	r3, [r7, #8]
 801d1c6:	e006      	b.n	801d1d6 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801d1c8:	68fb      	ldr	r3, [r7, #12]
 801d1ca:	687a      	ldr	r2, [r7, #4]
 801d1cc:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801d1ce:	687b      	ldr	r3, [r7, #4]
 801d1d0:	68ba      	ldr	r2, [r7, #8]
 801d1d2:	615a      	str	r2, [r3, #20]
        return;
 801d1d4:	e009      	b.n	801d1ea <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801d1d6:	68fb      	ldr	r3, [r7, #12]
 801d1d8:	695b      	ldr	r3, [r3, #20]
 801d1da:	2b00      	cmp	r3, #0
 801d1dc:	d1e8      	bne.n	801d1b0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801d1de:	68fb      	ldr	r3, [r7, #12]
 801d1e0:	687a      	ldr	r2, [r7, #4]
 801d1e2:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801d1e4:	687b      	ldr	r3, [r7, #4]
 801d1e6:	2200      	movs	r2, #0
 801d1e8:	615a      	str	r2, [r3, #20]
}
 801d1ea:	3714      	adds	r7, #20
 801d1ec:	46bd      	mov	sp, r7
 801d1ee:	bc80      	pop	{r7}
 801d1f0:	4770      	bx	lr
 801d1f2:	bf00      	nop
 801d1f4:	200044f8 	.word	0x200044f8

0801d1f8 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801d1f8:	b580      	push	{r7, lr}
 801d1fa:	b084      	sub	sp, #16
 801d1fc:	af00      	add	r7, sp, #0
 801d1fe:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d200:	4b0b      	ldr	r3, [pc, #44]	; (801d230 <TimerInsertNewHeadTimer+0x38>)
 801d202:	681b      	ldr	r3, [r3, #0]
 801d204:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801d206:	68fb      	ldr	r3, [r7, #12]
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d002      	beq.n	801d212 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801d20c:	68fb      	ldr	r3, [r7, #12]
 801d20e:	2200      	movs	r2, #0
 801d210:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801d212:	687b      	ldr	r3, [r7, #4]
 801d214:	68fa      	ldr	r2, [r7, #12]
 801d216:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801d218:	4a05      	ldr	r2, [pc, #20]	; (801d230 <TimerInsertNewHeadTimer+0x38>)
 801d21a:	687b      	ldr	r3, [r7, #4]
 801d21c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801d21e:	4b04      	ldr	r3, [pc, #16]	; (801d230 <TimerInsertNewHeadTimer+0x38>)
 801d220:	681b      	ldr	r3, [r3, #0]
 801d222:	4618      	mov	r0, r3
 801d224:	f7ff ff8e 	bl	801d144 <TimerSetTimeout>
}
 801d228:	bf00      	nop
 801d22a:	3710      	adds	r7, #16
 801d22c:	46bd      	mov	sp, r7
 801d22e:	bd80      	pop	{r7, pc}
 801d230:	200044f8 	.word	0x200044f8

0801d234 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801d234:	b480      	push	{r7}
 801d236:	b085      	sub	sp, #20
 801d238:	af00      	add	r7, sp, #0
 801d23a:	6078      	str	r0, [r7, #4]
  int i = 0;
 801d23c:	2300      	movs	r3, #0
 801d23e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801d240:	e00e      	b.n	801d260 <ee_skip_atoi+0x2c>
 801d242:	68fa      	ldr	r2, [r7, #12]
 801d244:	4613      	mov	r3, r2
 801d246:	009b      	lsls	r3, r3, #2
 801d248:	4413      	add	r3, r2
 801d24a:	005b      	lsls	r3, r3, #1
 801d24c:	4618      	mov	r0, r3
 801d24e:	687b      	ldr	r3, [r7, #4]
 801d250:	681b      	ldr	r3, [r3, #0]
 801d252:	1c59      	adds	r1, r3, #1
 801d254:	687a      	ldr	r2, [r7, #4]
 801d256:	6011      	str	r1, [r2, #0]
 801d258:	781b      	ldrb	r3, [r3, #0]
 801d25a:	4403      	add	r3, r0
 801d25c:	3b30      	subs	r3, #48	; 0x30
 801d25e:	60fb      	str	r3, [r7, #12]
 801d260:	687b      	ldr	r3, [r7, #4]
 801d262:	681b      	ldr	r3, [r3, #0]
 801d264:	781b      	ldrb	r3, [r3, #0]
 801d266:	2b2f      	cmp	r3, #47	; 0x2f
 801d268:	d904      	bls.n	801d274 <ee_skip_atoi+0x40>
 801d26a:	687b      	ldr	r3, [r7, #4]
 801d26c:	681b      	ldr	r3, [r3, #0]
 801d26e:	781b      	ldrb	r3, [r3, #0]
 801d270:	2b39      	cmp	r3, #57	; 0x39
 801d272:	d9e6      	bls.n	801d242 <ee_skip_atoi+0xe>
  return i;
 801d274:	68fb      	ldr	r3, [r7, #12]
}
 801d276:	4618      	mov	r0, r3
 801d278:	3714      	adds	r7, #20
 801d27a:	46bd      	mov	sp, r7
 801d27c:	bc80      	pop	{r7}
 801d27e:	4770      	bx	lr

0801d280 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801d280:	b480      	push	{r7}
 801d282:	b099      	sub	sp, #100	; 0x64
 801d284:	af00      	add	r7, sp, #0
 801d286:	60f8      	str	r0, [r7, #12]
 801d288:	60b9      	str	r1, [r7, #8]
 801d28a:	607a      	str	r2, [r7, #4]
 801d28c:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801d28e:	4b71      	ldr	r3, [pc, #452]	; (801d454 <ee_number+0x1d4>)
 801d290:	681b      	ldr	r3, [r3, #0]
 801d292:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801d294:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801d296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d29a:	2b00      	cmp	r3, #0
 801d29c:	d002      	beq.n	801d2a4 <ee_number+0x24>
 801d29e:	4b6e      	ldr	r3, [pc, #440]	; (801d458 <ee_number+0x1d8>)
 801d2a0:	681b      	ldr	r3, [r3, #0]
 801d2a2:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801d2a4:	683b      	ldr	r3, [r7, #0]
 801d2a6:	2b01      	cmp	r3, #1
 801d2a8:	dd02      	ble.n	801d2b0 <ee_number+0x30>
 801d2aa:	683b      	ldr	r3, [r7, #0]
 801d2ac:	2b24      	cmp	r3, #36	; 0x24
 801d2ae:	dd01      	ble.n	801d2b4 <ee_number+0x34>
 801d2b0:	2300      	movs	r3, #0
 801d2b2:	e0ca      	b.n	801d44a <ee_number+0x1ca>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801d2b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801d2b6:	f003 0301 	and.w	r3, r3, #1
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d001      	beq.n	801d2c2 <ee_number+0x42>
 801d2be:	2330      	movs	r3, #48	; 0x30
 801d2c0:	e000      	b.n	801d2c4 <ee_number+0x44>
 801d2c2:	2320      	movs	r3, #32
 801d2c4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801d2c8:	2300      	movs	r3, #0
 801d2ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801d2ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801d2d0:	f003 0302 	and.w	r3, r3, #2
 801d2d4:	2b00      	cmp	r3, #0
 801d2d6:	d00b      	beq.n	801d2f0 <ee_number+0x70>
  {
    if (num < 0)
 801d2d8:	687b      	ldr	r3, [r7, #4]
 801d2da:	2b00      	cmp	r3, #0
 801d2dc:	da08      	bge.n	801d2f0 <ee_number+0x70>
    {
      sign = '-';
 801d2de:	232d      	movs	r3, #45	; 0x2d
 801d2e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801d2e4:	687b      	ldr	r3, [r7, #4]
 801d2e6:	425b      	negs	r3, r3
 801d2e8:	607b      	str	r3, [r7, #4]
      size--;
 801d2ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d2ec:	3b01      	subs	r3, #1
 801d2ee:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801d2f0:	2300      	movs	r3, #0
 801d2f2:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801d2f4:	687b      	ldr	r3, [r7, #4]
 801d2f6:	2b00      	cmp	r3, #0
 801d2f8:	d11e      	bne.n	801d338 <ee_number+0xb8>
    tmp[i++] = '0';
 801d2fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801d2fc:	1c5a      	adds	r2, r3, #1
 801d2fe:	657a      	str	r2, [r7, #84]	; 0x54
 801d300:	3360      	adds	r3, #96	; 0x60
 801d302:	443b      	add	r3, r7
 801d304:	2230      	movs	r2, #48	; 0x30
 801d306:	f803 2c50 	strb.w	r2, [r3, #-80]
 801d30a:	e018      	b.n	801d33e <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801d30c:	687b      	ldr	r3, [r7, #4]
 801d30e:	683a      	ldr	r2, [r7, #0]
 801d310:	fbb3 f1f2 	udiv	r1, r3, r2
 801d314:	fb01 f202 	mul.w	r2, r1, r2
 801d318:	1a9b      	subs	r3, r3, r2
 801d31a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801d31c:	441a      	add	r2, r3
 801d31e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801d320:	1c59      	adds	r1, r3, #1
 801d322:	6579      	str	r1, [r7, #84]	; 0x54
 801d324:	7812      	ldrb	r2, [r2, #0]
 801d326:	3360      	adds	r3, #96	; 0x60
 801d328:	443b      	add	r3, r7
 801d32a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801d32e:	687a      	ldr	r2, [r7, #4]
 801d330:	683b      	ldr	r3, [r7, #0]
 801d332:	fbb2 f3f3 	udiv	r3, r2, r3
 801d336:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801d338:	687b      	ldr	r3, [r7, #4]
 801d33a:	2b00      	cmp	r3, #0
 801d33c:	d1e6      	bne.n	801d30c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801d33e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801d340:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801d342:	429a      	cmp	r2, r3
 801d344:	dd01      	ble.n	801d34a <ee_number+0xca>
 801d346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801d348:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801d34a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801d34c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801d34e:	1ad3      	subs	r3, r2, r3
 801d350:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801d352:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801d354:	f003 0301 	and.w	r3, r3, #1
 801d358:	2b00      	cmp	r3, #0
 801d35a:	d112      	bne.n	801d382 <ee_number+0x102>
 801d35c:	e00c      	b.n	801d378 <ee_number+0xf8>
 801d35e:	68fb      	ldr	r3, [r7, #12]
 801d360:	1c5a      	adds	r2, r3, #1
 801d362:	60fa      	str	r2, [r7, #12]
 801d364:	2220      	movs	r2, #32
 801d366:	701a      	strb	r2, [r3, #0]
 801d368:	68bb      	ldr	r3, [r7, #8]
 801d36a:	3b01      	subs	r3, #1
 801d36c:	60bb      	str	r3, [r7, #8]
 801d36e:	68bb      	ldr	r3, [r7, #8]
 801d370:	2b00      	cmp	r3, #0
 801d372:	d101      	bne.n	801d378 <ee_number+0xf8>
 801d374:	68fb      	ldr	r3, [r7, #12]
 801d376:	e068      	b.n	801d44a <ee_number+0x1ca>
 801d378:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d37a:	1e5a      	subs	r2, r3, #1
 801d37c:	66ba      	str	r2, [r7, #104]	; 0x68
 801d37e:	2b00      	cmp	r3, #0
 801d380:	dced      	bgt.n	801d35e <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801d382:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801d386:	2b00      	cmp	r3, #0
 801d388:	d01b      	beq.n	801d3c2 <ee_number+0x142>
 801d38a:	68fb      	ldr	r3, [r7, #12]
 801d38c:	1c5a      	adds	r2, r3, #1
 801d38e:	60fa      	str	r2, [r7, #12]
 801d390:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801d394:	701a      	strb	r2, [r3, #0]
 801d396:	68bb      	ldr	r3, [r7, #8]
 801d398:	3b01      	subs	r3, #1
 801d39a:	60bb      	str	r3, [r7, #8]
 801d39c:	68bb      	ldr	r3, [r7, #8]
 801d39e:	2b00      	cmp	r3, #0
 801d3a0:	d10f      	bne.n	801d3c2 <ee_number+0x142>
 801d3a2:	68fb      	ldr	r3, [r7, #12]
 801d3a4:	e051      	b.n	801d44a <ee_number+0x1ca>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801d3a6:	68fb      	ldr	r3, [r7, #12]
 801d3a8:	1c5a      	adds	r2, r3, #1
 801d3aa:	60fa      	str	r2, [r7, #12]
 801d3ac:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801d3b0:	701a      	strb	r2, [r3, #0]
 801d3b2:	68bb      	ldr	r3, [r7, #8]
 801d3b4:	3b01      	subs	r3, #1
 801d3b6:	60bb      	str	r3, [r7, #8]
 801d3b8:	68bb      	ldr	r3, [r7, #8]
 801d3ba:	2b00      	cmp	r3, #0
 801d3bc:	d101      	bne.n	801d3c2 <ee_number+0x142>
 801d3be:	68fb      	ldr	r3, [r7, #12]
 801d3c0:	e043      	b.n	801d44a <ee_number+0x1ca>
 801d3c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d3c4:	1e5a      	subs	r2, r3, #1
 801d3c6:	66ba      	str	r2, [r7, #104]	; 0x68
 801d3c8:	2b00      	cmp	r3, #0
 801d3ca:	dcec      	bgt.n	801d3a6 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801d3cc:	e00c      	b.n	801d3e8 <ee_number+0x168>
 801d3ce:	68fb      	ldr	r3, [r7, #12]
 801d3d0:	1c5a      	adds	r2, r3, #1
 801d3d2:	60fa      	str	r2, [r7, #12]
 801d3d4:	2230      	movs	r2, #48	; 0x30
 801d3d6:	701a      	strb	r2, [r3, #0]
 801d3d8:	68bb      	ldr	r3, [r7, #8]
 801d3da:	3b01      	subs	r3, #1
 801d3dc:	60bb      	str	r3, [r7, #8]
 801d3de:	68bb      	ldr	r3, [r7, #8]
 801d3e0:	2b00      	cmp	r3, #0
 801d3e2:	d101      	bne.n	801d3e8 <ee_number+0x168>
 801d3e4:	68fb      	ldr	r3, [r7, #12]
 801d3e6:	e030      	b.n	801d44a <ee_number+0x1ca>
 801d3e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801d3ea:	1e5a      	subs	r2, r3, #1
 801d3ec:	66fa      	str	r2, [r7, #108]	; 0x6c
 801d3ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801d3f0:	429a      	cmp	r2, r3
 801d3f2:	dbec      	blt.n	801d3ce <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801d3f4:	e010      	b.n	801d418 <ee_number+0x198>
 801d3f6:	68fb      	ldr	r3, [r7, #12]
 801d3f8:	1c5a      	adds	r2, r3, #1
 801d3fa:	60fa      	str	r2, [r7, #12]
 801d3fc:	f107 0110 	add.w	r1, r7, #16
 801d400:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801d402:	440a      	add	r2, r1
 801d404:	7812      	ldrb	r2, [r2, #0]
 801d406:	701a      	strb	r2, [r3, #0]
 801d408:	68bb      	ldr	r3, [r7, #8]
 801d40a:	3b01      	subs	r3, #1
 801d40c:	60bb      	str	r3, [r7, #8]
 801d40e:	68bb      	ldr	r3, [r7, #8]
 801d410:	2b00      	cmp	r3, #0
 801d412:	d101      	bne.n	801d418 <ee_number+0x198>
 801d414:	68fb      	ldr	r3, [r7, #12]
 801d416:	e018      	b.n	801d44a <ee_number+0x1ca>
 801d418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801d41a:	1e5a      	subs	r2, r3, #1
 801d41c:	657a      	str	r2, [r7, #84]	; 0x54
 801d41e:	2b00      	cmp	r3, #0
 801d420:	dce9      	bgt.n	801d3f6 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801d422:	e00c      	b.n	801d43e <ee_number+0x1be>
 801d424:	68fb      	ldr	r3, [r7, #12]
 801d426:	1c5a      	adds	r2, r3, #1
 801d428:	60fa      	str	r2, [r7, #12]
 801d42a:	2220      	movs	r2, #32
 801d42c:	701a      	strb	r2, [r3, #0]
 801d42e:	68bb      	ldr	r3, [r7, #8]
 801d430:	3b01      	subs	r3, #1
 801d432:	60bb      	str	r3, [r7, #8]
 801d434:	68bb      	ldr	r3, [r7, #8]
 801d436:	2b00      	cmp	r3, #0
 801d438:	d101      	bne.n	801d43e <ee_number+0x1be>
 801d43a:	68fb      	ldr	r3, [r7, #12]
 801d43c:	e005      	b.n	801d44a <ee_number+0x1ca>
 801d43e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801d440:	1e5a      	subs	r2, r3, #1
 801d442:	66ba      	str	r2, [r7, #104]	; 0x68
 801d444:	2b00      	cmp	r3, #0
 801d446:	dced      	bgt.n	801d424 <ee_number+0x1a4>

  return str;
 801d448:	68fb      	ldr	r3, [r7, #12]
}
 801d44a:	4618      	mov	r0, r3
 801d44c:	3764      	adds	r7, #100	; 0x64
 801d44e:	46bd      	mov	sp, r7
 801d450:	bc80      	pop	{r7}
 801d452:	4770      	bx	lr
 801d454:	20000110 	.word	0x20000110
 801d458:	20000114 	.word	0x20000114

0801d45c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801d45c:	b580      	push	{r7, lr}
 801d45e:	b092      	sub	sp, #72	; 0x48
 801d460:	af04      	add	r7, sp, #16
 801d462:	60f8      	str	r0, [r7, #12]
 801d464:	60b9      	str	r1, [r7, #8]
 801d466:	607a      	str	r2, [r7, #4]
 801d468:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801d46a:	68bb      	ldr	r3, [r7, #8]
 801d46c:	2b00      	cmp	r3, #0
 801d46e:	dc01      	bgt.n	801d474 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801d470:	2300      	movs	r3, #0
 801d472:	e142      	b.n	801d6fa <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801d474:	68fb      	ldr	r3, [r7, #12]
 801d476:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d478:	e12a      	b.n	801d6d0 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801d47a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d47c:	68fb      	ldr	r3, [r7, #12]
 801d47e:	1ad2      	subs	r2, r2, r3
 801d480:	68bb      	ldr	r3, [r7, #8]
 801d482:	3b01      	subs	r3, #1
 801d484:	429a      	cmp	r2, r3
 801d486:	f280 8131 	bge.w	801d6ec <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 801d48a:	687b      	ldr	r3, [r7, #4]
 801d48c:	781b      	ldrb	r3, [r3, #0]
 801d48e:	2b25      	cmp	r3, #37	; 0x25
 801d490:	d006      	beq.n	801d4a0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801d492:	687a      	ldr	r2, [r7, #4]
 801d494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d496:	1c59      	adds	r1, r3, #1
 801d498:	62f9      	str	r1, [r7, #44]	; 0x2c
 801d49a:	7812      	ldrb	r2, [r2, #0]
 801d49c:	701a      	strb	r2, [r3, #0]
      continue;
 801d49e:	e114      	b.n	801d6ca <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 801d4a0:	2300      	movs	r3, #0
 801d4a2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801d4a4:	687b      	ldr	r3, [r7, #4]
 801d4a6:	3301      	adds	r3, #1
 801d4a8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801d4aa:	687b      	ldr	r3, [r7, #4]
 801d4ac:	781b      	ldrb	r3, [r3, #0]
 801d4ae:	2b30      	cmp	r3, #48	; 0x30
 801d4b0:	d103      	bne.n	801d4ba <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801d4b2:	6a3b      	ldr	r3, [r7, #32]
 801d4b4:	f043 0301 	orr.w	r3, r3, #1
 801d4b8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801d4ba:	f04f 33ff 	mov.w	r3, #4294967295
 801d4be:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801d4c0:	687b      	ldr	r3, [r7, #4]
 801d4c2:	781b      	ldrb	r3, [r3, #0]
 801d4c4:	2b2f      	cmp	r3, #47	; 0x2f
 801d4c6:	d908      	bls.n	801d4da <tiny_vsnprintf_like+0x7e>
 801d4c8:	687b      	ldr	r3, [r7, #4]
 801d4ca:	781b      	ldrb	r3, [r3, #0]
 801d4cc:	2b39      	cmp	r3, #57	; 0x39
 801d4ce:	d804      	bhi.n	801d4da <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801d4d0:	1d3b      	adds	r3, r7, #4
 801d4d2:	4618      	mov	r0, r3
 801d4d4:	f7ff feae 	bl	801d234 <ee_skip_atoi>
 801d4d8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801d4da:	f04f 33ff 	mov.w	r3, #4294967295
 801d4de:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801d4e0:	f04f 33ff 	mov.w	r3, #4294967295
 801d4e4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801d4e6:	230a      	movs	r3, #10
 801d4e8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801d4ea:	687b      	ldr	r3, [r7, #4]
 801d4ec:	781b      	ldrb	r3, [r3, #0]
 801d4ee:	3b58      	subs	r3, #88	; 0x58
 801d4f0:	2b20      	cmp	r3, #32
 801d4f2:	f200 8094 	bhi.w	801d61e <tiny_vsnprintf_like+0x1c2>
 801d4f6:	a201      	add	r2, pc, #4	; (adr r2, 801d4fc <tiny_vsnprintf_like+0xa0>)
 801d4f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d4fc:	0801d607 	.word	0x0801d607
 801d500:	0801d61f 	.word	0x0801d61f
 801d504:	0801d61f 	.word	0x0801d61f
 801d508:	0801d61f 	.word	0x0801d61f
 801d50c:	0801d61f 	.word	0x0801d61f
 801d510:	0801d61f 	.word	0x0801d61f
 801d514:	0801d61f 	.word	0x0801d61f
 801d518:	0801d61f 	.word	0x0801d61f
 801d51c:	0801d61f 	.word	0x0801d61f
 801d520:	0801d61f 	.word	0x0801d61f
 801d524:	0801d61f 	.word	0x0801d61f
 801d528:	0801d58b 	.word	0x0801d58b
 801d52c:	0801d615 	.word	0x0801d615
 801d530:	0801d61f 	.word	0x0801d61f
 801d534:	0801d61f 	.word	0x0801d61f
 801d538:	0801d61f 	.word	0x0801d61f
 801d53c:	0801d61f 	.word	0x0801d61f
 801d540:	0801d615 	.word	0x0801d615
 801d544:	0801d61f 	.word	0x0801d61f
 801d548:	0801d61f 	.word	0x0801d61f
 801d54c:	0801d61f 	.word	0x0801d61f
 801d550:	0801d61f 	.word	0x0801d61f
 801d554:	0801d61f 	.word	0x0801d61f
 801d558:	0801d61f 	.word	0x0801d61f
 801d55c:	0801d61f 	.word	0x0801d61f
 801d560:	0801d61f 	.word	0x0801d61f
 801d564:	0801d61f 	.word	0x0801d61f
 801d568:	0801d5ab 	.word	0x0801d5ab
 801d56c:	0801d61f 	.word	0x0801d61f
 801d570:	0801d66b 	.word	0x0801d66b
 801d574:	0801d61f 	.word	0x0801d61f
 801d578:	0801d61f 	.word	0x0801d61f
 801d57c:	0801d60f 	.word	0x0801d60f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801d580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d582:	1c5a      	adds	r2, r3, #1
 801d584:	62fa      	str	r2, [r7, #44]	; 0x2c
 801d586:	2220      	movs	r2, #32
 801d588:	701a      	strb	r2, [r3, #0]
 801d58a:	69fb      	ldr	r3, [r7, #28]
 801d58c:	3b01      	subs	r3, #1
 801d58e:	61fb      	str	r3, [r7, #28]
 801d590:	69fb      	ldr	r3, [r7, #28]
 801d592:	2b00      	cmp	r3, #0
 801d594:	dcf4      	bgt.n	801d580 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801d596:	683b      	ldr	r3, [r7, #0]
 801d598:	1d1a      	adds	r2, r3, #4
 801d59a:	603a      	str	r2, [r7, #0]
 801d59c:	6819      	ldr	r1, [r3, #0]
 801d59e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5a0:	1c5a      	adds	r2, r3, #1
 801d5a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801d5a4:	b2ca      	uxtb	r2, r1
 801d5a6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801d5a8:	e08f      	b.n	801d6ca <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801d5aa:	683b      	ldr	r3, [r7, #0]
 801d5ac:	1d1a      	adds	r2, r3, #4
 801d5ae:	603a      	str	r2, [r7, #0]
 801d5b0:	681b      	ldr	r3, [r3, #0]
 801d5b2:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801d5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d5b6:	2b00      	cmp	r3, #0
 801d5b8:	d101      	bne.n	801d5be <tiny_vsnprintf_like+0x162>
 801d5ba:	4b52      	ldr	r3, [pc, #328]	; (801d704 <tiny_vsnprintf_like+0x2a8>)
 801d5bc:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801d5be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d5c0:	f7e2 fdde 	bl	8000180 <strlen>
 801d5c4:	4603      	mov	r3, r0
 801d5c6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801d5c8:	e004      	b.n	801d5d4 <tiny_vsnprintf_like+0x178>
 801d5ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5cc:	1c5a      	adds	r2, r3, #1
 801d5ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 801d5d0:	2220      	movs	r2, #32
 801d5d2:	701a      	strb	r2, [r3, #0]
 801d5d4:	69fb      	ldr	r3, [r7, #28]
 801d5d6:	1e5a      	subs	r2, r3, #1
 801d5d8:	61fa      	str	r2, [r7, #28]
 801d5da:	693a      	ldr	r2, [r7, #16]
 801d5dc:	429a      	cmp	r2, r3
 801d5de:	dbf4      	blt.n	801d5ca <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801d5e0:	2300      	movs	r3, #0
 801d5e2:	62bb      	str	r3, [r7, #40]	; 0x28
 801d5e4:	e00a      	b.n	801d5fc <tiny_vsnprintf_like+0x1a0>
 801d5e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d5e8:	1c53      	adds	r3, r2, #1
 801d5ea:	627b      	str	r3, [r7, #36]	; 0x24
 801d5ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5ee:	1c59      	adds	r1, r3, #1
 801d5f0:	62f9      	str	r1, [r7, #44]	; 0x2c
 801d5f2:	7812      	ldrb	r2, [r2, #0]
 801d5f4:	701a      	strb	r2, [r3, #0]
 801d5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d5f8:	3301      	adds	r3, #1
 801d5fa:	62bb      	str	r3, [r7, #40]	; 0x28
 801d5fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801d5fe:	693b      	ldr	r3, [r7, #16]
 801d600:	429a      	cmp	r2, r3
 801d602:	dbf0      	blt.n	801d5e6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801d604:	e061      	b.n	801d6ca <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801d606:	6a3b      	ldr	r3, [r7, #32]
 801d608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d60c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801d60e:	2310      	movs	r3, #16
 801d610:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801d612:	e02d      	b.n	801d670 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801d614:	6a3b      	ldr	r3, [r7, #32]
 801d616:	f043 0302 	orr.w	r3, r3, #2
 801d61a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801d61c:	e025      	b.n	801d66a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801d61e:	687b      	ldr	r3, [r7, #4]
 801d620:	781b      	ldrb	r3, [r3, #0]
 801d622:	2b25      	cmp	r3, #37	; 0x25
 801d624:	d004      	beq.n	801d630 <tiny_vsnprintf_like+0x1d4>
 801d626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d628:	1c5a      	adds	r2, r3, #1
 801d62a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801d62c:	2225      	movs	r2, #37	; 0x25
 801d62e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801d630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d632:	68fb      	ldr	r3, [r7, #12]
 801d634:	1ad2      	subs	r2, r2, r3
 801d636:	68bb      	ldr	r3, [r7, #8]
 801d638:	3b01      	subs	r3, #1
 801d63a:	429a      	cmp	r2, r3
 801d63c:	da17      	bge.n	801d66e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801d63e:	687b      	ldr	r3, [r7, #4]
 801d640:	781b      	ldrb	r3, [r3, #0]
 801d642:	2b00      	cmp	r3, #0
 801d644:	d006      	beq.n	801d654 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801d646:	687a      	ldr	r2, [r7, #4]
 801d648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d64a:	1c59      	adds	r1, r3, #1
 801d64c:	62f9      	str	r1, [r7, #44]	; 0x2c
 801d64e:	7812      	ldrb	r2, [r2, #0]
 801d650:	701a      	strb	r2, [r3, #0]
 801d652:	e002      	b.n	801d65a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801d654:	687b      	ldr	r3, [r7, #4]
 801d656:	3b01      	subs	r3, #1
 801d658:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801d65a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d65c:	68fb      	ldr	r3, [r7, #12]
 801d65e:	1ad2      	subs	r2, r2, r3
 801d660:	68bb      	ldr	r3, [r7, #8]
 801d662:	3b01      	subs	r3, #1
 801d664:	429a      	cmp	r2, r3
 801d666:	db2f      	blt.n	801d6c8 <tiny_vsnprintf_like+0x26c>
 801d668:	e002      	b.n	801d670 <tiny_vsnprintf_like+0x214>
        break;
 801d66a:	bf00      	nop
 801d66c:	e000      	b.n	801d670 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801d66e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801d670:	697b      	ldr	r3, [r7, #20]
 801d672:	2b6c      	cmp	r3, #108	; 0x6c
 801d674:	d105      	bne.n	801d682 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801d676:	683b      	ldr	r3, [r7, #0]
 801d678:	1d1a      	adds	r2, r3, #4
 801d67a:	603a      	str	r2, [r7, #0]
 801d67c:	681b      	ldr	r3, [r3, #0]
 801d67e:	637b      	str	r3, [r7, #52]	; 0x34
 801d680:	e00f      	b.n	801d6a2 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801d682:	6a3b      	ldr	r3, [r7, #32]
 801d684:	f003 0302 	and.w	r3, r3, #2
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d005      	beq.n	801d698 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801d68c:	683b      	ldr	r3, [r7, #0]
 801d68e:	1d1a      	adds	r2, r3, #4
 801d690:	603a      	str	r2, [r7, #0]
 801d692:	681b      	ldr	r3, [r3, #0]
 801d694:	637b      	str	r3, [r7, #52]	; 0x34
 801d696:	e004      	b.n	801d6a2 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801d698:	683b      	ldr	r3, [r7, #0]
 801d69a:	1d1a      	adds	r2, r3, #4
 801d69c:	603a      	str	r2, [r7, #0]
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801d6a2:	68bb      	ldr	r3, [r7, #8]
 801d6a4:	1e5a      	subs	r2, r3, #1
 801d6a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801d6a8:	68fb      	ldr	r3, [r7, #12]
 801d6aa:	1acb      	subs	r3, r1, r3
 801d6ac:	1ad1      	subs	r1, r2, r3
 801d6ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801d6b0:	6a3b      	ldr	r3, [r7, #32]
 801d6b2:	9302      	str	r3, [sp, #8]
 801d6b4:	69bb      	ldr	r3, [r7, #24]
 801d6b6:	9301      	str	r3, [sp, #4]
 801d6b8:	69fb      	ldr	r3, [r7, #28]
 801d6ba:	9300      	str	r3, [sp, #0]
 801d6bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d6be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801d6c0:	f7ff fdde 	bl	801d280 <ee_number>
 801d6c4:	62f8      	str	r0, [r7, #44]	; 0x2c
 801d6c6:	e000      	b.n	801d6ca <tiny_vsnprintf_like+0x26e>
        continue;
 801d6c8:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801d6ca:	687b      	ldr	r3, [r7, #4]
 801d6cc:	3301      	adds	r3, #1
 801d6ce:	607b      	str	r3, [r7, #4]
 801d6d0:	687b      	ldr	r3, [r7, #4]
 801d6d2:	781b      	ldrb	r3, [r3, #0]
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	f47f aed0 	bne.w	801d47a <tiny_vsnprintf_like+0x1e>
 801d6da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d6dc:	68fb      	ldr	r3, [r7, #12]
 801d6de:	1ad2      	subs	r2, r2, r3
 801d6e0:	68bb      	ldr	r3, [r7, #8]
 801d6e2:	3b01      	subs	r3, #1
 801d6e4:	429a      	cmp	r2, r3
 801d6e6:	f6bf aec8 	bge.w	801d47a <tiny_vsnprintf_like+0x1e>
 801d6ea:	e000      	b.n	801d6ee <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801d6ec:	bf00      	nop
  }

  *str = '\0';
 801d6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d6f0:	2200      	movs	r2, #0
 801d6f2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801d6f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d6f6:	68fb      	ldr	r3, [r7, #12]
 801d6f8:	1ad3      	subs	r3, r2, r3
}
 801d6fa:	4618      	mov	r0, r3
 801d6fc:	3738      	adds	r7, #56	; 0x38
 801d6fe:	46bd      	mov	sp, r7
 801d700:	bd80      	pop	{r7, pc}
 801d702:	bf00      	nop
 801d704:	0801e070 	.word	0x0801e070

0801d708 <__libc_init_array>:
 801d708:	b570      	push	{r4, r5, r6, lr}
 801d70a:	4d0d      	ldr	r5, [pc, #52]	; (801d740 <__libc_init_array+0x38>)
 801d70c:	4c0d      	ldr	r4, [pc, #52]	; (801d744 <__libc_init_array+0x3c>)
 801d70e:	1b64      	subs	r4, r4, r5
 801d710:	10a4      	asrs	r4, r4, #2
 801d712:	2600      	movs	r6, #0
 801d714:	42a6      	cmp	r6, r4
 801d716:	d109      	bne.n	801d72c <__libc_init_array+0x24>
 801d718:	4d0b      	ldr	r5, [pc, #44]	; (801d748 <__libc_init_array+0x40>)
 801d71a:	4c0c      	ldr	r4, [pc, #48]	; (801d74c <__libc_init_array+0x44>)
 801d71c:	f000 f8a0 	bl	801d860 <_init>
 801d720:	1b64      	subs	r4, r4, r5
 801d722:	10a4      	asrs	r4, r4, #2
 801d724:	2600      	movs	r6, #0
 801d726:	42a6      	cmp	r6, r4
 801d728:	d105      	bne.n	801d736 <__libc_init_array+0x2e>
 801d72a:	bd70      	pop	{r4, r5, r6, pc}
 801d72c:	f855 3b04 	ldr.w	r3, [r5], #4
 801d730:	4798      	blx	r3
 801d732:	3601      	adds	r6, #1
 801d734:	e7ee      	b.n	801d714 <__libc_init_array+0xc>
 801d736:	f855 3b04 	ldr.w	r3, [r5], #4
 801d73a:	4798      	blx	r3
 801d73c:	3601      	adds	r6, #1
 801d73e:	e7f2      	b.n	801d726 <__libc_init_array+0x1e>
 801d740:	0801e6b0 	.word	0x0801e6b0
 801d744:	0801e6b0 	.word	0x0801e6b0
 801d748:	0801e6b0 	.word	0x0801e6b0
 801d74c:	0801e6b4 	.word	0x0801e6b4

0801d750 <memset>:
 801d750:	4402      	add	r2, r0
 801d752:	4603      	mov	r3, r0
 801d754:	4293      	cmp	r3, r2
 801d756:	d100      	bne.n	801d75a <memset+0xa>
 801d758:	4770      	bx	lr
 801d75a:	f803 1b01 	strb.w	r1, [r3], #1
 801d75e:	e7f9      	b.n	801d754 <memset+0x4>

0801d760 <floor>:
 801d760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d764:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801d768:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801d76c:	2e13      	cmp	r6, #19
 801d76e:	4602      	mov	r2, r0
 801d770:	460b      	mov	r3, r1
 801d772:	4607      	mov	r7, r0
 801d774:	460c      	mov	r4, r1
 801d776:	4605      	mov	r5, r0
 801d778:	dc33      	bgt.n	801d7e2 <floor+0x82>
 801d77a:	2e00      	cmp	r6, #0
 801d77c:	da14      	bge.n	801d7a8 <floor+0x48>
 801d77e:	a334      	add	r3, pc, #208	; (adr r3, 801d850 <floor+0xf0>)
 801d780:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d784:	f7e2 fd0a 	bl	800019c <__adddf3>
 801d788:	2200      	movs	r2, #0
 801d78a:	2300      	movs	r3, #0
 801d78c:	f7e2 ff3a 	bl	8000604 <__aeabi_dcmpgt>
 801d790:	b138      	cbz	r0, 801d7a2 <floor+0x42>
 801d792:	2c00      	cmp	r4, #0
 801d794:	da58      	bge.n	801d848 <floor+0xe8>
 801d796:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801d79a:	431d      	orrs	r5, r3
 801d79c:	d001      	beq.n	801d7a2 <floor+0x42>
 801d79e:	4c2e      	ldr	r4, [pc, #184]	; (801d858 <floor+0xf8>)
 801d7a0:	2500      	movs	r5, #0
 801d7a2:	4623      	mov	r3, r4
 801d7a4:	462f      	mov	r7, r5
 801d7a6:	e025      	b.n	801d7f4 <floor+0x94>
 801d7a8:	4a2c      	ldr	r2, [pc, #176]	; (801d85c <floor+0xfc>)
 801d7aa:	fa42 f806 	asr.w	r8, r2, r6
 801d7ae:	ea01 0208 	and.w	r2, r1, r8
 801d7b2:	4302      	orrs	r2, r0
 801d7b4:	d01e      	beq.n	801d7f4 <floor+0x94>
 801d7b6:	a326      	add	r3, pc, #152	; (adr r3, 801d850 <floor+0xf0>)
 801d7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d7bc:	f7e2 fcee 	bl	800019c <__adddf3>
 801d7c0:	2200      	movs	r2, #0
 801d7c2:	2300      	movs	r3, #0
 801d7c4:	f7e2 ff1e 	bl	8000604 <__aeabi_dcmpgt>
 801d7c8:	2800      	cmp	r0, #0
 801d7ca:	d0ea      	beq.n	801d7a2 <floor+0x42>
 801d7cc:	2c00      	cmp	r4, #0
 801d7ce:	bfbe      	ittt	lt
 801d7d0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801d7d4:	fa43 f606 	asrlt.w	r6, r3, r6
 801d7d8:	19a4      	addlt	r4, r4, r6
 801d7da:	ea24 0408 	bic.w	r4, r4, r8
 801d7de:	2500      	movs	r5, #0
 801d7e0:	e7df      	b.n	801d7a2 <floor+0x42>
 801d7e2:	2e33      	cmp	r6, #51	; 0x33
 801d7e4:	dd0a      	ble.n	801d7fc <floor+0x9c>
 801d7e6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801d7ea:	d103      	bne.n	801d7f4 <floor+0x94>
 801d7ec:	f7e2 fcd6 	bl	800019c <__adddf3>
 801d7f0:	4607      	mov	r7, r0
 801d7f2:	460b      	mov	r3, r1
 801d7f4:	4638      	mov	r0, r7
 801d7f6:	4619      	mov	r1, r3
 801d7f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d7fc:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801d800:	f04f 32ff 	mov.w	r2, #4294967295
 801d804:	fa22 f808 	lsr.w	r8, r2, r8
 801d808:	ea18 0f00 	tst.w	r8, r0
 801d80c:	d0f2      	beq.n	801d7f4 <floor+0x94>
 801d80e:	a310      	add	r3, pc, #64	; (adr r3, 801d850 <floor+0xf0>)
 801d810:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d814:	f7e2 fcc2 	bl	800019c <__adddf3>
 801d818:	2200      	movs	r2, #0
 801d81a:	2300      	movs	r3, #0
 801d81c:	f7e2 fef2 	bl	8000604 <__aeabi_dcmpgt>
 801d820:	2800      	cmp	r0, #0
 801d822:	d0be      	beq.n	801d7a2 <floor+0x42>
 801d824:	2c00      	cmp	r4, #0
 801d826:	da02      	bge.n	801d82e <floor+0xce>
 801d828:	2e14      	cmp	r6, #20
 801d82a:	d103      	bne.n	801d834 <floor+0xd4>
 801d82c:	3401      	adds	r4, #1
 801d82e:	ea25 0508 	bic.w	r5, r5, r8
 801d832:	e7b6      	b.n	801d7a2 <floor+0x42>
 801d834:	2301      	movs	r3, #1
 801d836:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801d83a:	fa03 f606 	lsl.w	r6, r3, r6
 801d83e:	4435      	add	r5, r6
 801d840:	42bd      	cmp	r5, r7
 801d842:	bf38      	it	cc
 801d844:	18e4      	addcc	r4, r4, r3
 801d846:	e7f2      	b.n	801d82e <floor+0xce>
 801d848:	2500      	movs	r5, #0
 801d84a:	462c      	mov	r4, r5
 801d84c:	e7a9      	b.n	801d7a2 <floor+0x42>
 801d84e:	bf00      	nop
 801d850:	8800759c 	.word	0x8800759c
 801d854:	7e37e43c 	.word	0x7e37e43c
 801d858:	bff00000 	.word	0xbff00000
 801d85c:	000fffff 	.word	0x000fffff

0801d860 <_init>:
 801d860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d862:	bf00      	nop
 801d864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d866:	bc08      	pop	{r3}
 801d868:	469e      	mov	lr, r3
 801d86a:	4770      	bx	lr

0801d86c <_fini>:
 801d86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d86e:	bf00      	nop
 801d870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d872:	bc08      	pop	{r3}
 801d874:	469e      	mov	lr, r3
 801d876:	4770      	bx	lr
