// REGISTER FILE
// ======================================================
module register_file(

    input clk,
    input write_enable,
    input [4:0] write_addr,
    input [31:0] write_data,

    input [4:0] read_addr1,
    input [4:0] read_addr2,

    output [31:0] read_data1,
    output [31:0] read_data2

);

reg [31:0] regfile [31:0];

assign read_data1 = regfile[read_addr1];
assign read_data2 = regfile[read_addr2];

always @(posedge clk)
begin
    if(write_enable)
        regfile[write_addr] <= write_data;
end

endmodule


