
app/out/app.elf:     file format elf32-littlearm
app/out/app.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0019b9

Program Header:
0x70000001 off    0x000120c0 vaddr 0x1a0020c0 paddr 0x1a0020c0 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000164 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000020c8 memsz 0x000020c8 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0020c8 align 2**16
         filesz 0x000000c8 memsz 0x000000c8 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020c0  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c8  10000000  1a0020c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
  6 .bss          0000009c  100000c8  100000c8  000000c8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0020c0  1a0020c0  000120c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000200c8  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000200c8  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000200c8  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000200c8  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000200c8  2**2
                  CONTENTS
 17 .noinit       00000000  10000164  10000164  000200c8  2**2
                  CONTENTS
 18 .debug_info   0001bb79  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 000041d5  00000000  00000000  0003bc41  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_aranges 00000998  00000000  00000000  0003fe16  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_ranges 00000938  00000000  00000000  000407ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  0000b2e0  00000000  00000000  000410e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   0000c947  00000000  00000000  0004c3c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    0001f83d  00000000  00000000  00058d0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      0000007f  00000000  00000000  0007854a  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000037  00000000  00000000  000785c9  2**0
                  CONTENTS, READONLY
 27 .debug_frame  000017b0  00000000  00000000  00078600  2**2
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00006e44  00000000  00000000  00079db0  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000c8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0020c0 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000164 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a000848 l     F .text	000000bc uartProcessIRQ
100000dc l     O .bss	00000004 rxIsrCallbackUART0
100000e0 l     O .bss	00000004 rxIsrCallbackUART2
100000e4 l     O .bss	00000004 rxIsrCallbackUART3
100000e8 l     O .bss	00000004 txIsrCallbackUART0
100000ec l     O .bss	00000004 txIsrCallbackUART2
100000f0 l     O .bss	00000004 txIsrCallbackUART3
1a001ed4 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 mefAscensor.c
100000cb l     O .bss	00000001 flgEn_planta_baja.12185
100000cc l     O .bss	00000001 flgParado.12184
100000cd l     O .bss	00000001 flgYendo_a_planta_baja.12188
100000d0 l     O .bss	00000004 pisoActual.12189
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a0004a8 l     F .text	00000010 clearInterrupt
1a0004b8 l     F .text	0000005c serveInterrupt
10000000 l     O .data	00000048 ultrasonicSensors
1a001d98 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000048 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000550 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0009f6 l     F .text	00000002 errorOcurred
1a0009f8 l     F .text	00000002 doNothing
10000050 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_circularBuffer.c
100000f4 l     O .bss	00000001 isSetEmptyBufferCallback
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 board.c
1a000c4c l     F .text	00000044 Board_LED_Init
1a000c90 l     F .text	00000040 Board_TEC_Init
1a000cd0 l     F .text	00000040 Board_GPIO_Init
1a000d10 l     F .text	00000038 Board_SPI_Init
1a000d48 l     F .text	00000024 Board_I2C_Init
1a000d6c l     F .text	00000030 Board_ADC_Init
1a001f20 l     O .text	00000008 GpioButtons
1a001f28 l     O .text	0000000c GpioLeds
1a001f34 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001f4c l     O .text	0000000c InitClkStates
1a001f58 l     O .text	00000098 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000ec8 l     F .text	0000002c Chip_UART_GetIndex
1a001ff0 l     O .text	00000008 UART_BClock
1a001ff8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001070 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001084 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001138 l     F .text	000000a4 pll_calc_divs
1a0011dc l     F .text	0000010c pll_get_frac
1a0012e8 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00155c l     F .text	00000022 Chip_Clock_GetDivRate
100000f8 l     O .bss	00000008 audio_usb_pll_freq
1a00200c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002078 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001888 l     F .text	00000014 Chip_SSP_GetClockIndex
1a00189c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000090 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a0020c0 l       .bss_RAM5	00000000 __init_array_end
1a0020c0 l       .bss_RAM5	00000000 __preinit_array_end
1a0020c0 l       .bss_RAM5	00000000 __init_array_start
1a0020c0 l       .bss_RAM5	00000000 __preinit_array_start
10000100 g     O .bss	00000020 pisosPendientes
1a001380 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000a7c g     F .text	00000044 TIMER2_IRQHandler
1a00018e  w    F .text	00000002 DebugMon_Handler
1a000194  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000194  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000194  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000194  w    F .text	00000002 I2C0_IRQHandler
1a0009b4 g     F .text	00000042 delayRead
100000d4 g     O .bss	00000004 callBackFuncParams
1a000184  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a00112a g     F .text	0000000c Chip_ADC_SetResolution
1a000810 g     F .text	00000038 SysTick_Handler
1a000f48 g     F .text	00000040 Chip_UART_SetBaud
1a000194  w    F .text	00000002 SDIO_IRQHandler
1a000194  w    F .text	00000002 ATIMER_IRQHandler
10000120 g     O .bss	00000001 flgFinConfig
1a000190  w    F .text	00000002 PendSV_Handler
1a000182  w    F .text	00000002 NMI_Handler
1a0020c8 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000194  w    F .text	00000002 I2C1_IRQHandler
1a000194  w    F .text	00000002 UART1_IRQHandler
1a000194  w    F .text	00000002 GPIO5_IRQHandler
1a000194  w    F .text	00000002 CAN1_IRQHandler
53ff5ea4 g       *ABS*	00000000 __valid_user_code_checksum
1a0020c8 g       .ARM.exidx	00000000 _etext
1a000194  w    F .text	00000002 USB1_IRQHandler
1a000194  w    F .text	00000002 I2S0_IRQHandler
1a000ac0 g     F .text	00000044 TIMER3_IRQHandler
1a0015fe g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	0000000a UART0_IRQHandler
1a0001b4 g     F .text	00000012 bss_init
1a000194  w    F .text	00000002 SGPIO_IRQHandler
1a001a40 g     F .text	00000000 .hidden __aeabi_uldivmod
10000164 g       .noinit	00000000 _noinit
10000160 g     O .bss	00000004 SystemCoreClock
1a000ef4 g     F .text	00000054 Chip_UART_Init
1a000194  w    F .text	00000002 ADC0_IRQHandler
1a00018a  w    F .text	00000002 UsageFault_Handler
1a00167c g     F .text	0000004c Chip_Clock_GetRate
1a000194  w    F .text	00000002 GPIO6_IRQHandler
10000150 g     O .bss	00000008 tickCounter
1a000e50 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001a70 g     F .text	000002cc .hidden __udivmoddi4
1a001f1c g     O .text	00000004 ExtRateIn
1a000194  w    F .text	00000002 IntDefaultHandler
100000ca g     O .bss	00000001 secuenciaCerradoDePuertas
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00051e g     F .text	0000000a GPIO1_IRQHandler
1a000194  w    F .text	00000002 SSP0_IRQHandler
1a0020c0 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001d40 g     F .text	00000048 __libc_init_array
1a000194  w    F .text	00000002 ADC1_IRQHandler
1a000dc0 g     F .text	0000003c Board_Init
1a001a3c g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000194  w    F .text	00000002 RTC_IRQHandler
10000164 g       .bss	00000000 _ebss
1a0009fc g     F .text	00000040 TIMER0_IRQHandler
1a000794 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000194  w    F .text	00000002 SPI_IRQHandler
1a001980 g     F .text	00000038 Chip_I2C_SetClockRate
1a000194  w    F .text	00000002 LCD_IRQHandler
1a001334 g     F .text	0000004c Chip_Clock_EnableCrystal
1a000348 g     F .text	00000160 mefAscensorUpdate
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000196 g     F .text	0000001e data_init
1a000a3c g     F .text	00000040 TIMER1_IRQHandler
1a00195c g     F .text	00000024 Chip_I2C_Init
10000124 g     O .bss	00000004 piso_actual
1a000980 g     F .text	0000000a UART2_IRQHandler
1a0014f0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001d9c g     O .text	00000136 gpioPinsInit
1a0018b4 g     F .text	00000012 Chip_SSP_SetClockRate
1a000528 g     F .text	0000000a GPIO2_IRQHandler
1a0015d8 g     F .text	00000026 Chip_Clock_GetBaseClock
100000c8 g       .bss	00000000 _bss
1a0010f8 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000994 g     F .text	00000020 delayInit
1a000194  w    F .text	00000002 I2S1_IRQHandler
1a0018c6 g     F .text	0000003e Chip_SSP_SetBitRate
1a001730 g     F .text	00000002 Chip_GPIO_Init
1a001f48 g     O .text	00000004 OscRateIn
1a000904 g     F .text	0000007c uartInit
10000164 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
10000128 g     O .bss	00000001 fsmState
1a000194  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000584 g     F .text	00000194 gpioInit
1a001d3c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a000194  w    F .text	00000002 USB0_IRQHandler
1a000194  w    F .text	00000002 GPIO3_IRQHandler
1a000194  w    F .text	00000002 SCT_IRQHandler
1a00139c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001d88 g     F .text	00000010 memset
1a000186  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	0000003a main
100000c9 g     O .bss	00000001 secuenciaAperturaDePuertas
1a000194  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
1000004c g     O .data	00000004 DWT_CTRL
1a000194  w    F .text	00000002 GPIO7_IRQHandler
1a00160c g     F .text	0000003c Chip_Clock_EnableOpts
1a0013b8 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0016dc g     F .text	00000054 fpuInit
1a001470 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000dfc g     F .text	0000001c SystemInit
1a000194  w    F .text	00000002 SPIFI_IRQHandler
1a000194  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000718 g     F .text	00000056 gpioWrite
1a0010b8 g     F .text	00000040 Chip_ADC_Init
1a000e18 g     F .text	00000038 Board_SetupMuxing
1a000f88 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000770 g     F .text	0000000c tickRead
10000158 g     O .bss	00000008 tickRateMS
1a000194  w    F .text	00000002 ETH_IRQHandler
100000d8 g     O .bss	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
10000138 g     O .bss	00000018 fsmScheduler
1a000194  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000164 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001904 g     F .text	00000038 Chip_SSP_Init
1a000194  w    F .text	00000002 GINT0_IRQHandler
1a000b04 g     F .text	00000054 circularBufferRead
1a000194  w    F .text	00000002 DAC_IRQHandler
1a000d9c g     F .text	00000024 Board_Debug_Init
100000c8 g       .data	00000000 _edata
1a00193c g     F .text	00000020 Chip_I2C_EventHandler
1a000194  w    F .text	00000002 M0SUB_IRQHandler
1000012c g     O .bss	0000000b pisosPendientes_BufferMemory
1a001734 g     F .text	00000154 Chip_SetupCoreClock
1a000514 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a0019b8 g     F .text	00000084 ResetISR
1a0016c8 g     F .text	00000014 SystemCoreClockUpdate
100000c8 g     O .bss	00000001 modoConfiguracion
1a000194  w    F .text	00000002 DMA_IRQHandler
1a000194  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001d3c  w    F .text	00000002 .hidden __aeabi_idiv0
1a000188  w    F .text	00000002 BusFault_Handler
1a001648 g     F .text	00000034 Chip_Clock_Enable
1a00098a g     F .text	0000000a UART3_IRQHandler
1a000194  w    F .text	00000002 MCPWM_IRQHandler
1a000194  w    F .text	00000002 M0APP_IRQHandler
1a000b58 g     F .text	000000f4 boardInit
1a000194  w    F .text	00000002 GINT1_IRQHandler
1a00077c g     F .text	00000018 tickPowerSet
1a001580 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000534 g     F .text	0000001c cyclesCounterInit
1a00033c g     F .text	0000000c mefAscensorInit
1a000194  w    F .text	00000002 GPIO4_IRQHandler
1a000ebc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 b9 19 00 1a 83 01 00 1a 85 01 00 1a     ................
1a000010:	87 01 00 1a 89 01 00 1a 8b 01 00 1a a4 5e ff 53     .............^.S
	...
1a00002c:	8d 01 00 1a 8f 01 00 1a 00 00 00 00 91 01 00 1a     ................
1a00003c:	11 08 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00004c:	00 00 00 00 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00005c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00006c:	95 01 00 1a fd 09 00 1a 3d 0a 00 1a 7d 0a 00 1a     ........=...}...
1a00007c:	c1 0a 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00008c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00009c:	95 01 00 1a 79 01 00 1a 95 01 00 1a 81 09 00 1a     ....y...........
1a0000ac:	8b 09 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000bc:	95 01 00 1a 15 05 00 1a 1f 05 00 1a 29 05 00 1a     ............)...
1a0000cc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000dc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000ec:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a0000fc:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a00010c:	95 01 00 1a 95 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0020c8 	.word	0x1a0020c8
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000c8 	.word	0x000000c8
1a000120:	1a0020c8 	.word	0x1a0020c8
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0020c8 	.word	0x1a0020c8
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0020c8 	.word	0x1a0020c8
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0020c8 	.word	0x1a0020c8
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000c8 	.word	0x100000c8
1a000154:	0000009c 	.word	0x0000009c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000178:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a00017a:	2000      	movs	r0, #0
1a00017c:	f000 fb64 	bl	1a000848 <uartProcessIRQ>
}
1a000180:	bd08      	pop	{r3, pc}

1a000182 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <NMI_Handler>

1a000184 <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <HardFault_Handler>

1a000186 <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <MemManage_Handler>

1a000188 <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>

1a00018a <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a00018a:	e7fe      	b.n	1a00018a <UsageFault_Handler>

1a00018c <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>

1a00018e <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a00018e:	e7fe      	b.n	1a00018e <DebugMon_Handler>

1a000190 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000190:	e7fe      	b.n	1a000190 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000192:	e7fe      	b.n	1a000192 <PendSV_Handler+0x2>

1a000194 <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a000194:	e7fe      	b.n	1a000194 <ADC0_IRQHandler>

1a000196 <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	2300      	movs	r3, #0
1a000198:	4293      	cmp	r3, r2
1a00019a:	d20a      	bcs.n	1a0001b2 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00019c:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a00019e:	6804      	ldr	r4, [r0, #0]
1a0001a0:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001a4:	3004      	adds	r0, #4
1a0001a6:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	4293      	cmp	r3, r2
1a0001aa:	d3f8      	bcc.n	1a00019e <data_init+0x8>
}
1a0001ac:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b0:	4770      	bx	lr
1a0001b2:	4770      	bx	lr

1a0001b4 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	2300      	movs	r3, #0
1a0001b6:	e003      	b.n	1a0001c0 <bss_init+0xc>
        *pulDest++ = 0;
1a0001b8:	2200      	movs	r2, #0
1a0001ba:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001be:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	428b      	cmp	r3, r1
1a0001c2:	d3f9      	bcc.n	1a0001b8 <bss_init+0x4>
}
1a0001c4:	4770      	bx	lr
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:

static void cuandoBufferVacio(void *unused);

/*=====[Implementaciones de funciones publicas]==============================*/

int main(void) {
1a000300:	b500      	push	{lr}
1a000302:	b087      	sub	sp, #28

  // Buffer circular de 10 elementos de 1 byte de tamaño
  boardConfig();
1a000304:	f000 fc28 	bl	1a000b58 <boardInit>
  uartConfig(UART_USB, 115200);
1a000308:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00030c:	2003      	movs	r0, #3
1a00030e:	f000 faf9 	bl	1a000904 <uartInit>
  tickConfig(1);
1a000312:	2001      	movs	r0, #1
1a000314:	2100      	movs	r1, #0
1a000316:	f000 fa3d 	bl	1a000794 <tickInit>
  circularBufferFullBufferCallbackSet( &pisosPendientes, cuandoBufferLleno );*/

 // mefIngresoPisoInit();
  /* mefPuertasInit(); */
  /* mefModoConfiguracionInit(); */
   mefAscensorInit(); 
1a00031a:	f000 f80f 	bl	1a00033c <mefAscensorInit>

  // Delay no bloqueante 1s
  delay_t fsmScheduler;
  delayConfig(&fsmScheduler, 1000);
1a00031e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000322:	2300      	movs	r3, #0
1a000324:	4668      	mov	r0, sp
1a000326:	f000 fb35 	bl	1a000994 <delayInit>

  while (TRUE) {

    if (delayRead(&fsmScheduler)) {
1a00032a:	4668      	mov	r0, sp
1a00032c:	f000 fb42 	bl	1a0009b4 <delayRead>
1a000330:	2800      	cmp	r0, #0
1a000332:	d0fa      	beq.n	1a00032a <main+0x2a>

      // Ejecutar cada 1s
      //mefIngresoPisoUpdate();
      /* mefPuertasUpdate(); */
      /* mefModoConfiguracionUpdate(); */
       mefAscensorUpdate();
1a000334:	f000 f808 	bl	1a000348 <mefAscensorUpdate>
1a000338:	e7f7      	b.n	1a00032a <main+0x2a>
1a00033a:	Address 0x000000001a00033a is out of bounds.


1a00033c <mefAscensorInit>:
   return TRUE;
}

void mefAscensorInit()
{
   fsmState = YENDO_A_PLANTA_BAJA;
1a00033c:	4b01      	ldr	r3, [pc, #4]	; (1a000344 <mefAscensorInit+0x8>)
1a00033e:	2205      	movs	r2, #5
1a000340:	701a      	strb	r2, [r3, #0]
}
1a000342:	4770      	bx	lr
1a000344:	10000128 	.word	0x10000128

1a000348 <mefAscensorUpdate>:



// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
void mefAscensorUpdate( void )
{
1a000348:	b500      	push	{lr}
1a00034a:	b083      	sub	sp, #12
    circularBufferStatus_t Estado;
    bool_t flgFinConfig;
    int tiempo;
      
      
       switch(fsmState)
1a00034c:	4b4c      	ldr	r3, [pc, #304]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00034e:	781b      	ldrb	r3, [r3, #0]
1a000350:	2b05      	cmp	r3, #5
1a000352:	d839      	bhi.n	1a0003c8 <mefAscensorUpdate+0x80>
1a000354:	e8df f003 	tbb	[pc, r3]
1a000358:	3b293803 	.word	0x3b293803
1a00035c:	794b      	.short	0x794b
    {
        case EN_PLANTA_BAJA:
            
            //**Entrada a la MEF**
            if (flgEn_planta_baja == FALSE)
1a00035e:	4b49      	ldr	r3, [pc, #292]	; (1a000484 <mefAscensorUpdate+0x13c>)
1a000360:	781b      	ldrb	r3, [r3, #0]
1a000362:	b1ab      	cbz	r3, 1a000390 <mefAscensorUpdate+0x48>
                flgEn_planta_baja = TRUE;
                Estado =  circularBufferRead(&pisosPendientes, &pisoSiguiente);
            }
            
            //**Actualizar salidas**
            secuenciaAperturaDePuertas = TRUE;
1a000364:	2101      	movs	r1, #1
1a000366:	4b48      	ldr	r3, [pc, #288]	; (1a000488 <mefAscensorUpdate+0x140>)
1a000368:	7019      	strb	r1, [r3, #0]
            gpioWrite(LED3, ON);
1a00036a:	202d      	movs	r0, #45	; 0x2d
1a00036c:	f000 f9d4 	bl	1a000718 <gpioWrite>
            
            //**Condiciones de trancisión**
            
            //Pasamos al modo configuracion
            if (modoConfiguracion == TRUE)
1a000370:	4b46      	ldr	r3, [pc, #280]	; (1a00048c <mefAscensorUpdate+0x144>)
1a000372:	781b      	ldrb	r3, [r3, #0]
1a000374:	2b01      	cmp	r3, #1
1a000376:	d014      	beq.n	1a0003a2 <mefAscensorUpdate+0x5a>
                    fsmState = BAJANDO;
            }
            
            //**Salida del estado
            
            if (fsmState != EN_PLANTA_BAJA)
1a000378:	4b41      	ldr	r3, [pc, #260]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00037a:	781b      	ldrb	r3, [r3, #0]
                flgEn_planta_baja == FALSE;
            
            if (fsmState !=MODO_CONFIGURACION)
1a00037c:	2b01      	cmp	r3, #1
1a00037e:	d023      	beq.n	1a0003c8 <mefAscensorUpdate+0x80>
            {
                secuenciaCerradoDePuertas = TRUE;
1a000380:	4b43      	ldr	r3, [pc, #268]	; (1a000490 <mefAscensorUpdate+0x148>)
1a000382:	2201      	movs	r2, #1
1a000384:	701a      	strb	r2, [r3, #0]
               gpioWrite(LED3, OFF);
1a000386:	2100      	movs	r1, #0
1a000388:	202d      	movs	r0, #45	; 0x2d
1a00038a:	f000 f9c5 	bl	1a000718 <gpioWrite>
1a00038e:	e01b      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
                flgEn_planta_baja = TRUE;
1a000390:	4b3c      	ldr	r3, [pc, #240]	; (1a000484 <mefAscensorUpdate+0x13c>)
1a000392:	2201      	movs	r2, #1
1a000394:	701a      	strb	r2, [r3, #0]
                Estado =  circularBufferRead(&pisosPendientes, &pisoSiguiente);
1a000396:	f10d 0107 	add.w	r1, sp, #7
1a00039a:	483e      	ldr	r0, [pc, #248]	; (1a000494 <mefAscensorUpdate+0x14c>)
1a00039c:	f000 fbb2 	bl	1a000b04 <circularBufferRead>
1a0003a0:	e7e0      	b.n	1a000364 <mefAscensorUpdate+0x1c>
                fsmState = MODO_CONFIGURACION;
1a0003a2:	4b37      	ldr	r3, [pc, #220]	; (1a000480 <mefAscensorUpdate+0x138>)
1a0003a4:	2201      	movs	r2, #1
1a0003a6:	701a      	strb	r2, [r3, #0]
1a0003a8:	e7e6      	b.n	1a000378 <mefAscensorUpdate+0x30>
            }
            
            //**Actualizar salidas
            //Vamos a simular la bajada
            //retardo 10 ms
            if( delayRead(&fsmScheduler) )
1a0003aa:	483b      	ldr	r0, [pc, #236]	; (1a000498 <mefAscensorUpdate+0x150>)
1a0003ac:	f000 fb02 	bl	1a0009b4 <delayRead>
1a0003b0:	b118      	cbz	r0, 1a0003ba <mefAscensorUpdate+0x72>
            {
                pisoActual--;
1a0003b2:	4a3a      	ldr	r2, [pc, #232]	; (1a00049c <mefAscensorUpdate+0x154>)
1a0003b4:	6813      	ldr	r3, [r2, #0]
1a0003b6:	3b01      	subs	r3, #1
1a0003b8:	6013      	str	r3, [r2, #0]
                tiempo == 0;
                
            }
        
            
            gpioWrite(LEDB, ON);
1a0003ba:	2101      	movs	r1, #1
1a0003bc:	202a      	movs	r0, #42	; 0x2a
1a0003be:	f000 f9ab 	bl	1a000718 <gpioWrite>
            //*Transición
            if (pisoActual == pisoSiguiente)
                fsmState = PARADO;
            
            //** Salida del estado
            if (fsmState =! BAJANDO)
1a0003c2:	4b2f      	ldr	r3, [pc, #188]	; (1a000480 <mefAscensorUpdate+0x138>)
1a0003c4:	2200      	movs	r2, #0
1a0003c6:	701a      	strb	r2, [r3, #0]
               
    }

   
      
   }
1a0003c8:	b003      	add	sp, #12
1a0003ca:	f85d fb04 	ldr.w	pc, [sp], #4
            if( delayRead(&fsmScheduler) )
1a0003ce:	4832      	ldr	r0, [pc, #200]	; (1a000498 <mefAscensorUpdate+0x150>)
1a0003d0:	f000 faf0 	bl	1a0009b4 <delayRead>
1a0003d4:	b118      	cbz	r0, 1a0003de <mefAscensorUpdate+0x96>
                pisoActual++;
1a0003d6:	4a31      	ldr	r2, [pc, #196]	; (1a00049c <mefAscensorUpdate+0x154>)
1a0003d8:	6813      	ldr	r3, [r2, #0]
1a0003da:	3301      	adds	r3, #1
1a0003dc:	6013      	str	r3, [r2, #0]
            gpioWrite(LEDB, ON);
1a0003de:	2101      	movs	r1, #1
1a0003e0:	202a      	movs	r0, #42	; 0x2a
1a0003e2:	f000 f999 	bl	1a000718 <gpioWrite>
            if (fsmState =! SUBIENDO)
1a0003e6:	4b26      	ldr	r3, [pc, #152]	; (1a000480 <mefAscensorUpdate+0x138>)
1a0003e8:	2200      	movs	r2, #0
1a0003ea:	701a      	strb	r2, [r3, #0]
            break;
1a0003ec:	e7ec      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
            if (flgParado == FALSE)
1a0003ee:	4b2c      	ldr	r3, [pc, #176]	; (1a0004a0 <mefAscensorUpdate+0x158>)
1a0003f0:	781b      	ldrb	r3, [r3, #0]
1a0003f2:	b1cb      	cbz	r3, 1a000428 <mefAscensorUpdate+0xe0>
            if (pisoActual == 0)
1a0003f4:	4b29      	ldr	r3, [pc, #164]	; (1a00049c <mefAscensorUpdate+0x154>)
1a0003f6:	681b      	ldr	r3, [r3, #0]
1a0003f8:	b913      	cbnz	r3, 1a000400 <mefAscensorUpdate+0xb8>
                fsmState = EN_PLANTA_BAJA;
1a0003fa:	4a21      	ldr	r2, [pc, #132]	; (1a000480 <mefAscensorUpdate+0x138>)
1a0003fc:	2100      	movs	r1, #0
1a0003fe:	7011      	strb	r1, [r2, #0]
            if (Estado != CIRCULAR_BUFFER_EMPTY)
1a000400:	2801      	cmp	r0, #1
1a000402:	d006      	beq.n	1a000412 <mefAscensorUpdate+0xca>
                if (pisoSiguiente > pisoActual)
1a000404:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000408:	4293      	cmp	r3, r2
1a00040a:	da18      	bge.n	1a00043e <mefAscensorUpdate+0xf6>
                    fsmState = SUBIENDO;
1a00040c:	4b1c      	ldr	r3, [pc, #112]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00040e:	2203      	movs	r2, #3
1a000410:	701a      	strb	r2, [r3, #0]
            if (fsmState != PARADO)
1a000412:	4b1b      	ldr	r3, [pc, #108]	; (1a000480 <mefAscensorUpdate+0x138>)
1a000414:	781b      	ldrb	r3, [r3, #0]
1a000416:	2b04      	cmp	r3, #4
1a000418:	d0d6      	beq.n	1a0003c8 <mefAscensorUpdate+0x80>
                flgParado = FALSE;
1a00041a:	4b21      	ldr	r3, [pc, #132]	; (1a0004a0 <mefAscensorUpdate+0x158>)
1a00041c:	2200      	movs	r2, #0
1a00041e:	701a      	strb	r2, [r3, #0]
                secuenciaCerradoDePuertas = TRUE;
1a000420:	4b1b      	ldr	r3, [pc, #108]	; (1a000490 <mefAscensorUpdate+0x148>)
1a000422:	2201      	movs	r2, #1
1a000424:	701a      	strb	r2, [r3, #0]
1a000426:	e7cf      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
                flgParado = TRUE;
1a000428:	2301      	movs	r3, #1
1a00042a:	4a1d      	ldr	r2, [pc, #116]	; (1a0004a0 <mefAscensorUpdate+0x158>)
1a00042c:	7013      	strb	r3, [r2, #0]
                secuenciaAperturaDePuertas = TRUE;
1a00042e:	4a16      	ldr	r2, [pc, #88]	; (1a000488 <mefAscensorUpdate+0x140>)
1a000430:	7013      	strb	r3, [r2, #0]
               Estado =  circularBufferRead(&pisosPendientes, &pisoSiguiente);
1a000432:	f10d 0107 	add.w	r1, sp, #7
1a000436:	4817      	ldr	r0, [pc, #92]	; (1a000494 <mefAscensorUpdate+0x14c>)
1a000438:	f000 fb64 	bl	1a000b04 <circularBufferRead>
1a00043c:	e7da      	b.n	1a0003f4 <mefAscensorUpdate+0xac>
                else if(pisoSiguiente < pisoActual)
1a00043e:	4293      	cmp	r3, r2
1a000440:	dde7      	ble.n	1a000412 <mefAscensorUpdate+0xca>
                    fsmState = BAJANDO;
1a000442:	4b0f      	ldr	r3, [pc, #60]	; (1a000480 <mefAscensorUpdate+0x138>)
1a000444:	2202      	movs	r2, #2
1a000446:	701a      	strb	r2, [r3, #0]
1a000448:	e7e3      	b.n	1a000412 <mefAscensorUpdate+0xca>
            if (flgYendo_a_planta_baja == FALSE)
1a00044a:	4b16      	ldr	r3, [pc, #88]	; (1a0004a4 <mefAscensorUpdate+0x15c>)
1a00044c:	781b      	ldrb	r3, [r3, #0]
1a00044e:	b913      	cbnz	r3, 1a000456 <mefAscensorUpdate+0x10e>
                flgYendo_a_planta_baja = TRUE;
1a000450:	4b14      	ldr	r3, [pc, #80]	; (1a0004a4 <mefAscensorUpdate+0x15c>)
1a000452:	2201      	movs	r2, #1
1a000454:	701a      	strb	r2, [r3, #0]
            if (pisoActual < 0)
1a000456:	4b11      	ldr	r3, [pc, #68]	; (1a00049c <mefAscensorUpdate+0x154>)
1a000458:	681b      	ldr	r3, [r3, #0]
            if (pisoActual == 0)
1a00045a:	b91b      	cbnz	r3, 1a000464 <mefAscensorUpdate+0x11c>
                fsmState = EN_PLANTA_BAJA;
1a00045c:	4b08      	ldr	r3, [pc, #32]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00045e:	2200      	movs	r2, #0
1a000460:	701a      	strb	r2, [r3, #0]
1a000462:	e7b1      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
                if (pisoActual < pisoSiguiente)
1a000464:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000468:	4293      	cmp	r3, r2
1a00046a:	da03      	bge.n	1a000474 <mefAscensorUpdate+0x12c>
                    fsmState = SUBIENDO;
1a00046c:	4b04      	ldr	r3, [pc, #16]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00046e:	2203      	movs	r2, #3
1a000470:	701a      	strb	r2, [r3, #0]
1a000472:	e7a9      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
                else if (pisoActual > pisoSiguiente)
1a000474:	4293      	cmp	r3, r2
1a000476:	dda7      	ble.n	1a0003c8 <mefAscensorUpdate+0x80>
                    fsmState = BAJANDO;
1a000478:	4b01      	ldr	r3, [pc, #4]	; (1a000480 <mefAscensorUpdate+0x138>)
1a00047a:	2202      	movs	r2, #2
1a00047c:	701a      	strb	r2, [r3, #0]
   }
1a00047e:	e7a3      	b.n	1a0003c8 <mefAscensorUpdate+0x80>
1a000480:	10000128 	.word	0x10000128
1a000484:	100000cb 	.word	0x100000cb
1a000488:	100000c9 	.word	0x100000c9
1a00048c:	100000c8 	.word	0x100000c8
1a000490:	100000ca 	.word	0x100000ca
1a000494:	10000100 	.word	0x10000100
1a000498:	10000138 	.word	0x10000138
1a00049c:	100000d0 	.word	0x100000d0
1a0004a0:	100000cc 	.word	0x100000cc
1a0004a4:	100000cd 	.word	0x100000cd

1a0004a8 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a0004a8:	2301      	movs	r3, #1
1a0004aa:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a0004ae:	4b01      	ldr	r3, [pc, #4]	; (1a0004b4 <clearInterrupt+0xc>)
1a0004b0:	6258      	str	r0, [r3, #36]	; 0x24
}
1a0004b2:	4770      	bx	lr
1a0004b4:	40087000 	.word	0x40087000

1a0004b8 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a0004b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a0004ba:	4b12      	ldr	r3, [pc, #72]	; (1a000504 <serveInterrupt+0x4c>)
1a0004bc:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a0004be:	4b12      	ldr	r3, [pc, #72]	; (1a000508 <serveInterrupt+0x50>)
1a0004c0:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a0004c2:	2301      	movs	r3, #1
1a0004c4:	4083      	lsls	r3, r0
1a0004c6:	420b      	tst	r3, r1
1a0004c8:	d111      	bne.n	1a0004ee <serveInterrupt+0x36>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a0004ca:	4910      	ldr	r1, [pc, #64]	; (1a00050c <serveInterrupt+0x54>)
1a0004cc:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0004ce:	4d10      	ldr	r5, [pc, #64]	; (1a000510 <serveInterrupt+0x58>)
1a0004d0:	0051      	lsls	r1, r2, #1
1a0004d2:	188f      	adds	r7, r1, r2
1a0004d4:	00fc      	lsls	r4, r7, #3
1a0004d6:	4627      	mov	r7, r4
1a0004d8:	442c      	add	r4, r5
1a0004da:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a0004dc:	6864      	ldr	r4, [r4, #4]
1a0004de:	1b36      	subs	r6, r6, r4
1a0004e0:	443d      	add	r5, r7
1a0004e2:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a0004e4:	4a08      	ldr	r2, [pc, #32]	; (1a000508 <serveInterrupt+0x50>)
1a0004e6:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a0004e8:	f7ff ffde 	bl	1a0004a8 <clearInterrupt>
}
1a0004ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0004ee:	4907      	ldr	r1, [pc, #28]	; (1a00050c <serveInterrupt+0x54>)
1a0004f0:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0004f2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a0004f6:	00d1      	lsls	r1, r2, #3
1a0004f8:	4a05      	ldr	r2, [pc, #20]	; (1a000510 <serveInterrupt+0x58>)
1a0004fa:	440a      	add	r2, r1
1a0004fc:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a0004fe:	4a02      	ldr	r2, [pc, #8]	; (1a000508 <serveInterrupt+0x50>)
1a000500:	61d3      	str	r3, [r2, #28]
1a000502:	e7f1      	b.n	1a0004e8 <serveInterrupt+0x30>
1a000504:	1a001d98 	.word	0x1a001d98
1a000508:	40087000 	.word	0x40087000
1a00050c:	40084000 	.word	0x40084000
1a000510:	10000000 	.word	0x10000000

1a000514 <GPIO0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
void GPIO0_IRQHandler(void)
{
1a000514:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a000516:	2000      	movs	r0, #0
1a000518:	f7ff ffce 	bl	1a0004b8 <serveInterrupt>
}
1a00051c:	bd08      	pop	{r3, pc}

1a00051e <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a00051e:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a000520:	2001      	movs	r0, #1
1a000522:	f7ff ffc9 	bl	1a0004b8 <serveInterrupt>
}
1a000526:	bd08      	pop	{r3, pc}

1a000528 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a000528:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a00052a:	2002      	movs	r0, #2
1a00052c:	f7ff ffc4 	bl	1a0004b8 <serveInterrupt>
}
1a000530:	bd08      	pop	{r3, pc}
1a000532:	Address 0x000000001a000532 is out of bounds.


1a000534 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a000534:	4b04      	ldr	r3, [pc, #16]	; (1a000548 <cyclesCounterInit+0x14>)
1a000536:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a000538:	4b04      	ldr	r3, [pc, #16]	; (1a00054c <cyclesCounterInit+0x18>)
1a00053a:	681a      	ldr	r2, [r3, #0]
1a00053c:	6813      	ldr	r3, [r2, #0]
1a00053e:	f043 0301 	orr.w	r3, r3, #1
1a000542:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a000544:	2001      	movs	r0, #1
1a000546:	4770      	bx	lr
1a000548:	10000048 	.word	0x10000048
1a00054c:	1000004c 	.word	0x1000004c

1a000550 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a000550:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a000552:	4d0b      	ldr	r5, [pc, #44]	; (1a000580 <gpioObtainPinInit+0x30>)
1a000554:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000558:	182c      	adds	r4, r5, r0
1a00055a:	5628      	ldrsb	r0, [r5, r0]
1a00055c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00055e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000562:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a000564:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000568:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00056a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00056e:	9b02      	ldr	r3, [sp, #8]
1a000570:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a000572:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a000576:	9b03      	ldr	r3, [sp, #12]
1a000578:	701a      	strb	r2, [r3, #0]
}
1a00057a:	bc30      	pop	{r4, r5}
1a00057c:	4770      	bx	lr
1a00057e:	bf00      	nop
1a000580:	1a001d9c 	.word	0x1a001d9c

1a000584 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a000584:	b570      	push	{r4, r5, r6, lr}
1a000586:	b084      	sub	sp, #16
1a000588:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00058a:	2300      	movs	r3, #0
1a00058c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000590:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000594:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000598:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00059c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0005a0:	f10d 030b 	add.w	r3, sp, #11
1a0005a4:	9301      	str	r3, [sp, #4]
1a0005a6:	ab03      	add	r3, sp, #12
1a0005a8:	9300      	str	r3, [sp, #0]
1a0005aa:	f10d 030d 	add.w	r3, sp, #13
1a0005ae:	f10d 020e 	add.w	r2, sp, #14
1a0005b2:	f10d 010f 	add.w	r1, sp, #15
1a0005b6:	f7ff ffcb 	bl	1a000550 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0005ba:	2c05      	cmp	r4, #5
1a0005bc:	f200 80a5 	bhi.w	1a00070a <gpioInit+0x186>
1a0005c0:	e8df f004 	tbb	[pc, r4]
1a0005c4:	45278109 	.word	0x45278109
1a0005c8:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0005ca:	4851      	ldr	r0, [pc, #324]	; (1a000710 <gpioInit+0x18c>)
1a0005cc:	f001 f8b0 	bl	1a001730 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0005d0:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0005d2:	b004      	add	sp, #16
1a0005d4:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0005d6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0005da:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0005de:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0005e2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0005e6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0005ea:	494a      	ldr	r1, [pc, #296]	; (1a000714 <gpioInit+0x190>)
1a0005ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0005f0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0005f4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0005f8:	2001      	movs	r0, #1
1a0005fa:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0005fe:	4c44      	ldr	r4, [pc, #272]	; (1a000710 <gpioInit+0x18c>)
1a000600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000604:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000608:	ea22 0201 	bic.w	r2, r2, r1
1a00060c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000610:	e7df      	b.n	1a0005d2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000612:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000616:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00061a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00061e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000622:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000626:	493b      	ldr	r1, [pc, #236]	; (1a000714 <gpioInit+0x190>)
1a000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00062c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000630:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000634:	2001      	movs	r0, #1
1a000636:	fa00 f102 	lsl.w	r1, r0, r2
1a00063a:	4c35      	ldr	r4, [pc, #212]	; (1a000710 <gpioInit+0x18c>)
1a00063c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000640:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000644:	ea22 0201 	bic.w	r2, r2, r1
1a000648:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00064c:	e7c1      	b.n	1a0005d2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00064e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000652:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000656:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00065a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00065e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000662:	492c      	ldr	r1, [pc, #176]	; (1a000714 <gpioInit+0x190>)
1a000664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000668:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00066c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000670:	2001      	movs	r0, #1
1a000672:	fa00 f102 	lsl.w	r1, r0, r2
1a000676:	4c26      	ldr	r4, [pc, #152]	; (1a000710 <gpioInit+0x18c>)
1a000678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00067c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000680:	ea22 0201 	bic.w	r2, r2, r1
1a000684:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000688:	e7a3      	b.n	1a0005d2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00068a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00068e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000692:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000696:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00069a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00069e:	491d      	ldr	r1, [pc, #116]	; (1a000714 <gpioInit+0x190>)
1a0006a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0006a4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0006a8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006ac:	2001      	movs	r0, #1
1a0006ae:	fa00 f102 	lsl.w	r1, r0, r2
1a0006b2:	4c17      	ldr	r4, [pc, #92]	; (1a000710 <gpioInit+0x18c>)
1a0006b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0006b8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0006bc:	ea22 0201 	bic.w	r2, r2, r1
1a0006c0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0006c4:	e785      	b.n	1a0005d2 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0006c6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006ca:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006ce:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006d2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0006d6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006da:	490e      	ldr	r1, [pc, #56]	; (1a000714 <gpioInit+0x190>)
1a0006dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0006e0:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0006e4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006e8:	2001      	movs	r0, #1
1a0006ea:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0006ee:	4b08      	ldr	r3, [pc, #32]	; (1a000710 <gpioInit+0x18c>)
1a0006f0:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0006f4:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0006f8:	4331      	orrs	r1, r6
1a0006fa:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0006fe:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a000700:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000704:	2100      	movs	r1, #0
1a000706:	5499      	strb	r1, [r3, r2]
1a000708:	e763      	b.n	1a0005d2 <gpioInit+0x4e>
      ret_val = 0;
1a00070a:	2000      	movs	r0, #0
1a00070c:	e761      	b.n	1a0005d2 <gpioInit+0x4e>
1a00070e:	bf00      	nop
1a000710:	400f4000 	.word	0x400f4000
1a000714:	40086000 	.word	0x40086000

1a000718 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a000718:	b510      	push	{r4, lr}
1a00071a:	b084      	sub	sp, #16
1a00071c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00071e:	2300      	movs	r3, #0
1a000720:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000724:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000728:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00072c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000730:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000734:	f10d 030b 	add.w	r3, sp, #11
1a000738:	9301      	str	r3, [sp, #4]
1a00073a:	ab03      	add	r3, sp, #12
1a00073c:	9300      	str	r3, [sp, #0]
1a00073e:	f10d 030d 	add.w	r3, sp, #13
1a000742:	f10d 020e 	add.w	r2, sp, #14
1a000746:	f10d 010f 	add.w	r1, sp, #15
1a00074a:	f7ff ff01 	bl	1a000550 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00074e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000752:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000756:	3400      	adds	r4, #0
1a000758:	bf18      	it	ne
1a00075a:	2401      	movne	r4, #1
1a00075c:	015b      	lsls	r3, r3, #5
1a00075e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000762:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000766:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a000768:	2001      	movs	r0, #1
1a00076a:	b004      	add	sp, #16
1a00076c:	bd10      	pop	{r4, pc}
1a00076e:	Address 0x000000001a00076e is out of bounds.


1a000770 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a000770:	4b01      	ldr	r3, [pc, #4]	; (1a000778 <tickRead+0x8>)
1a000772:	e9d3 0100 	ldrd	r0, r1, [r3]
1a000776:	4770      	bx	lr
1a000778:	10000150 	.word	0x10000150

1a00077c <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a00077c:	b918      	cbnz	r0, 1a000786 <tickPowerSet+0xa>
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a00077e:	4b04      	ldr	r3, [pc, #16]	; (1a000790 <tickPowerSet+0x14>)
1a000780:	2200      	movs	r2, #0
1a000782:	601a      	str	r2, [r3, #0]
   }
}
1a000784:	4770      	bx	lr
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a000786:	4b02      	ldr	r3, [pc, #8]	; (1a000790 <tickPowerSet+0x14>)
1a000788:	2207      	movs	r2, #7
1a00078a:	601a      	str	r2, [r3, #0]
1a00078c:	4770      	bx	lr
1a00078e:	bf00      	nop
1a000790:	e000e010 	.word	0xe000e010

1a000794 <tickInit>:
{
1a000794:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a000796:	ea50 0301 	orrs.w	r3, r0, r1
1a00079a:	d02a      	beq.n	1a0007f2 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a00079c:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a0007a0:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a0007a4:	2b00      	cmp	r3, #0
1a0007a6:	bf08      	it	eq
1a0007a8:	2a32      	cmpeq	r2, #50	; 0x32
1a0007aa:	d227      	bcs.n	1a0007fc <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a0007ac:	4b14      	ldr	r3, [pc, #80]	; (1a000800 <tickInit+0x6c>)
1a0007ae:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a0007b2:	4b14      	ldr	r3, [pc, #80]	; (1a000804 <tickInit+0x70>)
1a0007b4:	681b      	ldr	r3, [r3, #0]
1a0007b6:	fba3 4500 	umull	r4, r5, r3, r0
1a0007ba:	fb03 5501 	mla	r5, r3, r1, r5
1a0007be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0007c2:	2300      	movs	r3, #0
1a0007c4:	4620      	mov	r0, r4
1a0007c6:	4629      	mov	r1, r5
1a0007c8:	f001 f93a 	bl	1a001a40 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a0007cc:	3801      	subs	r0, #1
1a0007ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0007d2:	d209      	bcs.n	1a0007e8 <tickInit+0x54>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a0007d4:	4b0c      	ldr	r3, [pc, #48]	; (1a000808 <tickInit+0x74>)
1a0007d6:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a0007d8:	4a0c      	ldr	r2, [pc, #48]	; (1a00080c <tickInit+0x78>)
1a0007da:	21e0      	movs	r1, #224	; 0xe0
1a0007dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a0007e0:	2200      	movs	r2, #0
1a0007e2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0007e4:	2207      	movs	r2, #7
1a0007e6:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a0007e8:	2001      	movs	r0, #1
1a0007ea:	f7ff ffc7 	bl	1a00077c <tickPowerSet>
      bool_t ret_val = 1;
1a0007ee:	2001      	movs	r0, #1
}
1a0007f0:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a0007f2:	2000      	movs	r0, #0
1a0007f4:	f7ff ffc2 	bl	1a00077c <tickPowerSet>
         ret_val = 0;
1a0007f8:	2000      	movs	r0, #0
1a0007fa:	e7f9      	b.n	1a0007f0 <tickInit+0x5c>
            ret_val = 0;
1a0007fc:	2000      	movs	r0, #0
1a0007fe:	e7f7      	b.n	1a0007f0 <tickInit+0x5c>
1a000800:	10000158 	.word	0x10000158
1a000804:	10000160 	.word	0x10000160
1a000808:	e000e010 	.word	0xe000e010
1a00080c:	e000ed00 	.word	0xe000ed00

1a000810 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a000810:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a000814:	4909      	ldr	r1, [pc, #36]	; (1a00083c <SysTick_Handler+0x2c>)
1a000816:	e9d1 bc00 	ldrd	fp, ip, [r1]
1a00081a:	f11b 0201 	adds.w	r2, fp, #1
1a00081e:	f14c 0300 	adc.w	r3, ip, #0
1a000822:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a000826:	4b06      	ldr	r3, [pc, #24]	; (1a000840 <SysTick_Handler+0x30>)
1a000828:	681b      	ldr	r3, [r3, #0]
1a00082a:	b123      	cbz	r3, 1a000836 <SysTick_Handler+0x26>
      (* tickHookFunction )( callBackFuncParams );
1a00082c:	4b04      	ldr	r3, [pc, #16]	; (1a000840 <SysTick_Handler+0x30>)
1a00082e:	681b      	ldr	r3, [r3, #0]
1a000830:	4a04      	ldr	r2, [pc, #16]	; (1a000844 <SysTick_Handler+0x34>)
1a000832:	6810      	ldr	r0, [r2, #0]
1a000834:	4798      	blx	r3
   }
}
1a000836:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a00083a:	bf00      	nop
1a00083c:	10000150 	.word	0x10000150
1a000840:	100000d8 	.word	0x100000d8
1a000844:	100000d4 	.word	0x100000d4

1a000848 <uartProcessIRQ>:
{
1a000848:	b570      	push	{r4, r5, r6, lr}
1a00084a:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a00084c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a000850:	0093      	lsls	r3, r2, #2
1a000852:	4a25      	ldr	r2, [pc, #148]	; (1a0008e8 <uartProcessIRQ+0xa0>)
1a000854:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000856:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a000858:	b2ed      	uxtb	r5, r5
1a00085a:	f015 0f01 	tst.w	r5, #1
1a00085e:	d00b      	beq.n	1a000878 <uartProcessIRQ+0x30>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a000860:	b930      	cbnz	r0, 1a000870 <uartProcessIRQ+0x28>
1a000862:	4b22      	ldr	r3, [pc, #136]	; (1a0008ec <uartProcessIRQ+0xa4>)
1a000864:	681b      	ldr	r3, [r3, #0]
1a000866:	b11b      	cbz	r3, 1a000870 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART0)(0);
1a000868:	4b20      	ldr	r3, [pc, #128]	; (1a0008ec <uartProcessIRQ+0xa4>)
1a00086a:	681b      	ldr	r3, [r3, #0]
1a00086c:	2000      	movs	r0, #0
1a00086e:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a000870:	2c03      	cmp	r4, #3
1a000872:	d015      	beq.n	1a0008a0 <uartProcessIRQ+0x58>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a000874:	2c05      	cmp	r4, #5
1a000876:	d01c      	beq.n	1a0008b2 <uartProcessIRQ+0x6a>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a000878:	f015 0f20 	tst.w	r5, #32
1a00087c:	d00f      	beq.n	1a00089e <uartProcessIRQ+0x56>
	return pUART->IER;
1a00087e:	6873      	ldr	r3, [r6, #4]
1a000880:	f013 0f02 	tst.w	r3, #2
1a000884:	d00b      	beq.n	1a00089e <uartProcessIRQ+0x56>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a000886:	b934      	cbnz	r4, 1a000896 <uartProcessIRQ+0x4e>
1a000888:	4b19      	ldr	r3, [pc, #100]	; (1a0008f0 <uartProcessIRQ+0xa8>)
1a00088a:	681b      	ldr	r3, [r3, #0]
1a00088c:	b11b      	cbz	r3, 1a000896 <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART0)(0);
1a00088e:	4b18      	ldr	r3, [pc, #96]	; (1a0008f0 <uartProcessIRQ+0xa8>)
1a000890:	681b      	ldr	r3, [r3, #0]
1a000892:	2000      	movs	r0, #0
1a000894:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a000896:	2c03      	cmp	r4, #3
1a000898:	d014      	beq.n	1a0008c4 <uartProcessIRQ+0x7c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a00089a:	2c05      	cmp	r4, #5
1a00089c:	d01b      	beq.n	1a0008d6 <uartProcessIRQ+0x8e>
}
1a00089e:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0008a0:	4b14      	ldr	r3, [pc, #80]	; (1a0008f4 <uartProcessIRQ+0xac>)
1a0008a2:	681b      	ldr	r3, [r3, #0]
1a0008a4:	2b00      	cmp	r3, #0
1a0008a6:	d0e5      	beq.n	1a000874 <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART2)(0);
1a0008a8:	4b12      	ldr	r3, [pc, #72]	; (1a0008f4 <uartProcessIRQ+0xac>)
1a0008aa:	681b      	ldr	r3, [r3, #0]
1a0008ac:	2000      	movs	r0, #0
1a0008ae:	4798      	blx	r3
1a0008b0:	e7e0      	b.n	1a000874 <uartProcessIRQ+0x2c>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0008b2:	4b11      	ldr	r3, [pc, #68]	; (1a0008f8 <uartProcessIRQ+0xb0>)
1a0008b4:	681b      	ldr	r3, [r3, #0]
1a0008b6:	2b00      	cmp	r3, #0
1a0008b8:	d0de      	beq.n	1a000878 <uartProcessIRQ+0x30>
         (*rxIsrCallbackUART3)(0);
1a0008ba:	4b0f      	ldr	r3, [pc, #60]	; (1a0008f8 <uartProcessIRQ+0xb0>)
1a0008bc:	681b      	ldr	r3, [r3, #0]
1a0008be:	2000      	movs	r0, #0
1a0008c0:	4798      	blx	r3
1a0008c2:	e7d9      	b.n	1a000878 <uartProcessIRQ+0x30>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0008c4:	4b0d      	ldr	r3, [pc, #52]	; (1a0008fc <uartProcessIRQ+0xb4>)
1a0008c6:	681b      	ldr	r3, [r3, #0]
1a0008c8:	2b00      	cmp	r3, #0
1a0008ca:	d0e6      	beq.n	1a00089a <uartProcessIRQ+0x52>
         (*txIsrCallbackUART2)(0);
1a0008cc:	4b0b      	ldr	r3, [pc, #44]	; (1a0008fc <uartProcessIRQ+0xb4>)
1a0008ce:	681b      	ldr	r3, [r3, #0]
1a0008d0:	2000      	movs	r0, #0
1a0008d2:	4798      	blx	r3
1a0008d4:	e7e1      	b.n	1a00089a <uartProcessIRQ+0x52>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0008d6:	4b0a      	ldr	r3, [pc, #40]	; (1a000900 <uartProcessIRQ+0xb8>)
1a0008d8:	681b      	ldr	r3, [r3, #0]
1a0008da:	2b00      	cmp	r3, #0
1a0008dc:	d0df      	beq.n	1a00089e <uartProcessIRQ+0x56>
         (*txIsrCallbackUART3)(0);
1a0008de:	4b08      	ldr	r3, [pc, #32]	; (1a000900 <uartProcessIRQ+0xb8>)
1a0008e0:	681b      	ldr	r3, [r3, #0]
1a0008e2:	2000      	movs	r0, #0
1a0008e4:	4798      	blx	r3
}
1a0008e6:	e7da      	b.n	1a00089e <uartProcessIRQ+0x56>
1a0008e8:	1a001ed4 	.word	0x1a001ed4
1a0008ec:	100000dc 	.word	0x100000dc
1a0008f0:	100000e8 	.word	0x100000e8
1a0008f4:	100000e0 	.word	0x100000e0
1a0008f8:	100000e4 	.word	0x100000e4
1a0008fc:	100000ec 	.word	0x100000ec
1a000900:	100000f0 	.word	0x100000f0

1a000904 <uartInit>:
{
1a000904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000908:	4680      	mov	r8, r0
1a00090a:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a00090c:	4c19      	ldr	r4, [pc, #100]	; (1a000974 <uartInit+0x70>)
1a00090e:	0045      	lsls	r5, r0, #1
1a000910:	182a      	adds	r2, r5, r0
1a000912:	0093      	lsls	r3, r2, #2
1a000914:	18e6      	adds	r6, r4, r3
1a000916:	58e7      	ldr	r7, [r4, r3]
1a000918:	4638      	mov	r0, r7
1a00091a:	f000 faeb 	bl	1a000ef4 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00091e:	4649      	mov	r1, r9
1a000920:	4638      	mov	r0, r7
1a000922:	f000 fb11 	bl	1a000f48 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a000926:	2307      	movs	r3, #7
1a000928:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00092a:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a00092c:	2301      	movs	r3, #1
1a00092e:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a000930:	7930      	ldrb	r0, [r6, #4]
1a000932:	7973      	ldrb	r3, [r6, #5]
1a000934:	79b2      	ldrb	r2, [r6, #6]
1a000936:	f042 0218 	orr.w	r2, r2, #24
1a00093a:	490f      	ldr	r1, [pc, #60]	; (1a000978 <uartInit+0x74>)
1a00093c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a000940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a000944:	79f0      	ldrb	r0, [r6, #7]
1a000946:	7a33      	ldrb	r3, [r6, #8]
1a000948:	7a72      	ldrb	r2, [r6, #9]
1a00094a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00094e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a000952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a000956:	f1b8 0f01 	cmp.w	r8, #1
1a00095a:	d001      	beq.n	1a000960 <uartInit+0x5c>
}
1a00095c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a000960:	4a06      	ldr	r2, [pc, #24]	; (1a00097c <uartInit+0x78>)
1a000962:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a000964:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a000968:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00096a:	221a      	movs	r2, #26
1a00096c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a000970:	e7f4      	b.n	1a00095c <uartInit+0x58>
1a000972:	bf00      	nop
1a000974:	1a001ed4 	.word	0x1a001ed4
1a000978:	40086000 	.word	0x40086000
1a00097c:	40081000 	.word	0x40081000

1a000980 <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a000980:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a000982:	2003      	movs	r0, #3
1a000984:	f7ff ff60 	bl	1a000848 <uartProcessIRQ>
}
1a000988:	bd08      	pop	{r3, pc}

1a00098a <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a00098a:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a00098c:	2005      	movs	r0, #5
1a00098e:	f7ff ff5b 	bl	1a000848 <uartProcessIRQ>
}
1a000992:	bd08      	pop	{r3, pc}

1a000994 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a000994:	b510      	push	{r4, lr}
1a000996:	4604      	mov	r4, r0
1a000998:	4610      	mov	r0, r2
1a00099a:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a00099c:	4b04      	ldr	r3, [pc, #16]	; (1a0009b0 <delayInit+0x1c>)
1a00099e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0009a2:	f001 f84d 	bl	1a001a40 <__aeabi_uldivmod>
1a0009a6:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a0009aa:	2300      	movs	r3, #0
1a0009ac:	7423      	strb	r3, [r4, #16]
}
1a0009ae:	bd10      	pop	{r4, pc}
1a0009b0:	10000158 	.word	0x10000158

1a0009b4 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a0009b4:	b570      	push	{r4, r5, r6, lr}
1a0009b6:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a0009b8:	7c05      	ldrb	r5, [r0, #16]
1a0009ba:	b195      	cbz	r5, 1a0009e2 <delayRead+0x2e>
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a0009bc:	f7ff fed8 	bl	1a000770 <tickRead>
1a0009c0:	e9d4 2300 	ldrd	r2, r3, [r4]
1a0009c4:	1a82      	subs	r2, r0, r2
1a0009c6:	eb61 0303 	sbc.w	r3, r1, r3
1a0009ca:	4615      	mov	r5, r2
1a0009cc:	461e      	mov	r6, r3
1a0009ce:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a0009d2:	429e      	cmp	r6, r3
1a0009d4:	bf08      	it	eq
1a0009d6:	4295      	cmpeq	r5, r2
1a0009d8:	d30b      	bcc.n	1a0009f2 <delayRead+0x3e>
         timeArrived = 1;
         delay->running = 0;
1a0009da:	2300      	movs	r3, #0
1a0009dc:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a0009de:	2501      	movs	r5, #1
1a0009e0:	e005      	b.n	1a0009ee <delayRead+0x3a>
      delay->startTime = tickRead();
1a0009e2:	f7ff fec5 	bl	1a000770 <tickRead>
1a0009e6:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a0009ea:	2301      	movs	r3, #1
1a0009ec:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a0009ee:	4628      	mov	r0, r5
1a0009f0:	bd70      	pop	{r4, r5, r6, pc}
   bool_t timeArrived = 0;
1a0009f2:	2500      	movs	r5, #0
1a0009f4:	e7fb      	b.n	1a0009ee <delayRead+0x3a>

1a0009f6 <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a0009f6:	e7fe      	b.n	1a0009f6 <errorOcurred>

1a0009f8 <doNothing>:
   while(1);
}

static void doNothing( void* ptr )
{
}
1a0009f8:	4770      	bx	lr
1a0009fa:	Address 0x000000001a0009fa is out of bounds.


1a0009fc <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a0009fc:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0009fe:	2400      	movs	r4, #0
1a000a00:	e001      	b.n	1a000a06 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000a02:	3401      	adds	r4, #1
1a000a04:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a06:	2c03      	cmp	r4, #3
1a000a08:	d812      	bhi.n	1a000a30 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a000a0a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000a0c:	4b09      	ldr	r3, [pc, #36]	; (1a000a34 <TIMER0_IRQHandler+0x38>)
1a000a0e:	681a      	ldr	r2, [r3, #0]
1a000a10:	f004 010f 	and.w	r1, r4, #15
1a000a14:	2301      	movs	r3, #1
1a000a16:	408b      	lsls	r3, r1
1a000a18:	421a      	tst	r2, r3
1a000a1a:	d0f2      	beq.n	1a000a02 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000a1c:	4b06      	ldr	r3, [pc, #24]	; (1a000a38 <TIMER0_IRQHandler+0x3c>)
1a000a1e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000a22:	2000      	movs	r0, #0
1a000a24:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000a26:	2301      	movs	r3, #1
1a000a28:	40ab      	lsls	r3, r5
1a000a2a:	4a02      	ldr	r2, [pc, #8]	; (1a000a34 <TIMER0_IRQHandler+0x38>)
1a000a2c:	6013      	str	r3, [r2, #0]
1a000a2e:	e7e8      	b.n	1a000a02 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a000a30:	bd38      	pop	{r3, r4, r5, pc}
1a000a32:	bf00      	nop
1a000a34:	40084000 	.word	0x40084000
1a000a38:	10000050 	.word	0x10000050

1a000a3c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a000a3c:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a3e:	2400      	movs	r4, #0
1a000a40:	e001      	b.n	1a000a46 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000a42:	3401      	adds	r4, #1
1a000a44:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a46:	2c03      	cmp	r4, #3
1a000a48:	d813      	bhi.n	1a000a72 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a000a4a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000a4c:	4b09      	ldr	r3, [pc, #36]	; (1a000a74 <TIMER1_IRQHandler+0x38>)
1a000a4e:	681a      	ldr	r2, [r3, #0]
1a000a50:	f004 010f 	and.w	r1, r4, #15
1a000a54:	2301      	movs	r3, #1
1a000a56:	408b      	lsls	r3, r1
1a000a58:	421a      	tst	r2, r3
1a000a5a:	d0f2      	beq.n	1a000a42 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000a5c:	1d23      	adds	r3, r4, #4
1a000a5e:	4a06      	ldr	r2, [pc, #24]	; (1a000a78 <TIMER1_IRQHandler+0x3c>)
1a000a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000a64:	2000      	movs	r0, #0
1a000a66:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000a68:	2301      	movs	r3, #1
1a000a6a:	40ab      	lsls	r3, r5
1a000a6c:	4a01      	ldr	r2, [pc, #4]	; (1a000a74 <TIMER1_IRQHandler+0x38>)
1a000a6e:	6013      	str	r3, [r2, #0]
1a000a70:	e7e7      	b.n	1a000a42 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a000a72:	bd38      	pop	{r3, r4, r5, pc}
1a000a74:	40085000 	.word	0x40085000
1a000a78:	10000050 	.word	0x10000050

1a000a7c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a000a7c:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a7e:	2400      	movs	r4, #0
1a000a80:	e001      	b.n	1a000a86 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000a82:	3401      	adds	r4, #1
1a000a84:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000a86:	2c03      	cmp	r4, #3
1a000a88:	d814      	bhi.n	1a000ab4 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a000a8a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000a8c:	4b0a      	ldr	r3, [pc, #40]	; (1a000ab8 <TIMER2_IRQHandler+0x3c>)
1a000a8e:	681a      	ldr	r2, [r3, #0]
1a000a90:	f004 010f 	and.w	r1, r4, #15
1a000a94:	2301      	movs	r3, #1
1a000a96:	408b      	lsls	r3, r1
1a000a98:	421a      	tst	r2, r3
1a000a9a:	d0f2      	beq.n	1a000a82 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000a9c:	f104 0308 	add.w	r3, r4, #8
1a000aa0:	4a06      	ldr	r2, [pc, #24]	; (1a000abc <TIMER2_IRQHandler+0x40>)
1a000aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000aa6:	2000      	movs	r0, #0
1a000aa8:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000aaa:	2301      	movs	r3, #1
1a000aac:	40ab      	lsls	r3, r5
1a000aae:	4a02      	ldr	r2, [pc, #8]	; (1a000ab8 <TIMER2_IRQHandler+0x3c>)
1a000ab0:	6013      	str	r3, [r2, #0]
1a000ab2:	e7e6      	b.n	1a000a82 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a000ab4:	bd38      	pop	{r3, r4, r5, pc}
1a000ab6:	bf00      	nop
1a000ab8:	400c3000 	.word	0x400c3000
1a000abc:	10000050 	.word	0x10000050

1a000ac0 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a000ac0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000ac2:	2400      	movs	r4, #0
1a000ac4:	e001      	b.n	1a000aca <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000ac6:	3401      	adds	r4, #1
1a000ac8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000aca:	2c03      	cmp	r4, #3
1a000acc:	d814      	bhi.n	1a000af8 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a000ace:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000ad0:	4b0a      	ldr	r3, [pc, #40]	; (1a000afc <TIMER3_IRQHandler+0x3c>)
1a000ad2:	681a      	ldr	r2, [r3, #0]
1a000ad4:	f004 010f 	and.w	r1, r4, #15
1a000ad8:	2301      	movs	r3, #1
1a000ada:	408b      	lsls	r3, r1
1a000adc:	421a      	tst	r2, r3
1a000ade:	d0f2      	beq.n	1a000ac6 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000ae0:	f104 030c 	add.w	r3, r4, #12
1a000ae4:	4a06      	ldr	r2, [pc, #24]	; (1a000b00 <TIMER3_IRQHandler+0x40>)
1a000ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000aea:	2000      	movs	r0, #0
1a000aec:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000aee:	2301      	movs	r3, #1
1a000af0:	40ab      	lsls	r3, r5
1a000af2:	4a02      	ldr	r2, [pc, #8]	; (1a000afc <TIMER3_IRQHandler+0x3c>)
1a000af4:	6013      	str	r3, [r2, #0]
1a000af6:	e7e6      	b.n	1a000ac6 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a000af8:	bd38      	pop	{r3, r4, r5, pc}
1a000afa:	bf00      	nop
1a000afc:	400c4000 	.word	0x400c4000
1a000b00:	10000050 	.word	0x10000050

1a000b04 <circularBufferRead>:
}


circularBufferStatus_t circularBufferRead( circularBuffer_t* buffer,
      uint8_t *dataByte )
{
1a000b04:	b510      	push	{r4, lr}
1a000b06:	4604      	mov	r4, r0

   uint8_t i = 0;

   // Is Empty?
   if ( (buffer->readIndex) == (buffer->writeIndex) ) {
1a000b08:	68c2      	ldr	r2, [r0, #12]
1a000b0a:	6903      	ldr	r3, [r0, #16]
1a000b0c:	429a      	cmp	r2, r3
1a000b0e:	d002      	beq.n	1a000b16 <circularBufferRead+0x12>
         (* (buffer->emptyBufferCallback) )(0);
      }

   } else {

      buffer->status = CIRCULAR_BUFFER_NORMAL;
1a000b10:	2300      	movs	r3, #0
1a000b12:	7503      	strb	r3, [r0, #20]

      // TODO:
      for( i=0; i<(buffer->elementSize); i++ ) {
1a000b14:	e00f      	b.n	1a000b36 <circularBufferRead+0x32>
      buffer->status = CIRCULAR_BUFFER_EMPTY;
1a000b16:	2301      	movs	r3, #1
1a000b18:	7503      	strb	r3, [r0, #20]
      if( isSetEmptyBufferCallback ) {
1a000b1a:	4b0e      	ldr	r3, [pc, #56]	; (1a000b54 <circularBufferRead+0x50>)
1a000b1c:	781b      	ldrb	r3, [r3, #0]
1a000b1e:	b1bb      	cbz	r3, 1a000b50 <circularBufferRead+0x4c>
         (* (buffer->emptyBufferCallback) )(0);
1a000b20:	6983      	ldr	r3, [r0, #24]
1a000b22:	2000      	movs	r0, #0
1a000b24:	4798      	blx	r3
1a000b26:	e013      	b.n	1a000b50 <circularBufferRead+0x4c>
         dataByte[i] = (buffer->memoryAddress)[ buffer->readIndex + i ];
1a000b28:	6820      	ldr	r0, [r4, #0]
1a000b2a:	68e2      	ldr	r2, [r4, #12]
1a000b2c:	441a      	add	r2, r3
1a000b2e:	5c82      	ldrb	r2, [r0, r2]
1a000b30:	54ca      	strb	r2, [r1, r3]
      for( i=0; i<(buffer->elementSize); i++ ) {
1a000b32:	3301      	adds	r3, #1
1a000b34:	b2db      	uxtb	r3, r3
1a000b36:	68a2      	ldr	r2, [r4, #8]
1a000b38:	4293      	cmp	r3, r2
1a000b3a:	d3f5      	bcc.n	1a000b28 <circularBufferRead+0x24>
      }

      // Increment readIndex (circular)
      buffer->readIndex = (buffer->readIndex + buffer->elementSize) % (buffer->amountOfElements * buffer->elementSize);
1a000b3c:	68e1      	ldr	r1, [r4, #12]
1a000b3e:	4411      	add	r1, r2
1a000b40:	6863      	ldr	r3, [r4, #4]
1a000b42:	fb03 f202 	mul.w	r2, r3, r2
1a000b46:	fbb1 f3f2 	udiv	r3, r1, r2
1a000b4a:	fb02 1213 	mls	r2, r2, r3, r1
1a000b4e:	60e2      	str	r2, [r4, #12]

   }

   return buffer->status;
}
1a000b50:	7d20      	ldrb	r0, [r4, #20]
1a000b52:	bd10      	pop	{r4, pc}
1a000b54:	100000f4 	.word	0x100000f4

1a000b58 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a000b58:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a000b5a:	f000 fdb5 	bl	1a0016c8 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a000b5e:	4b3a      	ldr	r3, [pc, #232]	; (1a000c48 <boardInit+0xf0>)
1a000b60:	6818      	ldr	r0, [r3, #0]
1a000b62:	f7ff fce7 	bl	1a000534 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a000b66:	2001      	movs	r0, #1
1a000b68:	2100      	movs	r1, #0
1a000b6a:	f7ff fe13 	bl	1a000794 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a000b6e:	2105      	movs	r1, #5
1a000b70:	2000      	movs	r0, #0
1a000b72:	f7ff fd07 	bl	1a000584 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a000b76:	2100      	movs	r1, #0
1a000b78:	2024      	movs	r0, #36	; 0x24
1a000b7a:	f7ff fd03 	bl	1a000584 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a000b7e:	2100      	movs	r1, #0
1a000b80:	2025      	movs	r0, #37	; 0x25
1a000b82:	f7ff fcff 	bl	1a000584 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a000b86:	2100      	movs	r1, #0
1a000b88:	2026      	movs	r0, #38	; 0x26
1a000b8a:	f7ff fcfb 	bl	1a000584 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a000b8e:	2100      	movs	r1, #0
1a000b90:	2027      	movs	r0, #39	; 0x27
1a000b92:	f7ff fcf7 	bl	1a000584 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a000b96:	2101      	movs	r1, #1
1a000b98:	2028      	movs	r0, #40	; 0x28
1a000b9a:	f7ff fcf3 	bl	1a000584 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a000b9e:	2101      	movs	r1, #1
1a000ba0:	2029      	movs	r0, #41	; 0x29
1a000ba2:	f7ff fcef 	bl	1a000584 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a000ba6:	2101      	movs	r1, #1
1a000ba8:	202a      	movs	r0, #42	; 0x2a
1a000baa:	f7ff fceb 	bl	1a000584 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a000bae:	2101      	movs	r1, #1
1a000bb0:	202b      	movs	r0, #43	; 0x2b
1a000bb2:	f7ff fce7 	bl	1a000584 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a000bb6:	2101      	movs	r1, #1
1a000bb8:	202c      	movs	r0, #44	; 0x2c
1a000bba:	f7ff fce3 	bl	1a000584 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a000bbe:	2101      	movs	r1, #1
1a000bc0:	202d      	movs	r0, #45	; 0x2d
1a000bc2:	f7ff fcdf 	bl	1a000584 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a000bc6:	2100      	movs	r1, #0
1a000bc8:	202e      	movs	r0, #46	; 0x2e
1a000bca:	f7ff fcdb 	bl	1a000584 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a000bce:	2100      	movs	r1, #0
1a000bd0:	202f      	movs	r0, #47	; 0x2f
1a000bd2:	f7ff fcd7 	bl	1a000584 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a000bd6:	2100      	movs	r1, #0
1a000bd8:	2030      	movs	r0, #48	; 0x30
1a000bda:	f7ff fcd3 	bl	1a000584 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a000bde:	2100      	movs	r1, #0
1a000be0:	2031      	movs	r0, #49	; 0x31
1a000be2:	f7ff fccf 	bl	1a000584 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a000be6:	2100      	movs	r1, #0
1a000be8:	2032      	movs	r0, #50	; 0x32
1a000bea:	f7ff fccb 	bl	1a000584 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a000bee:	2100      	movs	r1, #0
1a000bf0:	2033      	movs	r0, #51	; 0x33
1a000bf2:	f7ff fcc7 	bl	1a000584 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a000bf6:	2100      	movs	r1, #0
1a000bf8:	2034      	movs	r0, #52	; 0x34
1a000bfa:	f7ff fcc3 	bl	1a000584 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a000bfe:	2100      	movs	r1, #0
1a000c00:	2035      	movs	r0, #53	; 0x35
1a000c02:	f7ff fcbf 	bl	1a000584 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a000c06:	2101      	movs	r1, #1
1a000c08:	2036      	movs	r0, #54	; 0x36
1a000c0a:	f7ff fcbb 	bl	1a000584 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a000c0e:	2101      	movs	r1, #1
1a000c10:	2037      	movs	r0, #55	; 0x37
1a000c12:	f7ff fcb7 	bl	1a000584 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a000c16:	2101      	movs	r1, #1
1a000c18:	2038      	movs	r0, #56	; 0x38
1a000c1a:	f7ff fcb3 	bl	1a000584 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a000c1e:	2101      	movs	r1, #1
1a000c20:	2039      	movs	r0, #57	; 0x39
1a000c22:	f7ff fcaf 	bl	1a000584 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a000c26:	2101      	movs	r1, #1
1a000c28:	203a      	movs	r0, #58	; 0x3a
1a000c2a:	f7ff fcab 	bl	1a000584 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a000c2e:	2101      	movs	r1, #1
1a000c30:	203b      	movs	r0, #59	; 0x3b
1a000c32:	f7ff fca7 	bl	1a000584 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a000c36:	2101      	movs	r1, #1
1a000c38:	203c      	movs	r0, #60	; 0x3c
1a000c3a:	f7ff fca3 	bl	1a000584 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a000c3e:	2101      	movs	r1, #1
1a000c40:	203d      	movs	r0, #61	; 0x3d
1a000c42:	f7ff fc9f 	bl	1a000584 <gpioInit>

}
1a000c46:	bd08      	pop	{r3, pc}
1a000c48:	10000160 	.word	0x10000160

1a000c4c <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000c4c:	2200      	movs	r2, #0
1a000c4e:	2a05      	cmp	r2, #5
1a000c50:	d819      	bhi.n	1a000c86 <Board_LED_Init+0x3a>
{
1a000c52:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000c54:	490c      	ldr	r1, [pc, #48]	; (1a000c88 <Board_LED_Init+0x3c>)
1a000c56:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000c5a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000c5e:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a000c60:	4b0a      	ldr	r3, [pc, #40]	; (1a000c8c <Board_LED_Init+0x40>)
1a000c62:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000c66:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000c6a:	2001      	movs	r0, #1
1a000c6c:	40a0      	lsls	r0, r4
1a000c6e:	4301      	orrs	r1, r0
1a000c70:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000c74:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000c78:	2100      	movs	r1, #0
1a000c7a:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000c7c:	3201      	adds	r2, #1
1a000c7e:	2a05      	cmp	r2, #5
1a000c80:	d9e8      	bls.n	1a000c54 <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a000c82:	bc70      	pop	{r4, r5, r6}
1a000c84:	4770      	bx	lr
1a000c86:	4770      	bx	lr
1a000c88:	1a001f28 	.word	0x1a001f28
1a000c8c:	400f4000 	.word	0x400f4000

1a000c90 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000c90:	2300      	movs	r3, #0
1a000c92:	2b03      	cmp	r3, #3
1a000c94:	d816      	bhi.n	1a000cc4 <Board_TEC_Init+0x34>
{
1a000c96:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000c98:	490b      	ldr	r1, [pc, #44]	; (1a000cc8 <Board_TEC_Init+0x38>)
1a000c9a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000c9e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000ca2:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000ca4:	4c09      	ldr	r4, [pc, #36]	; (1a000ccc <Board_TEC_Init+0x3c>)
1a000ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000caa:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000cae:	2001      	movs	r0, #1
1a000cb0:	40a8      	lsls	r0, r5
1a000cb2:	ea21 0100 	bic.w	r1, r1, r0
1a000cb6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000cba:	3301      	adds	r3, #1
1a000cbc:	2b03      	cmp	r3, #3
1a000cbe:	d9eb      	bls.n	1a000c98 <Board_TEC_Init+0x8>
    }
}
1a000cc0:	bc30      	pop	{r4, r5}
1a000cc2:	4770      	bx	lr
1a000cc4:	4770      	bx	lr
1a000cc6:	bf00      	nop
1a000cc8:	1a001f20 	.word	0x1a001f20
1a000ccc:	400f4000 	.word	0x400f4000

1a000cd0 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000cd0:	2300      	movs	r3, #0
1a000cd2:	2b08      	cmp	r3, #8
1a000cd4:	d816      	bhi.n	1a000d04 <Board_GPIO_Init+0x34>
{
1a000cd6:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000cd8:	490b      	ldr	r1, [pc, #44]	; (1a000d08 <Board_GPIO_Init+0x38>)
1a000cda:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000cde:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000ce2:	784d      	ldrb	r5, [r1, #1]
1a000ce4:	4c09      	ldr	r4, [pc, #36]	; (1a000d0c <Board_GPIO_Init+0x3c>)
1a000ce6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000cea:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000cee:	2001      	movs	r0, #1
1a000cf0:	40a8      	lsls	r0, r5
1a000cf2:	ea21 0100 	bic.w	r1, r1, r0
1a000cf6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000cfa:	3301      	adds	r3, #1
1a000cfc:	2b08      	cmp	r3, #8
1a000cfe:	d9eb      	bls.n	1a000cd8 <Board_GPIO_Init+0x8>
    }
}
1a000d00:	bc30      	pop	{r4, r5}
1a000d02:	4770      	bx	lr
1a000d04:	4770      	bx	lr
1a000d06:	bf00      	nop
1a000d08:	1a001f34 	.word	0x1a001f34
1a000d0c:	400f4000 	.word	0x400f4000

1a000d10 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a000d10:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a000d12:	4c0b      	ldr	r4, [pc, #44]	; (1a000d40 <Board_SPI_Init+0x30>)
1a000d14:	4620      	mov	r0, r4
1a000d16:	f000 fdf5 	bl	1a001904 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000d1a:	6863      	ldr	r3, [r4, #4]
1a000d1c:	f023 0304 	bic.w	r3, r3, #4
1a000d20:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000d22:	6823      	ldr	r3, [r4, #0]
1a000d24:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000d28:	f043 0307 	orr.w	r3, r3, #7
1a000d2c:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000d2e:	4905      	ldr	r1, [pc, #20]	; (1a000d44 <Board_SPI_Init+0x34>)
1a000d30:	4620      	mov	r0, r4
1a000d32:	f000 fdc8 	bl	1a0018c6 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000d36:	6863      	ldr	r3, [r4, #4]
1a000d38:	f043 0302 	orr.w	r3, r3, #2
1a000d3c:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a000d3e:	bd10      	pop	{r4, pc}
1a000d40:	400c5000 	.word	0x400c5000
1a000d44:	000186a0 	.word	0x000186a0

1a000d48 <Board_I2C_Init>:
{
1a000d48:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a000d4a:	2000      	movs	r0, #0
1a000d4c:	f000 fe06 	bl	1a00195c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000d50:	4b04      	ldr	r3, [pc, #16]	; (1a000d64 <Board_I2C_Init+0x1c>)
1a000d52:	f640 0208 	movw	r2, #2056	; 0x808
1a000d56:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000d5a:	4903      	ldr	r1, [pc, #12]	; (1a000d68 <Board_I2C_Init+0x20>)
1a000d5c:	2000      	movs	r0, #0
1a000d5e:	f000 fe0f 	bl	1a001980 <Chip_I2C_SetClockRate>
}
1a000d62:	bd08      	pop	{r3, pc}
1a000d64:	40086000 	.word	0x40086000
1a000d68:	000f4240 	.word	0x000f4240

1a000d6c <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a000d6c:	b510      	push	{r4, lr}
1a000d6e:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a000d70:	4c08      	ldr	r4, [pc, #32]	; (1a000d94 <Board_ADC_Init+0x28>)
1a000d72:	4669      	mov	r1, sp
1a000d74:	4620      	mov	r0, r4
1a000d76:	f000 f99f 	bl	1a0010b8 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000d7a:	4a07      	ldr	r2, [pc, #28]	; (1a000d98 <Board_ADC_Init+0x2c>)
1a000d7c:	4669      	mov	r1, sp
1a000d7e:	4620      	mov	r0, r4
1a000d80:	f000 f9ba 	bl	1a0010f8 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000d84:	2200      	movs	r2, #0
1a000d86:	4669      	mov	r1, sp
1a000d88:	4620      	mov	r0, r4
1a000d8a:	f000 f9ce 	bl	1a00112a <Chip_ADC_SetResolution>
}
1a000d8e:	b002      	add	sp, #8
1a000d90:	bd10      	pop	{r4, pc}
1a000d92:	bf00      	nop
1a000d94:	400e3000 	.word	0x400e3000
1a000d98:	00061a80 	.word	0x00061a80

1a000d9c <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000d9c:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a000d9e:	4c07      	ldr	r4, [pc, #28]	; (1a000dbc <Board_Debug_Init+0x20>)
1a000da0:	4620      	mov	r0, r4
1a000da2:	f000 f8a7 	bl	1a000ef4 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000da6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000daa:	4620      	mov	r0, r4
1a000dac:	f000 f8ec 	bl	1a000f88 <Chip_UART_SetBaudFDR>
	pUART->LCR = config;
1a000db0:	2303      	movs	r3, #3
1a000db2:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000db4:	2301      	movs	r3, #1
1a000db6:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a000db8:	bd10      	pop	{r4, pc}
1a000dba:	bf00      	nop
1a000dbc:	400c1000 	.word	0x400c1000

1a000dc0 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000dc0:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000dc2:	f7ff ffeb 	bl	1a000d9c <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000dc6:	480b      	ldr	r0, [pc, #44]	; (1a000df4 <Board_Init+0x34>)
1a000dc8:	f000 fcb2 	bl	1a001730 <Chip_GPIO_Init>

   Board_LED_Init();
1a000dcc:	f7ff ff3e 	bl	1a000c4c <Board_LED_Init>
   Board_TEC_Init();
1a000dd0:	f7ff ff5e 	bl	1a000c90 <Board_TEC_Init>
   Board_SPI_Init();
1a000dd4:	f7ff ff9c 	bl	1a000d10 <Board_SPI_Init>
   Board_GPIO_Init();
1a000dd8:	f7ff ff7a 	bl	1a000cd0 <Board_GPIO_Init>
   Board_I2C_Init();
1a000ddc:	f7ff ffb4 	bl	1a000d48 <Board_I2C_Init>
   Board_ADC_Init();
1a000de0:	f7ff ffc4 	bl	1a000d6c <Board_ADC_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
	LPC_CREG->CREG6 |= 0x4;
1a000de4:	4a04      	ldr	r2, [pc, #16]	; (1a000df8 <Board_Init+0x38>)
1a000de6:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000dea:	f043 0304 	orr.w	r3, r3, #4
1a000dee:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

   Chip_ENET_RMIIEnable(LPC_ETHERNET);
}
1a000df2:	bd08      	pop	{r3, pc}
1a000df4:	400f4000 	.word	0x400f4000
1a000df8:	40043000 	.word	0x40043000

1a000dfc <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000dfc:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a000dfe:	4a04      	ldr	r2, [pc, #16]	; (1a000e10 <SystemInit+0x14>)
1a000e00:	4b04      	ldr	r3, [pc, #16]	; (1a000e14 <SystemInit+0x18>)
1a000e02:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000e04:	f000 fc6a 	bl	1a0016dc <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a000e08:	f000 f858 	bl	1a000ebc <Board_SystemInit>
}
1a000e0c:	bd08      	pop	{r3, pc}
1a000e0e:	bf00      	nop
1a000e10:	1a000000 	.word	0x1a000000
1a000e14:	e000ed08 	.word	0xe000ed08

1a000e18 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000e18:	2300      	movs	r3, #0
1a000e1a:	2b25      	cmp	r3, #37	; 0x25
1a000e1c:	d812      	bhi.n	1a000e44 <Board_SetupMuxing+0x2c>
    {0,  1, (SCU_MODE_HIGHSPEEDSLEW_EN | SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC6)}, /* TXEN */
};


void Board_SetupMuxing(void)
{
1a000e1e:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000e20:	4a09      	ldr	r2, [pc, #36]	; (1a000e48 <Board_SetupMuxing+0x30>)
1a000e22:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000e26:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000e2a:	784a      	ldrb	r2, [r1, #1]
1a000e2c:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000e2e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000e32:	4906      	ldr	r1, [pc, #24]	; (1a000e4c <Board_SetupMuxing+0x34>)
1a000e34:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000e38:	3301      	adds	r3, #1
1a000e3a:	2b25      	cmp	r3, #37	; 0x25
1a000e3c:	d9f0      	bls.n	1a000e20 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000e3e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000e42:	4770      	bx	lr
1a000e44:	4770      	bx	lr
1a000e46:	bf00      	nop
1a000e48:	1a001f58 	.word	0x1a001f58
1a000e4c:	40086000 	.word	0x40086000

1a000e50 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000e50:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000e52:	4a17      	ldr	r2, [pc, #92]	; (1a000eb0 <Board_SetupClocking+0x60>)
1a000e54:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000e58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000e5c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000e60:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000e64:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000e68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000e6c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000e70:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000e74:	2201      	movs	r2, #1
1a000e76:	490f      	ldr	r1, [pc, #60]	; (1a000eb4 <Board_SetupClocking+0x64>)
1a000e78:	2006      	movs	r0, #6
1a000e7a:	f000 fc5b 	bl	1a001734 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000e7e:	2400      	movs	r4, #0
1a000e80:	e00a      	b.n	1a000e98 <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000e82:	480d      	ldr	r0, [pc, #52]	; (1a000eb8 <Board_SetupClocking+0x68>)
1a000e84:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000e88:	78cb      	ldrb	r3, [r1, #3]
1a000e8a:	788a      	ldrb	r2, [r1, #2]
1a000e8c:	7849      	ldrb	r1, [r1, #1]
1a000e8e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000e92:	f000 fb75 	bl	1a001580 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000e96:	3401      	adds	r4, #1
1a000e98:	2c02      	cmp	r4, #2
1a000e9a:	d9f2      	bls.n	1a000e82 <Board_SetupClocking+0x32>
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000e9c:	4b04      	ldr	r3, [pc, #16]	; (1a000eb0 <Board_SetupClocking+0x60>)
1a000e9e:	685a      	ldr	r2, [r3, #4]
1a000ea0:	f022 020c 	bic.w	r2, r2, #12
1a000ea4:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000ea6:	685a      	ldr	r2, [r3, #4]
1a000ea8:	f042 0203 	orr.w	r2, r2, #3
1a000eac:	605a      	str	r2, [r3, #4]
}
1a000eae:	bd10      	pop	{r4, pc}
1a000eb0:	40043000 	.word	0x40043000
1a000eb4:	0c28cb00 	.word	0x0c28cb00
1a000eb8:	1a001f4c 	.word	0x1a001f4c

1a000ebc <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000ebc:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000ebe:	f7ff ffab 	bl	1a000e18 <Board_SetupMuxing>
    Board_SetupClocking();
1a000ec2:	f7ff ffc5 	bl	1a000e50 <Board_SetupClocking>
}
1a000ec6:	bd08      	pop	{r3, pc}

1a000ec8 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a000ec8:	4b09      	ldr	r3, [pc, #36]	; (1a000ef0 <Chip_UART_GetIndex+0x28>)
1a000eca:	4298      	cmp	r0, r3
1a000ecc:	d009      	beq.n	1a000ee2 <Chip_UART_GetIndex+0x1a>
1a000ece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000ed2:	4298      	cmp	r0, r3
1a000ed4:	d007      	beq.n	1a000ee6 <Chip_UART_GetIndex+0x1e>
1a000ed6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000eda:	4298      	cmp	r0, r3
1a000edc:	d005      	beq.n	1a000eea <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a000ede:	2000      	movs	r0, #0
1a000ee0:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a000ee2:	2002      	movs	r0, #2
1a000ee4:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a000ee6:	2003      	movs	r0, #3
1a000ee8:	4770      	bx	lr
			return 1;
1a000eea:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a000eec:	4770      	bx	lr
1a000eee:	bf00      	nop
1a000ef0:	400c1000 	.word	0x400c1000

1a000ef4 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a000ef4:	b530      	push	{r4, r5, lr}
1a000ef6:	b083      	sub	sp, #12
1a000ef8:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a000efa:	f7ff ffe5 	bl	1a000ec8 <Chip_UART_GetIndex>
1a000efe:	2301      	movs	r3, #1
1a000f00:	461a      	mov	r2, r3
1a000f02:	4619      	mov	r1, r3
1a000f04:	4d0e      	ldr	r5, [pc, #56]	; (1a000f40 <Chip_UART_Init+0x4c>)
1a000f06:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a000f0a:	f000 fb7f 	bl	1a00160c <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a000f0e:	2307      	movs	r3, #7
1a000f10:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a000f12:	2300      	movs	r3, #0
1a000f14:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a000f16:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a000f18:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a000f1a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a000f1c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a000f1e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a000f20:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a000f22:	4b08      	ldr	r3, [pc, #32]	; (1a000f44 <Chip_UART_Init+0x50>)
1a000f24:	429c      	cmp	r4, r3
1a000f26:	d006      	beq.n	1a000f36 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a000f28:	2303      	movs	r3, #3
1a000f2a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a000f2c:	2310      	movs	r3, #16
1a000f2e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a000f30:	9b01      	ldr	r3, [sp, #4]
}
1a000f32:	b003      	add	sp, #12
1a000f34:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a000f36:	2300      	movs	r3, #0
1a000f38:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a000f3a:	69a3      	ldr	r3, [r4, #24]
1a000f3c:	9301      	str	r3, [sp, #4]
1a000f3e:	e7f3      	b.n	1a000f28 <Chip_UART_Init+0x34>
1a000f40:	1a001ff8 	.word	0x1a001ff8
1a000f44:	40082000 	.word	0x40082000

1a000f48 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a000f48:	b538      	push	{r3, r4, r5, lr}
1a000f4a:	4605      	mov	r5, r0
1a000f4c:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000f4e:	f7ff ffbb 	bl	1a000ec8 <Chip_UART_GetIndex>
1a000f52:	4b0c      	ldr	r3, [pc, #48]	; (1a000f84 <Chip_UART_SetBaud+0x3c>)
1a000f54:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000f58:	f000 fb90 	bl	1a00167c <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a000f5c:	0123      	lsls	r3, r4, #4
1a000f5e:	fbb0 f3f3 	udiv	r3, r0, r3
1a000f62:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000f64:	68ea      	ldr	r2, [r5, #12]
1a000f66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a000f6a:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a000f6c:	6029      	str	r1, [r5, #0]
1a000f6e:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a000f72:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000f74:	68ea      	ldr	r2, [r5, #12]
1a000f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a000f7a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a000f7c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a000f80:	0900      	lsrs	r0, r0, #4
1a000f82:	bd38      	pop	{r3, r4, r5, pc}
1a000f84:	1a001ff0 	.word	0x1a001ff0

1a000f88 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a000f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000f8c:	b083      	sub	sp, #12
1a000f8e:	4683      	mov	fp, r0
1a000f90:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000f92:	f7ff ff99 	bl	1a000ec8 <Chip_UART_GetIndex>
1a000f96:	4b35      	ldr	r3, [pc, #212]	; (1a00106c <Chip_UART_SetBaudFDR+0xe4>)
1a000f98:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000f9c:	f000 fb6e 	bl	1a00167c <Chip_Clock_GetRate>
1a000fa0:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a000fa2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000fa6:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a000fa8:	2300      	movs	r3, #0
1a000faa:	9301      	str	r3, [sp, #4]
1a000fac:	46a2      	mov	sl, r4
1a000fae:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a000fb0:	e02a      	b.n	1a001008 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000fb2:	4242      	negs	r2, r0
				div ++;
1a000fb4:	1c4b      	adds	r3, r1, #1
1a000fb6:	e017      	b.n	1a000fe8 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000fb8:	b30a      	cbz	r2, 1a000ffe <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a000fba:	4617      	mov	r7, r2
			sd = d;
1a000fbc:	9501      	str	r5, [sp, #4]
			sm = m;
1a000fbe:	46a2      	mov	sl, r4
			sdiv = div;
1a000fc0:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a000fc2:	3501      	adds	r5, #1
1a000fc4:	42ac      	cmp	r4, r5
1a000fc6:	d91e      	bls.n	1a001006 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000fc8:	0933      	lsrs	r3, r6, #4
1a000fca:	0730      	lsls	r0, r6, #28
1a000fcc:	fba4 0100 	umull	r0, r1, r4, r0
1a000fd0:	fb04 1103 	mla	r1, r4, r3, r1
1a000fd4:	1962      	adds	r2, r4, r5
1a000fd6:	fb08 f202 	mul.w	r2, r8, r2
1a000fda:	2300      	movs	r3, #0
1a000fdc:	f000 fd30 	bl	1a001a40 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a000fe0:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a000fe2:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a000fe4:	2800      	cmp	r0, #0
1a000fe6:	dbe4      	blt.n	1a000fb2 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000fe8:	4297      	cmp	r7, r2
1a000fea:	d3ea      	bcc.n	1a000fc2 <Chip_UART_SetBaudFDR+0x3a>
1a000fec:	2b00      	cmp	r3, #0
1a000fee:	d0e8      	beq.n	1a000fc2 <Chip_UART_SetBaudFDR+0x3a>
1a000ff0:	0c19      	lsrs	r1, r3, #16
1a000ff2:	d1e6      	bne.n	1a000fc2 <Chip_UART_SetBaudFDR+0x3a>
1a000ff4:	2b02      	cmp	r3, #2
1a000ff6:	d8df      	bhi.n	1a000fb8 <Chip_UART_SetBaudFDR+0x30>
1a000ff8:	2d00      	cmp	r5, #0
1a000ffa:	d0dd      	beq.n	1a000fb8 <Chip_UART_SetBaudFDR+0x30>
1a000ffc:	e7e1      	b.n	1a000fc2 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a000ffe:	4617      	mov	r7, r2
			sd = d;
1a001000:	9501      	str	r5, [sp, #4]
			sm = m;
1a001002:	46a2      	mov	sl, r4
			sdiv = div;
1a001004:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001006:	3401      	adds	r4, #1
1a001008:	b11f      	cbz	r7, 1a001012 <Chip_UART_SetBaudFDR+0x8a>
1a00100a:	2c0f      	cmp	r4, #15
1a00100c:	d801      	bhi.n	1a001012 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00100e:	2500      	movs	r5, #0
1a001010:	e7d8      	b.n	1a000fc4 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001012:	f1b9 0f00 	cmp.w	r9, #0
1a001016:	d024      	beq.n	1a001062 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001018:	f8db 300c 	ldr.w	r3, [fp, #12]
1a00101c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001020:	f8cb 300c 	str.w	r3, [fp, #12]
1a001024:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a001028:	f8cb 3000 	str.w	r3, [fp]
1a00102c:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a001030:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001034:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00103c:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001040:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001044:	b2db      	uxtb	r3, r3
1a001046:	9901      	ldr	r1, [sp, #4]
1a001048:	f001 020f 	and.w	r2, r1, #15
1a00104c:	4313      	orrs	r3, r2
1a00104e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001052:	0933      	lsrs	r3, r6, #4
1a001054:	fb0a f303 	mul.w	r3, sl, r3
1a001058:	448a      	add	sl, r1
1a00105a:	fb09 f90a 	mul.w	r9, r9, sl
1a00105e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001062:	4648      	mov	r0, r9
1a001064:	b003      	add	sp, #12
1a001066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00106a:	bf00      	nop
1a00106c:	1a001ff0 	.word	0x1a001ff0

1a001070 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001070:	4b03      	ldr	r3, [pc, #12]	; (1a001080 <Chip_ADC_GetClockIndex+0x10>)
1a001072:	4298      	cmp	r0, r3
1a001074:	d001      	beq.n	1a00107a <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a001076:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001078:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00107a:	2004      	movs	r0, #4
1a00107c:	4770      	bx	lr
1a00107e:	bf00      	nop
1a001080:	400e4000 	.word	0x400e4000

1a001084 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001084:	b570      	push	{r4, r5, r6, lr}
1a001086:	460d      	mov	r5, r1
1a001088:	4614      	mov	r4, r2
1a00108a:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a00108c:	f7ff fff0 	bl	1a001070 <Chip_ADC_GetClockIndex>
1a001090:	f000 faf4 	bl	1a00167c <Chip_Clock_GetRate>
	if (burstMode) {
1a001094:	b965      	cbnz	r5, 1a0010b0 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a001096:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00109a:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00109e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0010a2:	0064      	lsls	r4, r4, #1
1a0010a4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0010a8:	b2c0      	uxtb	r0, r0
1a0010aa:	3801      	subs	r0, #1
	return div;
}
1a0010ac:	b2c0      	uxtb	r0, r0
1a0010ae:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0010b0:	fb04 f406 	mul.w	r4, r4, r6
1a0010b4:	e7f3      	b.n	1a00109e <getClkDiv+0x1a>
1a0010b6:	Address 0x000000001a0010b6 is out of bounds.


1a0010b8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0010b8:	b538      	push	{r3, r4, r5, lr}
1a0010ba:	4605      	mov	r5, r0
1a0010bc:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0010be:	f7ff ffd7 	bl	1a001070 <Chip_ADC_GetClockIndex>
1a0010c2:	2301      	movs	r3, #1
1a0010c4:	461a      	mov	r2, r3
1a0010c6:	4619      	mov	r1, r3
1a0010c8:	f000 faa0 	bl	1a00160c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0010cc:	2100      	movs	r1, #0
1a0010ce:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0010d0:	4a08      	ldr	r2, [pc, #32]	; (1a0010f4 <Chip_ADC_Init+0x3c>)
1a0010d2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0010d4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0010d6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0010d8:	230b      	movs	r3, #11
1a0010da:	4628      	mov	r0, r5
1a0010dc:	f7ff ffd2 	bl	1a001084 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0010e0:	0200      	lsls	r0, r0, #8
1a0010e2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0010e6:	7920      	ldrb	r0, [r4, #4]
1a0010e8:	0440      	lsls	r0, r0, #17
1a0010ea:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0010ee:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0010f0:	6028      	str	r0, [r5, #0]
}
1a0010f2:	bd38      	pop	{r3, r4, r5, pc}
1a0010f4:	00061a80 	.word	0x00061a80

1a0010f8 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0010f8:	b570      	push	{r4, r5, r6, lr}
1a0010fa:	4605      	mov	r5, r0
1a0010fc:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0010fe:	6804      	ldr	r4, [r0, #0]
1a001100:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001104:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001108:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00110a:	790b      	ldrb	r3, [r1, #4]
1a00110c:	f1c3 030b 	rsb	r3, r3, #11
1a001110:	b2db      	uxtb	r3, r3
1a001112:	7949      	ldrb	r1, [r1, #5]
1a001114:	f7ff ffb6 	bl	1a001084 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001118:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00111c:	7930      	ldrb	r0, [r6, #4]
1a00111e:	0440      	lsls	r0, r0, #17
1a001120:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001124:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a001126:	6028      	str	r0, [r5, #0]
}
1a001128:	bd70      	pop	{r4, r5, r6, pc}

1a00112a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00112a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00112c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00112e:	680a      	ldr	r2, [r1, #0]
1a001130:	f7ff ffe2 	bl	1a0010f8 <Chip_ADC_SetSampleRate>
}
1a001134:	bd08      	pop	{r3, pc}
1a001136:	Address 0x000000001a001136 is out of bounds.


1a001138 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001138:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00113a:	680b      	ldr	r3, [r1, #0]
1a00113c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001140:	d002      	beq.n	1a001148 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a001142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001146:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001148:	4607      	mov	r7, r0
1a00114a:	2501      	movs	r5, #1
1a00114c:	e03b      	b.n	1a0011c6 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00114e:	694b      	ldr	r3, [r1, #20]
1a001150:	fb03 f302 	mul.w	r3, r3, r2
1a001154:	fbb3 f3f5 	udiv	r3, r3, r5
1a001158:	e014      	b.n	1a001184 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00115a:	461c      	mov	r4, r3
1a00115c:	e020      	b.n	1a0011a0 <pll_calc_divs+0x68>
		return -val;
1a00115e:	f1cc 0c00 	rsb	ip, ip, #0
1a001162:	e020      	b.n	1a0011a6 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a001164:	3201      	adds	r2, #1
1a001166:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00116a:	dc26      	bgt.n	1a0011ba <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a00116c:	680c      	ldr	r4, [r1, #0]
1a00116e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a001172:	d0ec      	beq.n	1a00114e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a001174:	1c73      	adds	r3, r6, #1
1a001176:	fa02 fc03 	lsl.w	ip, r2, r3
1a00117a:	694b      	ldr	r3, [r1, #20]
1a00117c:	fb03 f30c 	mul.w	r3, r3, ip
1a001180:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a001184:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a0011d4 <pll_calc_divs+0x9c>
1a001188:	4563      	cmp	r3, ip
1a00118a:	d9eb      	bls.n	1a001164 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00118c:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a0011d8 <pll_calc_divs+0xa0>
1a001190:	4563      	cmp	r3, ip
1a001192:	d812      	bhi.n	1a0011ba <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a001194:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001198:	d1df      	bne.n	1a00115a <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a00119a:	1c74      	adds	r4, r6, #1
1a00119c:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a0011a0:	ebb0 0c04 	subs.w	ip, r0, r4
1a0011a4:	d4db      	bmi.n	1a00115e <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a0011a6:	4567      	cmp	r7, ip
1a0011a8:	d9dc      	bls.n	1a001164 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a0011aa:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0011ac:	1c77      	adds	r7, r6, #1
1a0011ae:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0011b0:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0011b2:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0011b4:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0011b6:	4667      	mov	r7, ip
1a0011b8:	e7d4      	b.n	1a001164 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a0011ba:	3601      	adds	r6, #1
1a0011bc:	2e03      	cmp	r6, #3
1a0011be:	dc01      	bgt.n	1a0011c4 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a0011c0:	2201      	movs	r2, #1
1a0011c2:	e7d0      	b.n	1a001166 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a0011c4:	3501      	adds	r5, #1
1a0011c6:	2d04      	cmp	r5, #4
1a0011c8:	dc01      	bgt.n	1a0011ce <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a0011ca:	2600      	movs	r6, #0
1a0011cc:	e7f6      	b.n	1a0011bc <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a0011ce:	bcf0      	pop	{r4, r5, r6, r7}
1a0011d0:	4770      	bx	lr
1a0011d2:	bf00      	nop
1a0011d4:	094c5eff 	.word	0x094c5eff
1a0011d8:	1312d000 	.word	0x1312d000

1a0011dc <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0011dc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0011de:	b099      	sub	sp, #100	; 0x64
1a0011e0:	4605      	mov	r5, r0
1a0011e2:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0011e4:	225c      	movs	r2, #92	; 0x5c
1a0011e6:	2100      	movs	r1, #0
1a0011e8:	a801      	add	r0, sp, #4
1a0011ea:	f000 fdcd 	bl	1a001d88 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0011ee:	2380      	movs	r3, #128	; 0x80
1a0011f0:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0011f2:	6963      	ldr	r3, [r4, #20]
1a0011f4:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0011f6:	7923      	ldrb	r3, [r4, #4]
1a0011f8:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0011fc:	4669      	mov	r1, sp
1a0011fe:	4628      	mov	r0, r5
1a001200:	f7ff ff9a 	bl	1a001138 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001204:	9b06      	ldr	r3, [sp, #24]
1a001206:	42ab      	cmp	r3, r5
1a001208:	d027      	beq.n	1a00125a <pll_get_frac+0x7e>
	if (val < 0)
1a00120a:	1aeb      	subs	r3, r5, r3
1a00120c:	d42e      	bmi.n	1a00126c <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00120e:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a001210:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a001212:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001216:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a001218:	6963      	ldr	r3, [r4, #20]
1a00121a:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a00121c:	7923      	ldrb	r3, [r4, #4]
1a00121e:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a001222:	a910      	add	r1, sp, #64	; 0x40
1a001224:	4628      	mov	r0, r5
1a001226:	f7ff ff87 	bl	1a001138 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a00122a:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a00122c:	42ab      	cmp	r3, r5
1a00122e:	d01f      	beq.n	1a001270 <pll_get_frac+0x94>
	if (val < 0)
1a001230:	1aeb      	subs	r3, r5, r3
1a001232:	d425      	bmi.n	1a001280 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001234:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a001236:	4b2b      	ldr	r3, [pc, #172]	; (1a0012e4 <pll_get_frac+0x108>)
1a001238:	429d      	cmp	r5, r3
1a00123a:	d923      	bls.n	1a001284 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a00123c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a00123e:	1aed      	subs	r5, r5, r3
1a001240:	d433      	bmi.n	1a0012aa <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001242:	42ae      	cmp	r6, r5
1a001244:	dc3b      	bgt.n	1a0012be <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a001246:	42be      	cmp	r6, r7
1a001248:	dc31      	bgt.n	1a0012ae <pll_get_frac+0xd2>
			*ppll = pll[0];
1a00124a:	466d      	mov	r5, sp
1a00124c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00124e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001250:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001254:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001258:	e006      	b.n	1a001268 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a00125a:	466d      	mov	r5, sp
1a00125c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00125e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001260:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001264:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a001268:	b019      	add	sp, #100	; 0x64
1a00126a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a00126c:	425b      	negs	r3, r3
1a00126e:	e7ce      	b.n	1a00120e <pll_get_frac+0x32>
		*ppll = pll[2];
1a001270:	ad10      	add	r5, sp, #64	; 0x40
1a001272:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001274:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001276:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00127a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00127e:	e7f3      	b.n	1a001268 <pll_get_frac+0x8c>
		return -val;
1a001280:	425b      	negs	r3, r3
1a001282:	e7d7      	b.n	1a001234 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001284:	2340      	movs	r3, #64	; 0x40
1a001286:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a001288:	6963      	ldr	r3, [r4, #20]
1a00128a:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a00128c:	a908      	add	r1, sp, #32
1a00128e:	4628      	mov	r0, r5
1a001290:	f7ff ff52 	bl	1a001138 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001294:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001296:	42ab      	cmp	r3, r5
1a001298:	d1d0      	bne.n	1a00123c <pll_get_frac+0x60>
			*ppll = pll[1];
1a00129a:	ad08      	add	r5, sp, #32
1a00129c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00129e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0012a8:	e7de      	b.n	1a001268 <pll_get_frac+0x8c>
		return -val;
1a0012aa:	426d      	negs	r5, r5
1a0012ac:	e7c9      	b.n	1a001242 <pll_get_frac+0x66>
			*ppll = pll[2];
1a0012ae:	ad10      	add	r5, sp, #64	; 0x40
1a0012b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0012bc:	e7d4      	b.n	1a001268 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0012be:	42af      	cmp	r7, r5
1a0012c0:	db07      	blt.n	1a0012d2 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0012c2:	ad08      	add	r5, sp, #32
1a0012c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0012d0:	e7ca      	b.n	1a001268 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0012d2:	ad10      	add	r5, sp, #64	; 0x40
1a0012d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012d8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0012e0:	e7c2      	b.n	1a001268 <pll_get_frac+0x8c>
1a0012e2:	bf00      	nop
1a0012e4:	068e7780 	.word	0x068e7780

1a0012e8 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0012e8:	b430      	push	{r4, r5}
1a0012ea:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0012ec:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0012ee:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0012f0:	e000      	b.n	1a0012f4 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0012f2:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0012f4:	281c      	cmp	r0, #28
1a0012f6:	d118      	bne.n	1a00132a <Chip_Clock_FindBaseClock+0x42>
1a0012f8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0012fc:	0051      	lsls	r1, r2, #1
1a0012fe:	4a0c      	ldr	r2, [pc, #48]	; (1a001330 <Chip_Clock_FindBaseClock+0x48>)
1a001300:	440a      	add	r2, r1
1a001302:	7914      	ldrb	r4, [r2, #4]
1a001304:	4284      	cmp	r4, r0
1a001306:	d010      	beq.n	1a00132a <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001308:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a00130c:	004a      	lsls	r2, r1, #1
1a00130e:	4908      	ldr	r1, [pc, #32]	; (1a001330 <Chip_Clock_FindBaseClock+0x48>)
1a001310:	5a8a      	ldrh	r2, [r1, r2]
1a001312:	42aa      	cmp	r2, r5
1a001314:	d8ed      	bhi.n	1a0012f2 <Chip_Clock_FindBaseClock+0xa>
1a001316:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00131a:	0051      	lsls	r1, r2, #1
1a00131c:	4a04      	ldr	r2, [pc, #16]	; (1a001330 <Chip_Clock_FindBaseClock+0x48>)
1a00131e:	440a      	add	r2, r1
1a001320:	8852      	ldrh	r2, [r2, #2]
1a001322:	42aa      	cmp	r2, r5
1a001324:	d3e5      	bcc.n	1a0012f2 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a001326:	4620      	mov	r0, r4
1a001328:	e7e4      	b.n	1a0012f4 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a00132a:	bc30      	pop	{r4, r5}
1a00132c:	4770      	bx	lr
1a00132e:	bf00      	nop
1a001330:	1a00200c 	.word	0x1a00200c

1a001334 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001334:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a001336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00133a:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a00133c:	4a0d      	ldr	r2, [pc, #52]	; (1a001374 <Chip_Clock_EnableCrystal+0x40>)
1a00133e:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001340:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001344:	6992      	ldr	r2, [r2, #24]
1a001346:	428a      	cmp	r2, r1
1a001348:	d001      	beq.n	1a00134e <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00134a:	4a0a      	ldr	r2, [pc, #40]	; (1a001374 <Chip_Clock_EnableCrystal+0x40>)
1a00134c:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00134e:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001352:	4a09      	ldr	r2, [pc, #36]	; (1a001378 <Chip_Clock_EnableCrystal+0x44>)
1a001354:	6811      	ldr	r1, [r2, #0]
1a001356:	4a09      	ldr	r2, [pc, #36]	; (1a00137c <Chip_Clock_EnableCrystal+0x48>)
1a001358:	4291      	cmp	r1, r2
1a00135a:	d901      	bls.n	1a001360 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a00135c:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001360:	4a04      	ldr	r2, [pc, #16]	; (1a001374 <Chip_Clock_EnableCrystal+0x40>)
1a001362:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001364:	9b01      	ldr	r3, [sp, #4]
1a001366:	1e5a      	subs	r2, r3, #1
1a001368:	9201      	str	r2, [sp, #4]
1a00136a:	2b00      	cmp	r3, #0
1a00136c:	d1fa      	bne.n	1a001364 <Chip_Clock_EnableCrystal+0x30>
}
1a00136e:	b002      	add	sp, #8
1a001370:	4770      	bx	lr
1a001372:	bf00      	nop
1a001374:	40050000 	.word	0x40050000
1a001378:	1a001f48 	.word	0x1a001f48
1a00137c:	01312cff 	.word	0x01312cff

1a001380 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001380:	3012      	adds	r0, #18
1a001382:	4b05      	ldr	r3, [pc, #20]	; (1a001398 <Chip_Clock_GetDividerSource+0x18>)
1a001384:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001388:	f010 0f01 	tst.w	r0, #1
1a00138c:	d102      	bne.n	1a001394 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00138e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001392:	4770      	bx	lr
		return CLKINPUT_PD;
1a001394:	2011      	movs	r0, #17
}
1a001396:	4770      	bx	lr
1a001398:	40050000 	.word	0x40050000

1a00139c <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a00139c:	f100 0212 	add.w	r2, r0, #18
1a0013a0:	4b03      	ldr	r3, [pc, #12]	; (1a0013b0 <Chip_Clock_GetDividerDivisor+0x14>)
1a0013a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0013a6:	4b03      	ldr	r3, [pc, #12]	; (1a0013b4 <Chip_Clock_GetDividerDivisor+0x18>)
1a0013a8:	5c18      	ldrb	r0, [r3, r0]
}
1a0013aa:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0013ae:	4770      	bx	lr
1a0013b0:	40050000 	.word	0x40050000
1a0013b4:	1a002004 	.word	0x1a002004

1a0013b8 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0013b8:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0013ba:	2810      	cmp	r0, #16
1a0013bc:	d80a      	bhi.n	1a0013d4 <Chip_Clock_GetClockInputHz+0x1c>
1a0013be:	e8df f000 	tbb	[pc, r0]
1a0013c2:	0b42      	.short	0x0b42
1a0013c4:	091f160d 	.word	0x091f160d
1a0013c8:	2b282522 	.word	0x2b282522
1a0013cc:	322e0909 	.word	0x322e0909
1a0013d0:	3a36      	.short	0x3a36
1a0013d2:	3e          	.byte	0x3e
1a0013d3:	00          	.byte	0x00
	uint32_t rate = 0;
1a0013d4:	2000      	movs	r0, #0
1a0013d6:	e038      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0013d8:	481e      	ldr	r0, [pc, #120]	; (1a001454 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0013da:	e036      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0013dc:	4b1e      	ldr	r3, [pc, #120]	; (1a001458 <Chip_Clock_GetClockInputHz+0xa0>)
1a0013de:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0013e2:	f003 0307 	and.w	r3, r3, #7
1a0013e6:	2b04      	cmp	r3, #4
1a0013e8:	d130      	bne.n	1a00144c <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a0013ea:	2000      	movs	r0, #0
1a0013ec:	e02d      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0013ee:	4b1a      	ldr	r3, [pc, #104]	; (1a001458 <Chip_Clock_GetClockInputHz+0xa0>)
1a0013f0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0013f4:	f003 0307 	and.w	r3, r3, #7
1a0013f8:	2b04      	cmp	r3, #4
1a0013fa:	d029      	beq.n	1a001450 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0013fc:	4817      	ldr	r0, [pc, #92]	; (1a00145c <Chip_Clock_GetClockInputHz+0xa4>)
1a0013fe:	e024      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001400:	4b17      	ldr	r3, [pc, #92]	; (1a001460 <Chip_Clock_GetClockInputHz+0xa8>)
1a001402:	6818      	ldr	r0, [r3, #0]
		break;
1a001404:	e021      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001406:	4b17      	ldr	r3, [pc, #92]	; (1a001464 <Chip_Clock_GetClockInputHz+0xac>)
1a001408:	6818      	ldr	r0, [r3, #0]
		break;
1a00140a:	e01e      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a00140c:	4b16      	ldr	r3, [pc, #88]	; (1a001468 <Chip_Clock_GetClockInputHz+0xb0>)
1a00140e:	6818      	ldr	r0, [r3, #0]
		break;
1a001410:	e01b      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001412:	4b15      	ldr	r3, [pc, #84]	; (1a001468 <Chip_Clock_GetClockInputHz+0xb0>)
1a001414:	6858      	ldr	r0, [r3, #4]
		break;
1a001416:	e018      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001418:	f000 f86a 	bl	1a0014f0 <Chip_Clock_GetMainPLLHz>
		break;
1a00141c:	e015      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00141e:	2100      	movs	r1, #0
1a001420:	f000 f89c 	bl	1a00155c <Chip_Clock_GetDivRate>
		break;
1a001424:	e011      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001426:	2101      	movs	r1, #1
1a001428:	f000 f898 	bl	1a00155c <Chip_Clock_GetDivRate>
		break;
1a00142c:	e00d      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00142e:	2102      	movs	r1, #2
1a001430:	f000 f894 	bl	1a00155c <Chip_Clock_GetDivRate>
		break;
1a001434:	e009      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a001436:	2103      	movs	r1, #3
1a001438:	f000 f890 	bl	1a00155c <Chip_Clock_GetDivRate>
		break;
1a00143c:	e005      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00143e:	2104      	movs	r1, #4
1a001440:	f000 f88c 	bl	1a00155c <Chip_Clock_GetDivRate>
		break;
1a001444:	e001      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a001446:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00144a:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a00144c:	4803      	ldr	r0, [pc, #12]	; (1a00145c <Chip_Clock_GetClockInputHz+0xa4>)
1a00144e:	e7fc      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a001450:	4806      	ldr	r0, [pc, #24]	; (1a00146c <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a001452:	e7fa      	b.n	1a00144a <Chip_Clock_GetClockInputHz+0x92>
1a001454:	00b71b00 	.word	0x00b71b00
1a001458:	40043000 	.word	0x40043000
1a00145c:	017d7840 	.word	0x017d7840
1a001460:	1a001f1c 	.word	0x1a001f1c
1a001464:	1a001f48 	.word	0x1a001f48
1a001468:	100000f8 	.word	0x100000f8
1a00146c:	02faf080 	.word	0x02faf080

1a001470 <Chip_Clock_CalcMainPLLValue>:
{
1a001470:	b538      	push	{r3, r4, r5, lr}
1a001472:	4605      	mov	r5, r0
1a001474:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a001476:	7908      	ldrb	r0, [r1, #4]
1a001478:	f7ff ff9e 	bl	1a0013b8 <Chip_Clock_GetClockInputHz>
1a00147c:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00147e:	4b19      	ldr	r3, [pc, #100]	; (1a0014e4 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001480:	442b      	add	r3, r5
1a001482:	4a19      	ldr	r2, [pc, #100]	; (1a0014e8 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001484:	4293      	cmp	r3, r2
1a001486:	d821      	bhi.n	1a0014cc <Chip_Clock_CalcMainPLLValue+0x5c>
1a001488:	b318      	cbz	r0, 1a0014d2 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00148a:	2380      	movs	r3, #128	; 0x80
1a00148c:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00148e:	2300      	movs	r3, #0
1a001490:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001492:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001494:	fbb5 f3f0 	udiv	r3, r5, r0
1a001498:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00149a:	4a14      	ldr	r2, [pc, #80]	; (1a0014ec <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00149c:	4295      	cmp	r5, r2
1a00149e:	d903      	bls.n	1a0014a8 <Chip_Clock_CalcMainPLLValue+0x38>
1a0014a0:	fb03 f000 	mul.w	r0, r3, r0
1a0014a4:	42a8      	cmp	r0, r5
1a0014a6:	d007      	beq.n	1a0014b8 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0014a8:	4621      	mov	r1, r4
1a0014aa:	4628      	mov	r0, r5
1a0014ac:	f7ff fe96 	bl	1a0011dc <pll_get_frac>
		if (!ppll->nsel) {
1a0014b0:	68a3      	ldr	r3, [r4, #8]
1a0014b2:	b18b      	cbz	r3, 1a0014d8 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0014b4:	3b01      	subs	r3, #1
1a0014b6:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0014b8:	6923      	ldr	r3, [r4, #16]
1a0014ba:	b183      	cbz	r3, 1a0014de <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0014bc:	68e2      	ldr	r2, [r4, #12]
1a0014be:	b10a      	cbz	r2, 1a0014c4 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0014c0:	3a01      	subs	r2, #1
1a0014c2:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0014c4:	3b01      	subs	r3, #1
1a0014c6:	6123      	str	r3, [r4, #16]
	return 0;
1a0014c8:	2000      	movs	r0, #0
}
1a0014ca:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0014cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0014d0:	e7fb      	b.n	1a0014ca <Chip_Clock_CalcMainPLLValue+0x5a>
1a0014d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0014d6:	e7f8      	b.n	1a0014ca <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0014d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0014dc:	e7f5      	b.n	1a0014ca <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0014de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0014e2:	e7f2      	b.n	1a0014ca <Chip_Clock_CalcMainPLLValue+0x5a>
1a0014e4:	ff6b3a10 	.word	0xff6b3a10
1a0014e8:	0b940510 	.word	0x0b940510
1a0014ec:	094c5eff 	.word	0x094c5eff

1a0014f0 <Chip_Clock_GetMainPLLHz>:
{
1a0014f0:	b530      	push	{r4, r5, lr}
1a0014f2:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0014f4:	4d17      	ldr	r5, [pc, #92]	; (1a001554 <Chip_Clock_GetMainPLLHz+0x64>)
1a0014f6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0014f8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0014fc:	f7ff ff5c 	bl	1a0013b8 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001500:	4b15      	ldr	r3, [pc, #84]	; (1a001558 <Chip_Clock_GetMainPLLHz+0x68>)
1a001502:	681b      	ldr	r3, [r3, #0]
1a001504:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001506:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001508:	f013 0f01 	tst.w	r3, #1
1a00150c:	d01f      	beq.n	1a00154e <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a00150e:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001512:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001516:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a00151a:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a00151e:	3301      	adds	r3, #1
	n = nsel + 1;
1a001520:	3201      	adds	r2, #1
	p = ptab[psel];
1a001522:	f10d 0c08 	add.w	ip, sp, #8
1a001526:	4461      	add	r1, ip
1a001528:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a00152c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001530:	d108      	bne.n	1a001544 <Chip_Clock_GetMainPLLHz+0x54>
1a001532:	b93d      	cbnz	r5, 1a001544 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a001534:	0049      	lsls	r1, r1, #1
1a001536:	fbb3 f3f1 	udiv	r3, r3, r1
1a00153a:	fbb0 f0f2 	udiv	r0, r0, r2
1a00153e:	fb00 f003 	mul.w	r0, r0, r3
1a001542:	e005      	b.n	1a001550 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a001544:	fbb0 f0f2 	udiv	r0, r0, r2
1a001548:	fb03 f000 	mul.w	r0, r3, r0
1a00154c:	e000      	b.n	1a001550 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a00154e:	2000      	movs	r0, #0
}
1a001550:	b003      	add	sp, #12
1a001552:	bd30      	pop	{r4, r5, pc}
1a001554:	40050000 	.word	0x40050000
1a001558:	1a002000 	.word	0x1a002000

1a00155c <Chip_Clock_GetDivRate>:
{
1a00155c:	b538      	push	{r3, r4, r5, lr}
1a00155e:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001560:	4608      	mov	r0, r1
1a001562:	f7ff ff0d 	bl	1a001380 <Chip_Clock_GetDividerSource>
1a001566:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001568:	4620      	mov	r0, r4
1a00156a:	f7ff ff17 	bl	1a00139c <Chip_Clock_GetDividerDivisor>
1a00156e:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001570:	4628      	mov	r0, r5
1a001572:	f7ff ff21 	bl	1a0013b8 <Chip_Clock_GetClockInputHz>
1a001576:	3401      	adds	r4, #1
}
1a001578:	fbb0 f0f4 	udiv	r0, r0, r4
1a00157c:	bd38      	pop	{r3, r4, r5, pc}
1a00157e:	Address 0x000000001a00157e is out of bounds.


1a001580 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001580:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001582:	f100 0416 	add.w	r4, r0, #22
1a001586:	00a4      	lsls	r4, r4, #2
1a001588:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00158c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001590:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001592:	281b      	cmp	r0, #27
1a001594:	d813      	bhi.n	1a0015be <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a001596:	2911      	cmp	r1, #17
1a001598:	d01a      	beq.n	1a0015d0 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00159a:	4d0e      	ldr	r5, [pc, #56]	; (1a0015d4 <Chip_Clock_SetBaseClock+0x54>)
1a00159c:	4025      	ands	r5, r4

			if (autoblocken) {
1a00159e:	b10a      	cbz	r2, 1a0015a4 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0015a0:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0015a4:	b10b      	cbz	r3, 1a0015aa <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0015a6:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0015aa:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0015ae:	3016      	adds	r0, #22
1a0015b0:	0080      	lsls	r0, r0, #2
1a0015b2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0015b6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0015ba:	6045      	str	r5, [r0, #4]
1a0015bc:	e008      	b.n	1a0015d0 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0015be:	f044 0401 	orr.w	r4, r4, #1
1a0015c2:	3016      	adds	r0, #22
1a0015c4:	0080      	lsls	r0, r0, #2
1a0015c6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0015ca:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0015ce:	6044      	str	r4, [r0, #4]
	}
}
1a0015d0:	bc30      	pop	{r4, r5}
1a0015d2:	4770      	bx	lr
1a0015d4:	e0fff7fe 	.word	0xe0fff7fe

1a0015d8 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0015d8:	281b      	cmp	r0, #27
1a0015da:	d80c      	bhi.n	1a0015f6 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0015dc:	3016      	adds	r0, #22
1a0015de:	0080      	lsls	r0, r0, #2
1a0015e0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0015e4:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0015e8:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0015ea:	f010 0f01 	tst.w	r0, #1
1a0015ee:	d104      	bne.n	1a0015fa <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0015f0:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0015f4:	4770      	bx	lr
		return CLKINPUT_PD;
1a0015f6:	2011      	movs	r0, #17
1a0015f8:	4770      	bx	lr
		return CLKINPUT_PD;
1a0015fa:	2011      	movs	r0, #17
}
1a0015fc:	4770      	bx	lr

1a0015fe <Chip_Clock_GetBaseClocktHz>:
{
1a0015fe:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001600:	f7ff ffea 	bl	1a0015d8 <Chip_Clock_GetBaseClock>
1a001604:	f7ff fed8 	bl	1a0013b8 <Chip_Clock_GetClockInputHz>
}
1a001608:	bd08      	pop	{r3, pc}
1a00160a:	Address 0x000000001a00160a is out of bounds.


1a00160c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a00160c:	b969      	cbnz	r1, 1a00162a <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a00160e:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001610:	b10a      	cbz	r2, 1a001616 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001612:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001616:	2b02      	cmp	r3, #2
1a001618:	d009      	beq.n	1a00162e <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00161a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00161e:	d209      	bcs.n	1a001634 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001620:	3020      	adds	r0, #32
1a001622:	4b07      	ldr	r3, [pc, #28]	; (1a001640 <Chip_Clock_EnableOpts+0x34>)
1a001624:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001628:	4770      	bx	lr
		reg |= (1 << 1);
1a00162a:	2103      	movs	r1, #3
1a00162c:	e7f0      	b.n	1a001610 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a00162e:	f041 0120 	orr.w	r1, r1, #32
1a001632:	e7f2      	b.n	1a00161a <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001634:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001638:	4b02      	ldr	r3, [pc, #8]	; (1a001644 <Chip_Clock_EnableOpts+0x38>)
1a00163a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00163e:	4770      	bx	lr
1a001640:	40051000 	.word	0x40051000
1a001644:	40052000 	.word	0x40052000

1a001648 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001648:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00164c:	d208      	bcs.n	1a001660 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00164e:	4a09      	ldr	r2, [pc, #36]	; (1a001674 <Chip_Clock_Enable+0x2c>)
1a001650:	3020      	adds	r0, #32
1a001652:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001656:	f043 0301 	orr.w	r3, r3, #1
1a00165a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00165e:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001660:	4a05      	ldr	r2, [pc, #20]	; (1a001678 <Chip_Clock_Enable+0x30>)
1a001662:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001666:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00166a:	f043 0301 	orr.w	r3, r3, #1
1a00166e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001672:	4770      	bx	lr
1a001674:	40051000 	.word	0x40051000
1a001678:	40052000 	.word	0x40052000

1a00167c <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a00167c:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00167e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001682:	d309      	bcc.n	1a001698 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001684:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001688:	4a0d      	ldr	r2, [pc, #52]	; (1a0016c0 <Chip_Clock_GetRate+0x44>)
1a00168a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00168e:	f014 0f01 	tst.w	r4, #1
1a001692:	d107      	bne.n	1a0016a4 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001694:	2000      	movs	r0, #0
	}

	return rate;
}
1a001696:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001698:	f100 0320 	add.w	r3, r0, #32
1a00169c:	4a09      	ldr	r2, [pc, #36]	; (1a0016c4 <Chip_Clock_GetRate+0x48>)
1a00169e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0016a2:	e7f4      	b.n	1a00168e <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0016a4:	f7ff fe20 	bl	1a0012e8 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0016a8:	f7ff ffa9 	bl	1a0015fe <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0016ac:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0016b0:	d103      	bne.n	1a0016ba <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0016b2:	2301      	movs	r3, #1
		rate = rate / div;
1a0016b4:	fbb0 f0f3 	udiv	r0, r0, r3
1a0016b8:	e7ed      	b.n	1a001696 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0016ba:	2302      	movs	r3, #2
1a0016bc:	e7fa      	b.n	1a0016b4 <Chip_Clock_GetRate+0x38>
1a0016be:	bf00      	nop
1a0016c0:	40052000 	.word	0x40052000
1a0016c4:	40051000 	.word	0x40051000

1a0016c8 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0016c8:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0016ca:	2069      	movs	r0, #105	; 0x69
1a0016cc:	f7ff ffd6 	bl	1a00167c <Chip_Clock_GetRate>
1a0016d0:	4b01      	ldr	r3, [pc, #4]	; (1a0016d8 <SystemCoreClockUpdate+0x10>)
1a0016d2:	6018      	str	r0, [r3, #0]
}
1a0016d4:	bd08      	pop	{r3, pc}
1a0016d6:	bf00      	nop
1a0016d8:	10000160 	.word	0x10000160

1a0016dc <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a0016dc:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a0016de:	4b0f      	ldr	r3, [pc, #60]	; (1a00171c <fpuInit+0x40>)
1a0016e0:	681b      	ldr	r3, [r3, #0]
1a0016e2:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a0016e4:	4b0e      	ldr	r3, [pc, #56]	; (1a001720 <fpuInit+0x44>)
1a0016e6:	681b      	ldr	r3, [r3, #0]
1a0016e8:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0016ea:	9a02      	ldr	r2, [sp, #8]
1a0016ec:	4b0d      	ldr	r3, [pc, #52]	; (1a001724 <fpuInit+0x48>)
1a0016ee:	429a      	cmp	r2, r3
1a0016f0:	d00c      	beq.n	1a00170c <fpuInit+0x30>
1a0016f2:	2300      	movs	r3, #0

	if (vfpPresent) {
1a0016f4:	b143      	cbz	r3, 1a001708 <fpuInit+0x2c>
		Cpacr = *regCpacr;
1a0016f6:	4a0c      	ldr	r2, [pc, #48]	; (1a001728 <fpuInit+0x4c>)
1a0016f8:	6813      	ldr	r3, [r2, #0]
1a0016fa:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a0016fc:	9b03      	ldr	r3, [sp, #12]
1a0016fe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001702:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001704:	9b03      	ldr	r3, [sp, #12]
1a001706:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001708:	b004      	add	sp, #16
1a00170a:	4770      	bx	lr
	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a00170c:	9a01      	ldr	r2, [sp, #4]
1a00170e:	4b07      	ldr	r3, [pc, #28]	; (1a00172c <fpuInit+0x50>)
1a001710:	429a      	cmp	r2, r3
1a001712:	d001      	beq.n	1a001718 <fpuInit+0x3c>
1a001714:	2300      	movs	r3, #0
1a001716:	e7ed      	b.n	1a0016f4 <fpuInit+0x18>
1a001718:	2301      	movs	r3, #1
1a00171a:	e7eb      	b.n	1a0016f4 <fpuInit+0x18>
1a00171c:	e000ef40 	.word	0xe000ef40
1a001720:	e000ef44 	.word	0xe000ef44
1a001724:	10110021 	.word	0x10110021
1a001728:	e000ed88 	.word	0xe000ed88
1a00172c:	11000011 	.word	0x11000011

1a001730 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a001730:	4770      	bx	lr
1a001732:	Address 0x000000001a001732 is out of bounds.


1a001734 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001734:	b570      	push	{r4, r5, r6, lr}
1a001736:	b08a      	sub	sp, #40	; 0x28
1a001738:	4605      	mov	r5, r0
1a00173a:	460e      	mov	r6, r1
1a00173c:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a00173e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001742:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001744:	2806      	cmp	r0, #6
1a001746:	d018      	beq.n	1a00177a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001748:	2300      	movs	r3, #0
1a00174a:	2201      	movs	r2, #1
1a00174c:	4629      	mov	r1, r5
1a00174e:	2004      	movs	r0, #4
1a001750:	f7ff ff16 	bl	1a001580 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001754:	4a49      	ldr	r2, [pc, #292]	; (1a00187c <Chip_SetupCoreClock+0x148>)
1a001756:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001758:	f043 0301 	orr.w	r3, r3, #1
1a00175c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a00175e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001762:	a901      	add	r1, sp, #4
1a001764:	4630      	mov	r0, r6
1a001766:	f7ff fe83 	bl	1a001470 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a00176a:	4b45      	ldr	r3, [pc, #276]	; (1a001880 <Chip_SetupCoreClock+0x14c>)
1a00176c:	429e      	cmp	r6, r3
1a00176e:	d916      	bls.n	1a00179e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001770:	9b01      	ldr	r3, [sp, #4]
1a001772:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001776:	d003      	beq.n	1a001780 <Chip_SetupCoreClock+0x4c>
1a001778:	e7fe      	b.n	1a001778 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a00177a:	f7ff fddb 	bl	1a001334 <Chip_Clock_EnableCrystal>
1a00177e:	e7e3      	b.n	1a001748 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a001780:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001784:	d005      	beq.n	1a001792 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00178a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a00178c:	2500      	movs	r5, #0
			direct = 1;
1a00178e:	2601      	movs	r6, #1
1a001790:	e007      	b.n	1a0017a2 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001792:	9b04      	ldr	r3, [sp, #16]
1a001794:	3301      	adds	r3, #1
1a001796:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001798:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00179a:	2600      	movs	r6, #0
1a00179c:	e001      	b.n	1a0017a2 <Chip_SetupCoreClock+0x6e>
1a00179e:	2500      	movs	r5, #0
1a0017a0:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0017a2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0017a6:	9b01      	ldr	r3, [sp, #4]
1a0017a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0017ac:	9a05      	ldr	r2, [sp, #20]
1a0017ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0017b2:	9a03      	ldr	r2, [sp, #12]
1a0017b4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0017b8:	9a04      	ldr	r2, [sp, #16]
1a0017ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0017be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0017c2:	4a2e      	ldr	r2, [pc, #184]	; (1a00187c <Chip_SetupCoreClock+0x148>)
1a0017c4:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0017c6:	4b2d      	ldr	r3, [pc, #180]	; (1a00187c <Chip_SetupCoreClock+0x148>)
1a0017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0017ca:	f013 0f01 	tst.w	r3, #1
1a0017ce:	d0fa      	beq.n	1a0017c6 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0017d0:	2300      	movs	r3, #0
1a0017d2:	2201      	movs	r2, #1
1a0017d4:	2109      	movs	r1, #9
1a0017d6:	2004      	movs	r0, #4
1a0017d8:	f7ff fed2 	bl	1a001580 <Chip_Clock_SetBaseClock>

	if (direct) {
1a0017dc:	b1fe      	cbz	r6, 1a00181e <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0017de:	f242 7310 	movw	r3, #10000	; 0x2710
1a0017e2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0017e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0017e6:	1e5a      	subs	r2, r3, #1
1a0017e8:	9209      	str	r2, [sp, #36]	; 0x24
1a0017ea:	2b00      	cmp	r3, #0
1a0017ec:	d1fa      	bne.n	1a0017e4 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0017ee:	9b01      	ldr	r3, [sp, #4]
1a0017f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0017f4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0017f6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0017fa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0017fe:	9a05      	ldr	r2, [sp, #20]
1a001800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001804:	9a03      	ldr	r2, [sp, #12]
1a001806:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00180a:	9a04      	ldr	r2, [sp, #16]
1a00180c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001810:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001814:	4a19      	ldr	r2, [pc, #100]	; (1a00187c <Chip_SetupCoreClock+0x148>)
1a001816:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001818:	b36c      	cbz	r4, 1a001876 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00181a:	2400      	movs	r4, #0
1a00181c:	e029      	b.n	1a001872 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00181e:	2d00      	cmp	r5, #0
1a001820:	d0fa      	beq.n	1a001818 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001822:	f242 7310 	movw	r3, #10000	; 0x2710
1a001826:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001828:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00182a:	1e5a      	subs	r2, r3, #1
1a00182c:	9209      	str	r2, [sp, #36]	; 0x24
1a00182e:	2b00      	cmp	r3, #0
1a001830:	d1fa      	bne.n	1a001828 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a001832:	9b04      	ldr	r3, [sp, #16]
1a001834:	1e5a      	subs	r2, r3, #1
1a001836:	9204      	str	r2, [sp, #16]
1a001838:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a00183c:	9b01      	ldr	r3, [sp, #4]
1a00183e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001842:	9905      	ldr	r1, [sp, #20]
1a001844:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001848:	9903      	ldr	r1, [sp, #12]
1a00184a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a00184e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001852:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001856:	4a09      	ldr	r2, [pc, #36]	; (1a00187c <Chip_SetupCoreClock+0x148>)
1a001858:	6453      	str	r3, [r2, #68]	; 0x44
1a00185a:	e7dd      	b.n	1a001818 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00185c:	4809      	ldr	r0, [pc, #36]	; (1a001884 <Chip_SetupCoreClock+0x150>)
1a00185e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001862:	78cb      	ldrb	r3, [r1, #3]
1a001864:	788a      	ldrb	r2, [r1, #2]
1a001866:	7849      	ldrb	r1, [r1, #1]
1a001868:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00186c:	f7ff fe88 	bl	1a001580 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001870:	3401      	adds	r4, #1
1a001872:	2c11      	cmp	r4, #17
1a001874:	d9f2      	bls.n	1a00185c <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001876:	b00a      	add	sp, #40	; 0x28
1a001878:	bd70      	pop	{r4, r5, r6, pc}
1a00187a:	bf00      	nop
1a00187c:	40050000 	.word	0x40050000
1a001880:	068e7780 	.word	0x068e7780
1a001884:	1a002078 	.word	0x1a002078

1a001888 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001888:	4b03      	ldr	r3, [pc, #12]	; (1a001898 <Chip_SSP_GetClockIndex+0x10>)
1a00188a:	4298      	cmp	r0, r3
1a00188c:	d001      	beq.n	1a001892 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00188e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001890:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001892:	20a5      	movs	r0, #165	; 0xa5
1a001894:	4770      	bx	lr
1a001896:	bf00      	nop
1a001898:	400c5000 	.word	0x400c5000

1a00189c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00189c:	4b04      	ldr	r3, [pc, #16]	; (1a0018b0 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00189e:	4298      	cmp	r0, r3
1a0018a0:	d002      	beq.n	1a0018a8 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0018a2:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0018a6:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0018a8:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0018ac:	4770      	bx	lr
1a0018ae:	bf00      	nop
1a0018b0:	400c5000 	.word	0x400c5000

1a0018b4 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0018b4:	6803      	ldr	r3, [r0, #0]
1a0018b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0018ba:	0209      	lsls	r1, r1, #8
1a0018bc:	b289      	uxth	r1, r1
1a0018be:	4319      	orrs	r1, r3
1a0018c0:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0018c2:	6102      	str	r2, [r0, #16]
}
1a0018c4:	4770      	bx	lr

1a0018c6 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0018c6:	b570      	push	{r4, r5, r6, lr}
1a0018c8:	4606      	mov	r6, r0
1a0018ca:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0018cc:	f7ff ffe6 	bl	1a00189c <Chip_SSP_GetPeriphClockIndex>
1a0018d0:	f7ff fed4 	bl	1a00167c <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0018d4:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0018d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a0018da:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0018dc:	e000      	b.n	1a0018e0 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0018de:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0018e0:	42ab      	cmp	r3, r5
1a0018e2:	d90b      	bls.n	1a0018fc <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0018e4:	1c4c      	adds	r4, r1, #1
1a0018e6:	fb02 f304 	mul.w	r3, r2, r4
1a0018ea:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0018ee:	429d      	cmp	r5, r3
1a0018f0:	d2f6      	bcs.n	1a0018e0 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0018f2:	2cff      	cmp	r4, #255	; 0xff
1a0018f4:	d9f3      	bls.n	1a0018de <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0018f6:	3202      	adds	r2, #2
				cr0_div = 0;
1a0018f8:	2100      	movs	r1, #0
1a0018fa:	e7f1      	b.n	1a0018e0 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0018fc:	4630      	mov	r0, r6
1a0018fe:	f7ff ffd9 	bl	1a0018b4 <Chip_SSP_SetClockRate>
}
1a001902:	bd70      	pop	{r4, r5, r6, pc}

1a001904 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001904:	b510      	push	{r4, lr}
1a001906:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001908:	f7ff ffbe 	bl	1a001888 <Chip_SSP_GetClockIndex>
1a00190c:	f7ff fe9c 	bl	1a001648 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001910:	4620      	mov	r0, r4
1a001912:	f7ff ffc3 	bl	1a00189c <Chip_SSP_GetPeriphClockIndex>
1a001916:	f7ff fe97 	bl	1a001648 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00191a:	6863      	ldr	r3, [r4, #4]
1a00191c:	f023 0304 	bic.w	r3, r3, #4
1a001920:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001922:	6823      	ldr	r3, [r4, #0]
1a001924:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001928:	f043 0307 	orr.w	r3, r3, #7
1a00192c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00192e:	4902      	ldr	r1, [pc, #8]	; (1a001938 <Chip_SSP_Init+0x34>)
1a001930:	4620      	mov	r0, r4
1a001932:	f7ff ffc8 	bl	1a0018c6 <Chip_SSP_SetBitRate>
}
1a001936:	bd10      	pop	{r4, pc}
1a001938:	000186a0 	.word	0x000186a0

1a00193c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a00193c:	2901      	cmp	r1, #1
1a00193e:	d000      	beq.n	1a001942 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a001940:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a001942:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001946:	0082      	lsls	r2, r0, #2
1a001948:	4b03      	ldr	r3, [pc, #12]	; (1a001958 <Chip_I2C_EventHandler+0x1c>)
1a00194a:	4413      	add	r3, r2
1a00194c:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a00194e:	7d13      	ldrb	r3, [r2, #20]
1a001950:	b2db      	uxtb	r3, r3
1a001952:	2b04      	cmp	r3, #4
1a001954:	d0fb      	beq.n	1a00194e <Chip_I2C_EventHandler+0x12>
1a001956:	e7f3      	b.n	1a001940 <Chip_I2C_EventHandler+0x4>
1a001958:	10000090 	.word	0x10000090

1a00195c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a00195c:	b570      	push	{r4, r5, r6, lr}
1a00195e:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a001960:	4e06      	ldr	r6, [pc, #24]	; (1a00197c <Chip_I2C_Init+0x20>)
1a001962:	00c4      	lsls	r4, r0, #3
1a001964:	1a22      	subs	r2, r4, r0
1a001966:	0093      	lsls	r3, r2, #2
1a001968:	4433      	add	r3, r6
1a00196a:	8898      	ldrh	r0, [r3, #4]
1a00196c:	f7ff fe6c 	bl	1a001648 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001970:	1b64      	subs	r4, r4, r5
1a001972:	00a3      	lsls	r3, r4, #2
1a001974:	58f3      	ldr	r3, [r6, r3]
1a001976:	226c      	movs	r2, #108	; 0x6c
1a001978:	619a      	str	r2, [r3, #24]
}
1a00197a:	bd70      	pop	{r4, r5, r6, pc}
1a00197c:	10000090 	.word	0x10000090

1a001980 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001984:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001986:	4e0b      	ldr	r6, [pc, #44]	; (1a0019b4 <Chip_I2C_SetClockRate+0x34>)
1a001988:	00c5      	lsls	r5, r0, #3
1a00198a:	1a2b      	subs	r3, r5, r0
1a00198c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001990:	eb06 0308 	add.w	r3, r6, r8
1a001994:	8898      	ldrh	r0, [r3, #4]
1a001996:	f7ff fe71 	bl	1a00167c <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00199a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00199e:	f856 3008 	ldr.w	r3, [r6, r8]
1a0019a2:	0842      	lsrs	r2, r0, #1
1a0019a4:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0019a6:	f856 3008 	ldr.w	r3, [r6, r8]
1a0019aa:	691a      	ldr	r2, [r3, #16]
1a0019ac:	1a80      	subs	r0, r0, r2
1a0019ae:	6158      	str	r0, [r3, #20]
}
1a0019b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0019b4:	10000090 	.word	0x10000090

1a0019b8 <ResetISR>:
void ResetISR(void) {
1a0019b8:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a0019ba:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0019bc:	4b18      	ldr	r3, [pc, #96]	; (1a001a20 <ResetISR+0x68>)
1a0019be:	4a19      	ldr	r2, [pc, #100]	; (1a001a24 <ResetISR+0x6c>)
1a0019c0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0019c2:	3304      	adds	r3, #4
1a0019c4:	4a18      	ldr	r2, [pc, #96]	; (1a001a28 <ResetISR+0x70>)
1a0019c6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0019c8:	2300      	movs	r3, #0
1a0019ca:	e005      	b.n	1a0019d8 <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0019cc:	4a17      	ldr	r2, [pc, #92]	; (1a001a2c <ResetISR+0x74>)
1a0019ce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0019d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0019d6:	3301      	adds	r3, #1
1a0019d8:	2b07      	cmp	r3, #7
1a0019da:	d9f7      	bls.n	1a0019cc <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a0019dc:	b662      	cpsie	i
    SystemInit();
1a0019de:	f7ff fa0d 	bl	1a000dfc <SystemInit>
    SectionTableAddr = &__data_section_table;
1a0019e2:	4b13      	ldr	r3, [pc, #76]	; (1a001a30 <ResetISR+0x78>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0019e4:	e007      	b.n	1a0019f6 <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a0019e6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0019ea:	689a      	ldr	r2, [r3, #8]
1a0019ec:	6859      	ldr	r1, [r3, #4]
1a0019ee:	6818      	ldr	r0, [r3, #0]
1a0019f0:	f7fe fbd1 	bl	1a000196 <data_init>
        SectionLen = *SectionTableAddr++;
1a0019f4:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0019f6:	4a0f      	ldr	r2, [pc, #60]	; (1a001a34 <ResetISR+0x7c>)
1a0019f8:	4293      	cmp	r3, r2
1a0019fa:	d3f4      	bcc.n	1a0019e6 <ResetISR+0x2e>
1a0019fc:	e006      	b.n	1a001a0c <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a0019fe:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001a00:	6859      	ldr	r1, [r3, #4]
1a001a02:	f854 0b08 	ldr.w	r0, [r4], #8
1a001a06:	f7fe fbd5 	bl	1a0001b4 <bss_init>
        SectionLen = *SectionTableAddr++;
1a001a0a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001a0c:	4a0a      	ldr	r2, [pc, #40]	; (1a001a38 <ResetISR+0x80>)
1a001a0e:	4293      	cmp	r3, r2
1a001a10:	d3f5      	bcc.n	1a0019fe <ResetISR+0x46>
    __libc_init_array();
1a001a12:	f000 f995 	bl	1a001d40 <__libc_init_array>
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001a16:	f7ff f9d3 	bl	1a000dc0 <Board_Init>
    main();
1a001a1a:	f7fe fc71 	bl	1a000300 <main>
1a001a1e:	e7fe      	b.n	1a001a1e <ResetISR+0x66>
1a001a20:	40053100 	.word	0x40053100
1a001a24:	10df1000 	.word	0x10df1000
1a001a28:	01dff7ff 	.word	0x01dff7ff
1a001a2c:	e000e280 	.word	0xe000e280
1a001a30:	1a000114 	.word	0x1a000114
1a001a34:	1a000150 	.word	0x1a000150
1a001a38:	1a000178 	.word	0x1a000178

1a001a3c <_init>:
void _init(void) {}
1a001a3c:	4770      	bx	lr
1a001a3e:	Address 0x000000001a001a3e is out of bounds.


1a001a40 <__aeabi_uldivmod>:
1a001a40:	b953      	cbnz	r3, 1a001a58 <__aeabi_uldivmod+0x18>
1a001a42:	b94a      	cbnz	r2, 1a001a58 <__aeabi_uldivmod+0x18>
1a001a44:	2900      	cmp	r1, #0
1a001a46:	bf08      	it	eq
1a001a48:	2800      	cmpeq	r0, #0
1a001a4a:	bf1c      	itt	ne
1a001a4c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a001a50:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a001a54:	f000 b972 	b.w	1a001d3c <__aeabi_idiv0>
1a001a58:	f1ad 0c08 	sub.w	ip, sp, #8
1a001a5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001a60:	f000 f806 	bl	1a001a70 <__udivmoddi4>
1a001a64:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001a68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001a6c:	b004      	add	sp, #16
1a001a6e:	4770      	bx	lr

1a001a70 <__udivmoddi4>:
1a001a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001a74:	9e08      	ldr	r6, [sp, #32]
1a001a76:	4604      	mov	r4, r0
1a001a78:	4688      	mov	r8, r1
1a001a7a:	2b00      	cmp	r3, #0
1a001a7c:	d14b      	bne.n	1a001b16 <__udivmoddi4+0xa6>
1a001a7e:	428a      	cmp	r2, r1
1a001a80:	4615      	mov	r5, r2
1a001a82:	d967      	bls.n	1a001b54 <__udivmoddi4+0xe4>
1a001a84:	fab2 f282 	clz	r2, r2
1a001a88:	b14a      	cbz	r2, 1a001a9e <__udivmoddi4+0x2e>
1a001a8a:	f1c2 0720 	rsb	r7, r2, #32
1a001a8e:	fa01 f302 	lsl.w	r3, r1, r2
1a001a92:	fa20 f707 	lsr.w	r7, r0, r7
1a001a96:	4095      	lsls	r5, r2
1a001a98:	ea47 0803 	orr.w	r8, r7, r3
1a001a9c:	4094      	lsls	r4, r2
1a001a9e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001aa2:	0c23      	lsrs	r3, r4, #16
1a001aa4:	fbb8 f7fe 	udiv	r7, r8, lr
1a001aa8:	fa1f fc85 	uxth.w	ip, r5
1a001aac:	fb0e 8817 	mls	r8, lr, r7, r8
1a001ab0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001ab4:	fb07 f10c 	mul.w	r1, r7, ip
1a001ab8:	4299      	cmp	r1, r3
1a001aba:	d909      	bls.n	1a001ad0 <__udivmoddi4+0x60>
1a001abc:	18eb      	adds	r3, r5, r3
1a001abe:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a001ac2:	f080 811b 	bcs.w	1a001cfc <__udivmoddi4+0x28c>
1a001ac6:	4299      	cmp	r1, r3
1a001ac8:	f240 8118 	bls.w	1a001cfc <__udivmoddi4+0x28c>
1a001acc:	3f02      	subs	r7, #2
1a001ace:	442b      	add	r3, r5
1a001ad0:	1a5b      	subs	r3, r3, r1
1a001ad2:	b2a4      	uxth	r4, r4
1a001ad4:	fbb3 f0fe 	udiv	r0, r3, lr
1a001ad8:	fb0e 3310 	mls	r3, lr, r0, r3
1a001adc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001ae0:	fb00 fc0c 	mul.w	ip, r0, ip
1a001ae4:	45a4      	cmp	ip, r4
1a001ae6:	d909      	bls.n	1a001afc <__udivmoddi4+0x8c>
1a001ae8:	192c      	adds	r4, r5, r4
1a001aea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001aee:	f080 8107 	bcs.w	1a001d00 <__udivmoddi4+0x290>
1a001af2:	45a4      	cmp	ip, r4
1a001af4:	f240 8104 	bls.w	1a001d00 <__udivmoddi4+0x290>
1a001af8:	3802      	subs	r0, #2
1a001afa:	442c      	add	r4, r5
1a001afc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001b00:	eba4 040c 	sub.w	r4, r4, ip
1a001b04:	2700      	movs	r7, #0
1a001b06:	b11e      	cbz	r6, 1a001b10 <__udivmoddi4+0xa0>
1a001b08:	40d4      	lsrs	r4, r2
1a001b0a:	2300      	movs	r3, #0
1a001b0c:	e9c6 4300 	strd	r4, r3, [r6]
1a001b10:	4639      	mov	r1, r7
1a001b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b16:	428b      	cmp	r3, r1
1a001b18:	d909      	bls.n	1a001b2e <__udivmoddi4+0xbe>
1a001b1a:	2e00      	cmp	r6, #0
1a001b1c:	f000 80eb 	beq.w	1a001cf6 <__udivmoddi4+0x286>
1a001b20:	2700      	movs	r7, #0
1a001b22:	e9c6 0100 	strd	r0, r1, [r6]
1a001b26:	4638      	mov	r0, r7
1a001b28:	4639      	mov	r1, r7
1a001b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b2e:	fab3 f783 	clz	r7, r3
1a001b32:	2f00      	cmp	r7, #0
1a001b34:	d147      	bne.n	1a001bc6 <__udivmoddi4+0x156>
1a001b36:	428b      	cmp	r3, r1
1a001b38:	d302      	bcc.n	1a001b40 <__udivmoddi4+0xd0>
1a001b3a:	4282      	cmp	r2, r0
1a001b3c:	f200 80fa 	bhi.w	1a001d34 <__udivmoddi4+0x2c4>
1a001b40:	1a84      	subs	r4, r0, r2
1a001b42:	eb61 0303 	sbc.w	r3, r1, r3
1a001b46:	2001      	movs	r0, #1
1a001b48:	4698      	mov	r8, r3
1a001b4a:	2e00      	cmp	r6, #0
1a001b4c:	d0e0      	beq.n	1a001b10 <__udivmoddi4+0xa0>
1a001b4e:	e9c6 4800 	strd	r4, r8, [r6]
1a001b52:	e7dd      	b.n	1a001b10 <__udivmoddi4+0xa0>
1a001b54:	b902      	cbnz	r2, 1a001b58 <__udivmoddi4+0xe8>
1a001b56:	deff      	udf	#255	; 0xff
1a001b58:	fab2 f282 	clz	r2, r2
1a001b5c:	2a00      	cmp	r2, #0
1a001b5e:	f040 808f 	bne.w	1a001c80 <__udivmoddi4+0x210>
1a001b62:	1b49      	subs	r1, r1, r5
1a001b64:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001b68:	fa1f f885 	uxth.w	r8, r5
1a001b6c:	2701      	movs	r7, #1
1a001b6e:	fbb1 fcfe 	udiv	ip, r1, lr
1a001b72:	0c23      	lsrs	r3, r4, #16
1a001b74:	fb0e 111c 	mls	r1, lr, ip, r1
1a001b78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001b7c:	fb08 f10c 	mul.w	r1, r8, ip
1a001b80:	4299      	cmp	r1, r3
1a001b82:	d907      	bls.n	1a001b94 <__udivmoddi4+0x124>
1a001b84:	18eb      	adds	r3, r5, r3
1a001b86:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a001b8a:	d202      	bcs.n	1a001b92 <__udivmoddi4+0x122>
1a001b8c:	4299      	cmp	r1, r3
1a001b8e:	f200 80cd 	bhi.w	1a001d2c <__udivmoddi4+0x2bc>
1a001b92:	4684      	mov	ip, r0
1a001b94:	1a59      	subs	r1, r3, r1
1a001b96:	b2a3      	uxth	r3, r4
1a001b98:	fbb1 f0fe 	udiv	r0, r1, lr
1a001b9c:	fb0e 1410 	mls	r4, lr, r0, r1
1a001ba0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001ba4:	fb08 f800 	mul.w	r8, r8, r0
1a001ba8:	45a0      	cmp	r8, r4
1a001baa:	d907      	bls.n	1a001bbc <__udivmoddi4+0x14c>
1a001bac:	192c      	adds	r4, r5, r4
1a001bae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001bb2:	d202      	bcs.n	1a001bba <__udivmoddi4+0x14a>
1a001bb4:	45a0      	cmp	r8, r4
1a001bb6:	f200 80b6 	bhi.w	1a001d26 <__udivmoddi4+0x2b6>
1a001bba:	4618      	mov	r0, r3
1a001bbc:	eba4 0408 	sub.w	r4, r4, r8
1a001bc0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001bc4:	e79f      	b.n	1a001b06 <__udivmoddi4+0x96>
1a001bc6:	f1c7 0c20 	rsb	ip, r7, #32
1a001bca:	40bb      	lsls	r3, r7
1a001bcc:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001bd0:	ea4e 0e03 	orr.w	lr, lr, r3
1a001bd4:	fa01 f407 	lsl.w	r4, r1, r7
1a001bd8:	fa20 f50c 	lsr.w	r5, r0, ip
1a001bdc:	fa21 f30c 	lsr.w	r3, r1, ip
1a001be0:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001be4:	4325      	orrs	r5, r4
1a001be6:	fbb3 f9f8 	udiv	r9, r3, r8
1a001bea:	0c2c      	lsrs	r4, r5, #16
1a001bec:	fb08 3319 	mls	r3, r8, r9, r3
1a001bf0:	fa1f fa8e 	uxth.w	sl, lr
1a001bf4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001bf8:	fb09 f40a 	mul.w	r4, r9, sl
1a001bfc:	429c      	cmp	r4, r3
1a001bfe:	fa02 f207 	lsl.w	r2, r2, r7
1a001c02:	fa00 f107 	lsl.w	r1, r0, r7
1a001c06:	d90b      	bls.n	1a001c20 <__udivmoddi4+0x1b0>
1a001c08:	eb1e 0303 	adds.w	r3, lr, r3
1a001c0c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001c10:	f080 8087 	bcs.w	1a001d22 <__udivmoddi4+0x2b2>
1a001c14:	429c      	cmp	r4, r3
1a001c16:	f240 8084 	bls.w	1a001d22 <__udivmoddi4+0x2b2>
1a001c1a:	f1a9 0902 	sub.w	r9, r9, #2
1a001c1e:	4473      	add	r3, lr
1a001c20:	1b1b      	subs	r3, r3, r4
1a001c22:	b2ad      	uxth	r5, r5
1a001c24:	fbb3 f0f8 	udiv	r0, r3, r8
1a001c28:	fb08 3310 	mls	r3, r8, r0, r3
1a001c2c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001c30:	fb00 fa0a 	mul.w	sl, r0, sl
1a001c34:	45a2      	cmp	sl, r4
1a001c36:	d908      	bls.n	1a001c4a <__udivmoddi4+0x1da>
1a001c38:	eb1e 0404 	adds.w	r4, lr, r4
1a001c3c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001c40:	d26b      	bcs.n	1a001d1a <__udivmoddi4+0x2aa>
1a001c42:	45a2      	cmp	sl, r4
1a001c44:	d969      	bls.n	1a001d1a <__udivmoddi4+0x2aa>
1a001c46:	3802      	subs	r0, #2
1a001c48:	4474      	add	r4, lr
1a001c4a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001c4e:	fba0 8902 	umull	r8, r9, r0, r2
1a001c52:	eba4 040a 	sub.w	r4, r4, sl
1a001c56:	454c      	cmp	r4, r9
1a001c58:	46c2      	mov	sl, r8
1a001c5a:	464b      	mov	r3, r9
1a001c5c:	d354      	bcc.n	1a001d08 <__udivmoddi4+0x298>
1a001c5e:	d051      	beq.n	1a001d04 <__udivmoddi4+0x294>
1a001c60:	2e00      	cmp	r6, #0
1a001c62:	d069      	beq.n	1a001d38 <__udivmoddi4+0x2c8>
1a001c64:	ebb1 050a 	subs.w	r5, r1, sl
1a001c68:	eb64 0403 	sbc.w	r4, r4, r3
1a001c6c:	fa04 fc0c 	lsl.w	ip, r4, ip
1a001c70:	40fd      	lsrs	r5, r7
1a001c72:	40fc      	lsrs	r4, r7
1a001c74:	ea4c 0505 	orr.w	r5, ip, r5
1a001c78:	e9c6 5400 	strd	r5, r4, [r6]
1a001c7c:	2700      	movs	r7, #0
1a001c7e:	e747      	b.n	1a001b10 <__udivmoddi4+0xa0>
1a001c80:	f1c2 0320 	rsb	r3, r2, #32
1a001c84:	fa20 f703 	lsr.w	r7, r0, r3
1a001c88:	4095      	lsls	r5, r2
1a001c8a:	fa01 f002 	lsl.w	r0, r1, r2
1a001c8e:	fa21 f303 	lsr.w	r3, r1, r3
1a001c92:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001c96:	4338      	orrs	r0, r7
1a001c98:	0c01      	lsrs	r1, r0, #16
1a001c9a:	fbb3 f7fe 	udiv	r7, r3, lr
1a001c9e:	fa1f f885 	uxth.w	r8, r5
1a001ca2:	fb0e 3317 	mls	r3, lr, r7, r3
1a001ca6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001caa:	fb07 f308 	mul.w	r3, r7, r8
1a001cae:	428b      	cmp	r3, r1
1a001cb0:	fa04 f402 	lsl.w	r4, r4, r2
1a001cb4:	d907      	bls.n	1a001cc6 <__udivmoddi4+0x256>
1a001cb6:	1869      	adds	r1, r5, r1
1a001cb8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001cbc:	d22f      	bcs.n	1a001d1e <__udivmoddi4+0x2ae>
1a001cbe:	428b      	cmp	r3, r1
1a001cc0:	d92d      	bls.n	1a001d1e <__udivmoddi4+0x2ae>
1a001cc2:	3f02      	subs	r7, #2
1a001cc4:	4429      	add	r1, r5
1a001cc6:	1acb      	subs	r3, r1, r3
1a001cc8:	b281      	uxth	r1, r0
1a001cca:	fbb3 f0fe 	udiv	r0, r3, lr
1a001cce:	fb0e 3310 	mls	r3, lr, r0, r3
1a001cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001cd6:	fb00 f308 	mul.w	r3, r0, r8
1a001cda:	428b      	cmp	r3, r1
1a001cdc:	d907      	bls.n	1a001cee <__udivmoddi4+0x27e>
1a001cde:	1869      	adds	r1, r5, r1
1a001ce0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001ce4:	d217      	bcs.n	1a001d16 <__udivmoddi4+0x2a6>
1a001ce6:	428b      	cmp	r3, r1
1a001ce8:	d915      	bls.n	1a001d16 <__udivmoddi4+0x2a6>
1a001cea:	3802      	subs	r0, #2
1a001cec:	4429      	add	r1, r5
1a001cee:	1ac9      	subs	r1, r1, r3
1a001cf0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001cf4:	e73b      	b.n	1a001b6e <__udivmoddi4+0xfe>
1a001cf6:	4637      	mov	r7, r6
1a001cf8:	4630      	mov	r0, r6
1a001cfa:	e709      	b.n	1a001b10 <__udivmoddi4+0xa0>
1a001cfc:	4607      	mov	r7, r0
1a001cfe:	e6e7      	b.n	1a001ad0 <__udivmoddi4+0x60>
1a001d00:	4618      	mov	r0, r3
1a001d02:	e6fb      	b.n	1a001afc <__udivmoddi4+0x8c>
1a001d04:	4541      	cmp	r1, r8
1a001d06:	d2ab      	bcs.n	1a001c60 <__udivmoddi4+0x1f0>
1a001d08:	ebb8 0a02 	subs.w	sl, r8, r2
1a001d0c:	eb69 020e 	sbc.w	r2, r9, lr
1a001d10:	3801      	subs	r0, #1
1a001d12:	4613      	mov	r3, r2
1a001d14:	e7a4      	b.n	1a001c60 <__udivmoddi4+0x1f0>
1a001d16:	4660      	mov	r0, ip
1a001d18:	e7e9      	b.n	1a001cee <__udivmoddi4+0x27e>
1a001d1a:	4618      	mov	r0, r3
1a001d1c:	e795      	b.n	1a001c4a <__udivmoddi4+0x1da>
1a001d1e:	4667      	mov	r7, ip
1a001d20:	e7d1      	b.n	1a001cc6 <__udivmoddi4+0x256>
1a001d22:	4681      	mov	r9, r0
1a001d24:	e77c      	b.n	1a001c20 <__udivmoddi4+0x1b0>
1a001d26:	3802      	subs	r0, #2
1a001d28:	442c      	add	r4, r5
1a001d2a:	e747      	b.n	1a001bbc <__udivmoddi4+0x14c>
1a001d2c:	f1ac 0c02 	sub.w	ip, ip, #2
1a001d30:	442b      	add	r3, r5
1a001d32:	e72f      	b.n	1a001b94 <__udivmoddi4+0x124>
1a001d34:	4638      	mov	r0, r7
1a001d36:	e708      	b.n	1a001b4a <__udivmoddi4+0xda>
1a001d38:	4637      	mov	r7, r6
1a001d3a:	e6e9      	b.n	1a001b10 <__udivmoddi4+0xa0>

1a001d3c <__aeabi_idiv0>:
1a001d3c:	4770      	bx	lr
1a001d3e:	bf00      	nop

1a001d40 <__libc_init_array>:
1a001d40:	b570      	push	{r4, r5, r6, lr}
1a001d42:	4e0d      	ldr	r6, [pc, #52]	; (1a001d78 <__libc_init_array+0x38>)
1a001d44:	4c0d      	ldr	r4, [pc, #52]	; (1a001d7c <__libc_init_array+0x3c>)
1a001d46:	1ba4      	subs	r4, r4, r6
1a001d48:	10a4      	asrs	r4, r4, #2
1a001d4a:	2500      	movs	r5, #0
1a001d4c:	42a5      	cmp	r5, r4
1a001d4e:	d109      	bne.n	1a001d64 <__libc_init_array+0x24>
1a001d50:	4e0b      	ldr	r6, [pc, #44]	; (1a001d80 <__libc_init_array+0x40>)
1a001d52:	4c0c      	ldr	r4, [pc, #48]	; (1a001d84 <__libc_init_array+0x44>)
1a001d54:	f7ff fe72 	bl	1a001a3c <_init>
1a001d58:	1ba4      	subs	r4, r4, r6
1a001d5a:	10a4      	asrs	r4, r4, #2
1a001d5c:	2500      	movs	r5, #0
1a001d5e:	42a5      	cmp	r5, r4
1a001d60:	d105      	bne.n	1a001d6e <__libc_init_array+0x2e>
1a001d62:	bd70      	pop	{r4, r5, r6, pc}
1a001d64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001d68:	4798      	blx	r3
1a001d6a:	3501      	adds	r5, #1
1a001d6c:	e7ee      	b.n	1a001d4c <__libc_init_array+0xc>
1a001d6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a001d72:	4798      	blx	r3
1a001d74:	3501      	adds	r5, #1
1a001d76:	e7f2      	b.n	1a001d5e <__libc_init_array+0x1e>
1a001d78:	1a0020c0 	.word	0x1a0020c0
1a001d7c:	1a0020c0 	.word	0x1a0020c0
1a001d80:	1a0020c0 	.word	0x1a0020c0
1a001d84:	1a0020c0 	.word	0x1a0020c0

1a001d88 <memset>:
1a001d88:	4402      	add	r2, r0
1a001d8a:	4603      	mov	r3, r0
1a001d8c:	4293      	cmp	r3, r2
1a001d8e:	d100      	bne.n	1a001d92 <memset+0xa>
1a001d90:	4770      	bx	lr
1a001d92:	f803 1b01 	strb.w	r1, [r3], #1
1a001d96:	e7f9      	b.n	1a001d8c <memset+0x4>

1a001d98 <ultrasonicSensorsIrqMap>:
1a001d98:	0100 ff02                                   ....

1a001d9c <gpioPinsInit>:
1a001d9c:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a001dac:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a001dbc:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a001dcc:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a001ddc:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a001dec:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a001dfc:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a001e0c:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a001e1c:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a001e2c:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a001e3c:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a001e4c:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a001e5c:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a001e6c:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a001e7c:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a001e8c:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a001e9c:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a001eac:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a001ebc:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a001ecc:	010e 0005 0801 ffff                         ........

1a001ed4 <lpcUarts>:
1a001ed4:	1000 4008 0406 0602 0205 0018 1000 4008     ...@...........@
1a001ee4:	0509 0907 0706 0018 2000 4008 0000 0000     ......... .@....
1a001ef4:	0000 0019 1000 400c 0107 0706 0602 001a     .......@........
1a001f04:	1000 400c 0f01 0101 0110 001a 2000 400c     ...@......... .@
1a001f14:	0302 0202 0204 001b                         ........

1a001f1c <ExtRateIn>:
1a001f1c:	0000 0000                                   ....

1a001f20 <GpioButtons>:
1a001f20:	0400 0800 0900 0901                         ........

1a001f28 <GpioLeds>:
1a001f28:	0005 0105 0205 0e00 0b01 0c01               ............

1a001f34 <GpioPorts>:
1a001f34:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a001f44:	0802 ffff                                   ....

1a001f48 <OscRateIn>:
1a001f48:	1b00 00b7                                   ....

1a001f4c <InitClkStates>:
1a001f4c:	0308 0001 0307 0001 0f01 0101               ............

1a001f58 <pinmuxing>:
1a001f58:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a001f68:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a001f78:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a001f88:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a001f98:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a001fa8:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a001fb8:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a001fc8:	0206 0057 0f01 00f3 1001 00f7 1101 00f3     ..W.............
1a001fd8:	1201 00b3 1301 00f0 1401 00b3 0707 00b6     ................
1a001fe8:	0000 00f2 0100 00b6                         ........

1a001ff0 <UART_BClock>:
1a001ff0:	01c2 01a2 0182 0162                         ......b.

1a001ff8 <UART_PClock>:
1a001ff8:	0081 0082 00a1 00a2 0201 0804 0f03 0f0f     ................
1a002008:	00ff 0000                                   ....

1a00200c <periph_to_base>:
1a00200c:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a00201c:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a00202c:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a00203c:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a00204c:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a00205c:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a00206c:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002078 <InitClkStates>:
1a002078:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a002088:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a002098:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a0020a8:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a0020b8:	111a 0001 111b 0001                         ........
