#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 22 15:53:26 2018
# Process ID: 14604
# Log file: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/planAhead_run_2/planAhead.log
# Journal file: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_xilinx/xilinx_uart/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin N12 [get_ports {dram_data[7]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {dram_data[6]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {dram_data[5]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {dram_data[4]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {dram_data[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {dram_data[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {dram_data[1]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {dram_data[0]}]
endgroup
startgroup
set_property package_pin F5 [get_ports retrieve_image]
endgroup
set_property package_pin "" [get_ports [list  {dram_data[7]}]]
set_property package_pin "" [get_ports [list  {dram_data[6]}]]
set_property package_pin "" [get_ports [list  {dram_data[5]}]]
set_property package_pin "" [get_ports [list  {dram_data[4]}]]
startgroup
set_property package_pin A16 [get_ports rx_serial]
endgroup
startgroup
set_property package_pin B16 [get_ports tx_serial]
endgroup
set_property package_pin "" [get_ports [list  write_done]]
startgroup
set_property package_pin L15 [get_ports in_Clock]
endgroup
startgroup
set_property package_pin N12 [get_ports retrieve_done]
endgroup
startgroup
set_property package_pin P16 [get_ports tx_active]
endgroup
startgroup
set_property package_pin D4 [get_ports write_done]
endgroup
save_constraints
