\hypertarget{group__asfdoc__sam0__system__clock__group}{}\section{S\+A\+M System Clock Management (S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}
\label{group__asfdoc__sam0__system__clock__group}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structsystem__clock__source__xosc__config}{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for X\+O\+S\+C. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__xosc32k__config}{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for X\+O\+S\+C32\+K. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__osc16m__config}{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for O\+S\+C16\+M. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__osculp32k__config}{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for O\+S\+C\+U\+L\+P32\+K. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__osc32k__config}{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for O\+S\+C\+U\+L\+P32\+K. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__dfll__config}{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for D\+F\+L\+L. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__clock__source__dpll__config}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+config}
\begin{DoxyCompactList}\small\item\em Configuration structure for D\+P\+L\+L. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__gclk__gen__config}{system\+\_\+gclk\+\_\+gen\+\_\+config}
\begin{DoxyCompactList}\small\item\em Generic Clock Generator configuration structure. \end{DoxyCompactList}\item 
struct \hyperlink{structsystem__gclk__chan__config}{system\+\_\+gclk\+\_\+chan\+\_\+config}
\begin{DoxyCompactList}\small\item\em Generic Clock configuration structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga6a5226fe65f283da094a3d1bd6c5692f}{system\+\_\+xosc32k\+\_\+startup} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fadf76c161a74f4e6ade8776338290c420}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144}
 \}
\begin{DoxyCompactList}\small\item\em Available start-\/up times for the X\+O\+S\+C32\+K. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga93797ad2901b27dd84fa8b7edc9bb5c5}{system\+\_\+xosc\+\_\+startup} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50}{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}
 \}
\begin{DoxyCompactList}\small\item\em Available start-\/up times for the X\+O\+S\+C. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_gaf2f527fc5dd85dcf1c7091d6059d05cb}{system\+\_\+osc32k\+\_\+startup} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130}
 \}
\begin{DoxyCompactList}\small\item\em Available start-\/up times for the O\+S\+C32\+K. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga85535cab6a2b215cc17a124819b45afd}{system\+\_\+osc16m\+\_\+fsel} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda794cb731dbabb7df3e616156885ff08c}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdaad2774d5c218ac259a64a5cd5008e36b}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdabc18422626cce3cb501fffabdfa994b1}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda82b51f6f2710df9a0e6dd9e2a2a3a0bb}{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M}
 \}
\begin{DoxyCompactList}\small\item\em Frequency selection for the internal 16\+M\+Hz system clock. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga30e9b73868506309f3dc4935fbe9ce4b}{system\+\_\+main\+\_\+clock\+\_\+div} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110}{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128}
 \}
\begin{DoxyCompactList}\small\item\em Main C\+P\+U, Lowpower and Backup clock division. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_gab463f9d80799466f12321e6252493e70}{system\+\_\+clock\+\_\+external} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K}
 \}
\begin{DoxyCompactList}\small\item\em External clock source types. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_gaf264d9ce05843104cb8a393b1d9ddfa2}{system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D} = O\+S\+C\+C\+T\+R\+L\+\_\+\+D\+F\+L\+L\+C\+T\+R\+L\+\_\+\+M\+O\+D\+E
 \}
\begin{DoxyCompactList}\small\item\em Operating modes of the D\+F\+L\+L clock source. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga6ce68deec62f12bb85ddb2f8c103ada5}{system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E} = O\+S\+C\+C\+T\+R\+L\+\_\+\+D\+F\+L\+L\+C\+T\+R\+L\+\_\+\+L\+L\+A\+W
 \}
\begin{DoxyCompactList}\small\item\em Locking behavior for the D\+F\+L\+L during device wake-\/up. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_gaf9b0eb010541f1d7c8af3eeb0573043d}{system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K} = O\+S\+C\+C\+T\+R\+L\+\_\+\+D\+F\+L\+L\+C\+T\+R\+L\+\_\+\+S\+T\+A\+B\+L\+E
 \}
\begin{DoxyCompactList}\small\item\em Fine tracking behavior for the D\+F\+L\+L once a lock has been acquired. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga04ee95a872995397e3db9cf1494721e3}{system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E} = O\+S\+C\+C\+T\+R\+L\+\_\+\+D\+F\+L\+L\+C\+T\+R\+L\+\_\+\+C\+C\+D\+I\+S
 \}
\begin{DoxyCompactList}\small\item\em Chill cycle behavior of the D\+F\+L\+L module. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga56ab87696abcd4e0103d6259386017ae}{system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E} = O\+S\+C\+C\+T\+R\+L\+\_\+\+D\+F\+L\+L\+C\+T\+R\+L\+\_\+\+Q\+L\+D\+I\+S
 \}
\begin{DoxyCompactList}\small\item\em Quick\+Lock settings for the D\+F\+L\+L module. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ae024e98619acf7d4d7a96d692d981cc4}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L48\+M, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C\+U\+L\+P32\+K, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a2b8b452464b43d7f2ef752ff3cee7c99}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L} = G\+C\+L\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+D\+P\+L\+L
 \}
\begin{DoxyCompactList}\small\item\em Available clock sources in the system. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_gac4ca1e52df2ab46c663dc51b51f9f2d5}{system\+\_\+clock\+\_\+apb\+\_\+bus} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ae1c985a40aa020c1a824b3b5b626c97d}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ab5ecb95438c032f301cdff15db7cf495}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E}
 \}
\begin{DoxyCompactList}\small\item\em List of A\+P\+B peripheral buses. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga835d71d0dc4437429d00c63226803630}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a8f52f2c9e2c9c3f6e570ab4f30a00e7b}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a11fe47185dd2d56032d954cdfa88d0b6}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630afda5d2058732750622331a93804ad1e1}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K}
 \}
\begin{DoxyCompactList}\small\item\em Reference clock source of the D\+P\+L\+L module. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga0e7c19446d9be3e0f018db02e5dfd053}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time} \{ \\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ad0daeca5d71aa8e0744df0fcd1551d42}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a17e54239fa3eb3b6b5f4498a7e38b093}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S} = 0x04, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ae382ded903d0f5e62034bff4b8969b42}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a271bc386a5d938287ace898f4390a47f}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S}, 
\\*
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a2de25682e0c649405ac97458ed0b19b9}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S}
 \}
\begin{DoxyCompactList}\small\item\em Lock time-\/out value of the D\+P\+L\+L module. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga0948d16df62f85d2828679fe7ac71059}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a9d6b6666eb823c73f9e9b9993b766fdf}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a395751739f91c8c6309586e1d01a3c5a}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aaca5282866a9196d026bccb4a6cac299}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aa472aa5b443f1fccc0b7204b0ac47f65}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R}
 \}
\begin{DoxyCompactList}\small\item\em Filter type of the D\+P\+L\+L module. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga1da00bfdf7ce6ad4695da16eabb9a1ed}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda08b39d98ca8e0264a07f41e106677ef7}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda2475b7e397dfedf8a18f8fb6a4fcec56}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2}, 
\hyperlink{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda3553647335810ce0d455c054706c98fb}{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4}
 \}
\begin{DoxyCompactList}\small\item\em D\+P\+L\+L Output Clock Prescaler. \end{DoxyCompactList}\item 
enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga1ab9bb87560ad127ed982591b7d67311}{gclk\+\_\+generator} \{ \hyperlink{group__asfdoc__sam0__system__clock__group_gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231}{G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0}
 \}
\begin{DoxyCompactList}\small\item\em List of available G\+C\+L\+K generators. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{External Oscillator Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_gacd16e7e13de08d55c028620d845a5cb5}{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__xosc__config}{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the external oscillator clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{External 32\+K\+Hz Oscillator Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga076bff009d78de95a0b2c9672f62b224}{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__xosc32k__config}{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the X\+O\+S\+C32\+K external 32\+K\+Hz oscillator clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Internal 32\+K\+Hz Oscillator Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga9c110273354846e5a6cf877d6180296f}{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__osc32k__config}{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the internal O\+S\+C32\+K oscillator clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Internal Ultra Low Power 32\+K\+Hz Oscillator Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_gab4e78c66dccd26a38cbf1e32af9da6d1}{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__osculp32k__config}{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the internal O\+S\+C\+U\+L\+P32\+K oscillator clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Internal 16\+M\+Hz Oscillator Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga15179882c18d7e09753939c4d1d136cc}{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__osc16m__config}{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the internal O\+S\+C16\+M oscillator clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Internal D\+F\+L\+L Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_gaa15073d0d4bd347bf8855ac20fd1b93c}{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__dfll__config}{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the D\+F\+L\+L clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Clock Source Management}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group__asfdoc__sam0__system__clock__group_ga9b801cecbdb70ee5eec6e556dc659997}{}enum \hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code} {\bfseries system\+\_\+clock\+\_\+source\+\_\+write\+\_\+calibration} (const enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source}, const uint16\+\_\+t calibration\+\_\+value, const uint8\+\_\+t freq\+\_\+range)\label{group__asfdoc__sam0__system__clock__group_ga9b801cecbdb70ee5eec6e556dc659997}

\item 
\hypertarget{group__asfdoc__sam0__system__clock__group_gad1e70dd9d08ec72e6a1cbef848ff8189}{}enum \hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code} {\bfseries system\+\_\+clock\+\_\+source\+\_\+enable} (const enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source})\label{group__asfdoc__sam0__system__clock__group_gad1e70dd9d08ec72e6a1cbef848ff8189}

\item 
enum \hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code} \hyperlink{group__asfdoc__sam0__system__clock__group_gacea9ce7a68fc3b0b2a46f3a8c3d6d89b}{system\+\_\+clock\+\_\+source\+\_\+disable} (const enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} clk\+\_\+source)
\begin{DoxyCompactList}\small\item\em Disables a clock source. \end{DoxyCompactList}\item 
bool \hyperlink{group__asfdoc__sam0__system__clock__group_ga2f18617c9770bf1c3ab8fdac5081e65e}{system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready} (const enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} clk\+\_\+source)
\begin{DoxyCompactList}\small\item\em Checks if a clock source is ready. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__asfdoc__sam0__system__clock__group_ga1894d901b7ed10e4c1e52a784c8962be}{system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz} (const enum \hyperlink{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{system\+\_\+clock\+\_\+source} clk\+\_\+source)
\begin{DoxyCompactList}\small\item\em Retrieve the frequency of a clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Internal D\+P\+L\+L Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga9f77933df42fc50863b858b7d4201874}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config} (struct \hyperlink{structsystem__clock__source__dpll__config}{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Configure the D\+P\+L\+L clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{System Clock Initialization}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga128236c1939f726786521434d8488b37}{system\+\_\+clock\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em Initialize clock system based on the configuration in \hyperlink{conf__clocks_8h}{conf\+\_\+clocks.\+h}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generic Clock Management}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga2e73072514e6300d60f18039ca47bf09}{system\+\_\+gclk\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em Initializes the G\+C\+L\+K driver. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generic Clock Management (Generators)}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_gacfd3360ccc8abb013f66b11ff44a5d0d}{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config} (const uint8\+\_\+t generator, struct \hyperlink{structsystem__gclk__gen__config}{system\+\_\+gclk\+\_\+gen\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Writes a Generic Clock Generator configuration to the hardware module. \end{DoxyCompactList}\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga2bad007fcf1f649a3919dcc72dccea8b}{system\+\_\+gclk\+\_\+gen\+\_\+enable} (const uint8\+\_\+t generator)
\begin{DoxyCompactList}\small\item\em Enables a Generic Clock Generator that was previously configured. \end{DoxyCompactList}\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga98a280a22a780c05e87c676f8c651dc3}{system\+\_\+gclk\+\_\+gen\+\_\+disable} (const uint8\+\_\+t generator)
\begin{DoxyCompactList}\small\item\em Disables a Generic Clock Generator that was previously enabled. \end{DoxyCompactList}\item 
bool \hyperlink{group__asfdoc__sam0__system__clock__group_ga113af9a430f74e082401383109e4eefd}{system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled} (const uint8\+\_\+t generator)
\begin{DoxyCompactList}\small\item\em Determins if the specified Generic Clock Generator is enabled. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generic Clock Management (Channels)}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga0dfbe40e700101f619ddc5b4eb83d78b}{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config} (const uint8\+\_\+t channel, struct \hyperlink{structsystem__gclk__chan__config}{system\+\_\+gclk\+\_\+chan\+\_\+config} $\ast$const config)
\begin{DoxyCompactList}\small\item\em Writes a Generic Clock configuration to the hardware module. \end{DoxyCompactList}\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga53e46ab144632c877a635ab70a7b51e1}{system\+\_\+gclk\+\_\+chan\+\_\+enable} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Enables a Generic Clock that was previously configured. \end{DoxyCompactList}\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_gaa1b945c9deba13fe8640563de4e11a53}{system\+\_\+gclk\+\_\+chan\+\_\+disable} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Disables a Generic Clock that was previously enabled. \end{DoxyCompactList}\item 
bool \hyperlink{group__asfdoc__sam0__system__clock__group_ga2467f733c23f6ad18e58a4f60deae0bb}{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Determins if the specified Generic Clock channel is enabled. \end{DoxyCompactList}\item 
void \hyperlink{group__asfdoc__sam0__system__clock__group_ga59856030d55e3e50091116ffe930a356}{system\+\_\+gclk\+\_\+chan\+\_\+lock} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Locks a Generic Clock channel from further configuration writes. \end{DoxyCompactList}\item 
bool \hyperlink{group__asfdoc__sam0__system__clock__group_ga343a0b14dce2d7f2724382292ac1d8ef}{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Determins if the specified Generic Clock channel is locked. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generic Clock Frequency Retrieval}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{group__asfdoc__sam0__system__clock__group_gaf5cd7b482ee14413084669c32eef84cb}{system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz} (const uint8\+\_\+t generator)
\begin{DoxyCompactList}\small\item\em Retrieves the clock frequency of a Generic Clock generator. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__asfdoc__sam0__system__clock__group_ga6683b93425b58d6c94b850419dd4c860}{system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz} (const uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Retrieves the clock frequency of a Generic Clock channel. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This driver for Atmel\textregistered{} $\vert$ S\+M\+A\+R\+T A\+R\+M\textregistered{}-\/based microcontrollers provides an interface for the configuration and management of the device's clocking related functions. This includes the various clock sources, bus clocks, and generic clocks within the device, with functions to manage the enabling, disabling, source selection, and prescaling of clocks to various internal peripherals.

The following peripherals are used by this module\+:


\begin{DoxyItemize}
\item G\+C\+L\+K (Generic Clock Management)
\item P\+M (Power Management)
\item O\+S\+C\+C\+T\+R\+L (Oscillators Controller)
\item O\+S\+C32\+K\+C\+T\+R\+L (32\+K Oscillators Controller)
\item M\+C\+L\+K (Main Clock)
\end{DoxyItemize}

The following devices can use this module\+:
\begin{DoxyItemize}
\item Atmel $\vert$ S\+M\+A\+R\+T S\+A\+M L21
\end{DoxyItemize}

The outline of this documentation is as follows\+:
\begin{DoxyItemize}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_prerequisites}{Prerequisites}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview}{Module Overview}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_special_considerations}{Special Considerations}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_extra_info}{Extra Information}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_examples}{Examples}
\item \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_api_overview}{A\+P\+I Overview}
\end{DoxyItemize}\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_prerequisites}{}\subsection{Prerequisites}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_prerequisites}
There are no prerequisites for this module.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview}{}\subsection{Module Overview}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview}
The S\+A\+M devices contain a sophisticated clocking system, which is designed to give the maximum flexibility to the user application. This system allows a system designer to tune the performance and power consumption of the device in a dynamic manner, to achieve the best trade-\/off between the two for a particular application.

This driver provides a set of functions for the configuration and management of the various clock related functionalities within the device.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_clock_sources}{}\subsubsection{Clock Sources}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_clock_sources}
The S\+A\+M devices have a number of master clock source modules, each of which being capable of producing a stabilized output frequency which can then be fed into the various peripherals and modules within the device.

Possible clock source modules include internal R/\+C oscillators, internal D\+F\+L\+L modules, as well as external crystal oscillators and/or clock inputs.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_cpu_clock}{}\subsubsection{C\+P\+U / Bus Clocks}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_cpu_clock}
The C\+P\+U and A\+H\+B/\+A\+P\+Bx buses are clocked by the same physical clock source (referred in this module as the Main Clock). The C\+P\+U and bus clocks are divided into a number of clock domains. Each clock domain can run at different frequencies.

There are three clock domains\+:


\begin{DoxyItemize}
\item C\+P\+U Clock Domain
\item Low Power Clock Domain(\+L\+P Clock Domain)
\item Backup Clock Domain(\+B\+U\+P Clock Domain)
\end{DoxyItemize}

Each clock domain (C\+P\+U, L\+P, B\+U\+P) can be changed on the fly. To ensure correct operation, frequencies must be selected so that B\+U\+P\+D\+I\+V ≥ L\+P\+D\+I\+V ≥ H\+S\+D\+I\+V. Also, frequencies must never exceed the specified maximum frequency for each clock domain. A module may be connected to several clock domains (for instance, A\+H\+B and A\+P\+B).

The general main clock tree for the C\+P\+U and associated buses is shown in \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_clock_tree}{the figure below}.

\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_clock_tree}%
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_clock_tree}{}%
\begin{center}

\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{dot_inline_dotgraph_2}}
\end{DoxyImageNoCaption}
\end{center}
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_clock_masking}{}\subsubsection{Clock Masking}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_clock_masking}
To save power, the input clock to one or more peripherals on the A\+H\+B and A\+P\+Bx buses can be masked away. When masked, no clock is passed into the module. Disabling of clocks of unused modules will prevent all access to the masked module, but will reduce the overall device power consumption.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk}{}\subsubsection{Generic Clocks}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk}
Within the S\+A\+M devices are a number of Generic Clocks; these are used to provide clocks to the various peripheral clock domains in the device in a standardized manner. One or more master source clocks can be selected as the input clock to a Generic Clock Generator, which can prescale down the input frequency to a slower rate for use in a peripheral.

Additionally, a number of individually selectable Generic Clock Channels are provided, which multiplex and gate the various generator outputs for one or more peripherals within the device. This setup allows for a single common generator to feed one or more channels, which can then be enabled or disabled individually as required.

\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_overview}%
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_overview}{}%
\begin{center}

\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{dot_inline_dotgraph_3}}
\end{DoxyImageNoCaption}
\end{center}
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_example}{}\paragraph{Clock Chain Example}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_example}
An example setup of a complete clock chain within the device is shown in \hyperlink{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_example_fig}{the figure below}.

\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_example_fig}%
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_chain_example_fig}{}%
\begin{center}

\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{dot_inline_dotgraph_4}}
\end{DoxyImageNoCaption}
\end{center}
\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk_generators}{}\paragraph{Generic Clock Generators}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk_generators}
Each Generic Clock generator within the device can source its input clock from one of the provided Source Clocks, and prescale the output for one or more Generic Clock Channels in a one-\/to-\/many relationship. The generators thus allow for several clocks to be generated of different frequencies, power usages, and accuracies, which can be turned on and off individually to disable the clocks to multiple peripherals as a group.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk_channels}{}\paragraph{Generic Clock Channels}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_module_overview_gclk_channels}
To connect a Generic Clock Generator to a peripheral within the device, a Generic Clock Channel is used. Each peripheral or peripheral group has an associated Generic Clock Channel, which serves as the clock input for the peripheral(s). To supply a clock to the peripheral module(s), the associated channel must be connected to a running Generic Clock Generator and the channel enabled.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_special_considerations}{}\subsection{Special Considerations}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_special_considerations}
There are no special considerations for this module.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_extra_info}{}\subsection{Extra Information}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_extra_info}
For extra information, see \hyperlink{asfdoc_sam0_system_clock_extra}{Extra Information for S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K Driver}. This includes\+:
\begin{DoxyItemize}
\item \hyperlink{asfdoc_sam0_system_clock_extra_asfdoc_sam0_system_clock_extra_acronyms}{Acronyms}
\item \hyperlink{asfdoc_sam0_system_clock_extra_asfdoc_sam0_system_clock_extra_dependencies}{Dependencies}
\item \hyperlink{asfdoc_sam0_system_clock_extra_asfdoc_sam0_system_clock_extra_errata}{Errata}
\item \hyperlink{asfdoc_sam0_system_clock_extra_asfdoc_sam0_system_clock_extra_history}{Module History}
\end{DoxyItemize}\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_examples}{}\subsection{Examples}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_examples}
For a list of examples related to this driver, see \hyperlink{asfdoc_sam0_system_clock_exqsg}{Examples for System Clock Driver}.\hypertarget{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_api_overview}{}\subsection{A\+P\+I Overview}\label{group__asfdoc__sam0__system__clock__group_asfdoc_sam0_system_clock_api_overview}


\subsection{Enumeration Type Documentation}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga1ab9bb87560ad127ed982591b7d67311}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!gclk\+\_\+generator@{gclk\+\_\+generator}}
\index{gclk\+\_\+generator@{gclk\+\_\+generator}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{gclk\+\_\+generator}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf gclk\+\_\+generator}}\label{group__asfdoc__sam0__system__clock__group_ga1ab9bb87560ad127ed982591b7d67311}


List of available G\+C\+L\+K generators. 

List of Available G\+C\+L\+K generators. This enum is used in the peripheral device drivers to select the G\+C\+L\+K generator to be used for its operation.

The number of G\+C\+L\+K generators available is device dependent. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0@{G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0@{G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231}{}G\+C\+L\+K\+\_\+\+G\+E\+N\+E\+R\+A\+T\+O\+R\+\_\+0\label{group__asfdoc__sam0__system__clock__group_gga1ab9bb87560ad127ed982591b7d67311a66f60c7b34b5fc16a9845d83370f7231}
}]G\+C\+L\+K generator channel 0 \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_gac4ca1e52df2ab46c663dc51b51f9f2d5}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+apb\+\_\+bus@{system\+\_\+clock\+\_\+apb\+\_\+bus}}
\index{system\+\_\+clock\+\_\+apb\+\_\+bus@{system\+\_\+clock\+\_\+apb\+\_\+bus}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+apb\+\_\+bus}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+apb\+\_\+bus}}\label{group__asfdoc__sam0__system__clock__group_gac4ca1e52df2ab46c663dc51b51f9f2d5}


List of A\+P\+B peripheral buses. 

Available bus clock domains on the A\+P\+B bus. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+A\label{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a25197a2c1efe6a444a5cdcef7d82a1de}
}]Peripheral bus A on the A\+P\+B bus \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+B\label{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5aa94daeca3198d35ba50839f69fa97fb2}
}]Peripheral bus B on the A\+P\+B bus \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+C\label{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5a53168b7d478e1634594203d1ec2a654a}
}]Peripheral bus C on the A\+P\+B bus \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ae1c985a40aa020c1a824b3b5b626c97d}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+D\label{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ae1c985a40aa020c1a824b3b5b626c97d}
}]Peripheral bus D on the A\+P\+B bus \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ab5ecb95438c032f301cdff15db7cf495}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+P\+B\+\_\+\+A\+P\+B\+E\label{group__asfdoc__sam0__system__clock__group_ggac4ca1e52df2ab46c663dc51b51f9f2d5ab5ecb95438c032f301cdff15db7cf495}
}]Peripheral bus E on the A\+P\+B bus \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga04ee95a872995397e3db9cf1494721e3}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle@{system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle}}
\index{system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle@{system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+dfll\+\_\+chill\+\_\+cycle}}\label{group__asfdoc__sam0__system__clock__group_ga04ee95a872995397e3db9cf1494721e3}


Chill cycle behavior of the D\+F\+L\+L module. 

D\+F\+L\+L chill cycle behavior modes of the D\+F\+L\+L module. A chill cycle is a period of time when the D\+F\+L\+L output frequency is not measured by the unit, to allow the output to stabilize after a change in the input clock source. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+E\+N\+A\+B\+L\+E\label{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3ad75095e64d38dbba6451c496645b7e01}
}]Enable a chill cycle, where the D\+F\+L\+L output frequency is not measured \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+C\+H\+I\+L\+L\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E\label{group__asfdoc__sam0__system__clock__group_gga04ee95a872995397e3db9cf1494721e3a1f84a60dcc044d7bc33cf71cddb985a3}
}]Disable a chill cycle, where the D\+F\+L\+L output frequency is not measured \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaf264d9ce05843104cb8a393b1d9ddfa2}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode@{system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode}}
\index{system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode@{system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+dfll\+\_\+loop\+\_\+mode}}\label{group__asfdoc__sam0__system__clock__group_gaf264d9ce05843104cb8a393b1d9ddfa2}


Operating modes of the D\+F\+L\+L clock source. 

Available operating modes of the D\+F\+L\+L clock source module. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+E\+N\label{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a3d9e15bfd0803e41da1f59f8b699184a}
}]The D\+F\+L\+L is operating in open loop mode with no feedback \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+C\+L\+O\+S\+E\+D\label{group__asfdoc__sam0__system__clock__group_ggaf264d9ce05843104cb8a393b1d9ddfa2a1a18e1d9233792ba5e4663c978d7a46b}
}]The D\+F\+L\+L is operating in closed loop mode with frequency feedback from a low frequency reference clock \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga56ab87696abcd4e0103d6259386017ae}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock@{system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock}}
\index{system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock@{system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+dfll\+\_\+quick\+\_\+lock}}\label{group__asfdoc__sam0__system__clock__group_ga56ab87696abcd4e0103d6259386017ae}


Quick\+Lock settings for the D\+F\+L\+L module. 

D\+F\+L\+L Quick\+Lock settings for the D\+F\+L\+L module, to allow for a faster lock of the D\+F\+L\+L output frequency at the expense of accuracy. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+L\+E\label{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea0599c04b640c394c9fba065ae8e8b616}
}]Enable the Quick\+Lock feature for looser lock requirements on the D\+F\+L\+L \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+Q\+U\+I\+C\+K\+\_\+\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+L\+E\label{group__asfdoc__sam0__system__clock__group_gga56ab87696abcd4e0103d6259386017aea1d2b1b500737f7722a86e3242cf2250c}
}]Disable the Quick\+Lock feature for strict lock requirements on the D\+F\+L\+L \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaf9b0eb010541f1d7c8af3eeb0573043d}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking@{system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking}}
\index{system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking@{system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+dfll\+\_\+stable\+\_\+tracking}}\label{group__asfdoc__sam0__system__clock__group_gaf9b0eb010541f1d7c8af3eeb0573043d}


Fine tracking behavior for the D\+F\+L\+L once a lock has been acquired. 

D\+F\+L\+L fine tracking behavior modes after a lock has been acquired. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+T\+R\+A\+C\+K\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K\label{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da4a92b58e1ea9c95123b83aa6ee4e3f21}
}]Keep tracking after the D\+F\+L\+L has gotten a fine lock \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+S\+T\+A\+B\+L\+E\+\_\+\+T\+R\+A\+C\+K\+I\+N\+G\+\_\+\+F\+I\+X\+\_\+\+A\+F\+T\+E\+R\+\_\+\+L\+O\+C\+K\label{group__asfdoc__sam0__system__clock__group_ggaf9b0eb010541f1d7c8af3eeb0573043da40176c0aa1d57b6ec9f7de182b937c5a}
}]Stop tracking after the D\+F\+L\+L has gotten a fine lock \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga6ce68deec62f12bb85ddb2f8c103ada5}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock@{system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock}}
\index{system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock@{system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+dfll\+\_\+wakeup\+\_\+lock}}\label{group__asfdoc__sam0__system__clock__group_ga6ce68deec62f12bb85ddb2f8c103ada5}


Locking behavior for the D\+F\+L\+L during device wake-\/up. 

D\+F\+L\+L lock behavior modes on device wake-\/up from sleep. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+K\+E\+E\+P\label{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5abbfd6c5e90f1ee8e9865723f6c1da64e}
}]Keep D\+F\+L\+L lock when the device wakes from sleep \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+F\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+S\+E\label{group__asfdoc__sam0__system__clock__group_gga6ce68deec62f12bb85ddb2f8c103ada5a291a819f86924e0d60fc5a2a14b5456c}
}]Lose D\+F\+L\+L lock when the devices wakes from sleep \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_gab463f9d80799466f12321e6252493e70}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+external@{system\+\_\+clock\+\_\+external}}
\index{system\+\_\+clock\+\_\+external@{system\+\_\+clock\+\_\+external}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+external}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+external}}\label{group__asfdoc__sam0__system__clock__group_gab463f9d80799466f12321e6252493e70}


External clock source types. 

Available external clock source types. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+R\+Y\+S\+T\+A\+L\label{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1f1e123ed025f2e02f063d0d75b3ff56}
}]The external clock source is a crystal oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\label{group__asfdoc__sam0__system__clock__group_ggab463f9d80799466f12321e6252493e70a1521ad5b8607dd8bf7a6b5df1adee2f3}
}]The connected clock source is an external logic level clock signal \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source@{system\+\_\+clock\+\_\+source}}
\index{system\+\_\+clock\+\_\+source@{system\+\_\+clock\+\_\+source}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+source}}\label{group__asfdoc__sam0__system__clock__group_ga86882dc960f2552722e9713da97fcc58}


Available clock sources in the system. 

Clock sources available to the G\+C\+L\+K generators. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ae024e98619acf7d4d7a96d692d981cc4}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C16\+M\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ae024e98619acf7d4d7a96d692d981cc4}
}]Internal 16\+M\+Hz R\+C oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+S\+C32\+K\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a558e3f5af5f17dad6386eaad5bfc5ea7}
}]Internal 32\+K\+Hz R\+C oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a3838555d84536119b61101649678ef4a}
}]External oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+X\+O\+S\+C32\+K\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a122233d164de1b1847acc526e1d83360}
}]External 32\+K\+Hz oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+F\+L\+L\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a6115cfc6953d6fceaaa84fbfcfd51212}
}]Digital Frequency Locked Loop (D\+F\+L\+L) \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+U\+L\+P32\+K\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58af5975ab246b9e6750998d0fcb313c288}
}]Internal Ultra Low Power 32\+K\+Hz oscillator \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+I\+N\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58aba00702aad6c05fe8c0a864dedf6dbea}
}]Generator input pad \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+G\+C\+L\+K\+G\+E\+N1\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58ab873ebe5b9dd823cb794be31ef0fc1ef}
}]Generic clock generator one output \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a2b8b452464b43d7f2ef752ff3cee7c99}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\label{group__asfdoc__sam0__system__clock__group_gga86882dc960f2552722e9713da97fcc58a2b8b452464b43d7f2ef752ff3cee7c99}
}]Digital Phase Locked Loop (D\+P\+L\+L) \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga0948d16df62f85d2828679fe7ac71059}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter}}
\index{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+filter}}\label{group__asfdoc__sam0__system__clock__group_ga0948d16df62f85d2828679fe7ac71059}


Filter type of the D\+P\+L\+L module. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a9d6b6666eb823c73f9e9b9993b766fdf}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+D\+E\+F\+A\+U\+L\+T\label{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a9d6b6666eb823c73f9e9b9993b766fdf}
}]Default filter mode \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a395751739f91c8c6309586e1d01a3c5a}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+L\+O\+W\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R\label{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059a395751739f91c8c6309586e1d01a3c5a}
}]Low bandwidth filter \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aaca5282866a9196d026bccb4a6cac299}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+B\+A\+N\+D\+W\+I\+D\+T\+H\+\_\+\+F\+I\+L\+T\+E\+R\label{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aaca5282866a9196d026bccb4a6cac299}
}]High bandwidth filter \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aa472aa5b443f1fccc0b7204b0ac47f65}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+H\+I\+G\+H\+\_\+\+D\+A\+M\+P\+I\+N\+G\+\_\+\+F\+I\+L\+T\+E\+R\label{group__asfdoc__sam0__system__clock__group_gga0948d16df62f85d2828679fe7ac71059aa472aa5b443f1fccc0b7204b0ac47f65}
}]High damping filter \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga0e7c19446d9be3e0f018db02e5dfd053}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time}}
\index{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+lock\+\_\+time}}\label{group__asfdoc__sam0__system__clock__group_ga0e7c19446d9be3e0f018db02e5dfd053}


Lock time-\/out value of the D\+P\+L\+L module. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ad0daeca5d71aa8e0744df0fcd1551d42}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+\+D\+E\+F\+A\+U\+L\+T\label{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ad0daeca5d71aa8e0744df0fcd1551d42}
}]Set no time-\/out as default \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a17e54239fa3eb3b6b5f4498a7e38b093}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+8\+M\+S\label{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a17e54239fa3eb3b6b5f4498a7e38b093}
}]Set time-\/out if no lock within 8ms \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ae382ded903d0f5e62034bff4b8969b42}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+9\+M\+S\label{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053ae382ded903d0f5e62034bff4b8969b42}
}]Set time-\/out if no lock within 9ms \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a271bc386a5d938287ace898f4390a47f}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+10\+M\+S\label{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a271bc386a5d938287ace898f4390a47f}
}]Set time-\/out if no lock within 10ms \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a2de25682e0c649405ac97458ed0b19b9}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+\_\+11\+M\+S\label{group__asfdoc__sam0__system__clock__group_gga0e7c19446d9be3e0f018db02e5dfd053a2de25682e0c649405ac97458ed0b19b9}
}]Set time-\/out if no lock within 11ms \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga1da00bfdf7ce6ad4695da16eabb9a1ed}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler}}
\index{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+prescaler}}\label{group__asfdoc__sam0__system__clock__group_ga1da00bfdf7ce6ad4695da16eabb9a1ed}


D\+P\+L\+L Output Clock Prescaler. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda08b39d98ca8e0264a07f41e106677ef7}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+1\label{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda08b39d98ca8e0264a07f41e106677ef7}
}]D\+P\+L\+L output is divided by 1 \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda2475b7e397dfedf8a18f8fb6a4fcec56}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+2\label{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda2475b7e397dfedf8a18f8fb6a4fcec56}
}]D\+P\+L\+L output is divided by 2 \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda3553647335810ce0d455c054706c98fb}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+D\+I\+V\+\_\+4\label{group__asfdoc__sam0__system__clock__group_gga1da00bfdf7ce6ad4695da16eabb9a1eda3553647335810ce0d455c054706c98fb}
}]D\+P\+L\+L output is divided by 4 \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga835d71d0dc4437429d00c63226803630}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock}}
\index{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+reference\+\_\+clock}}\label{group__asfdoc__sam0__system__clock__group_ga835d71d0dc4437429d00c63226803630}


Reference clock source of the D\+P\+L\+L module. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a8f52f2c9e2c9c3f6e570ab4f30a00e7b}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C32\+K\label{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a8f52f2c9e2c9c3f6e570ab4f30a00e7b}
}]Select X\+O\+S\+C32\+K as clock reference \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a11fe47185dd2d56032d954cdfa88d0b6}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+X\+O\+S\+C\label{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630a11fe47185dd2d56032d954cdfa88d0b6}
}]Select X\+O\+S\+C as clock reference \index{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K@{S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630afda5d2058732750622331a93804ad1e1}{}S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+D\+P\+L\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+C\+E\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+C\+L\+K\label{group__asfdoc__sam0__system__clock__group_gga835d71d0dc4437429d00c63226803630afda5d2058732750622331a93804ad1e1}
}]Select G\+C\+L\+K as clock reference \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga30e9b73868506309f3dc4935fbe9ce4b}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+main\+\_\+clock\+\_\+div@{system\+\_\+main\+\_\+clock\+\_\+div}}
\index{system\+\_\+main\+\_\+clock\+\_\+div@{system\+\_\+main\+\_\+clock\+\_\+div}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+main\+\_\+clock\+\_\+div}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+main\+\_\+clock\+\_\+div}}\label{group__asfdoc__sam0__system__clock__group_ga30e9b73868506309f3dc4935fbe9ce4b}


Main C\+P\+U, Lowpower and Backup clock division. 

Available division ratios for the C\+P\+U and Lowpower and Backup clocks. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+1\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa4e9b93b809ddfbdffb13f72da94c1d7}
}]Divide Main clock by one \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+2\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6b64d2dd96c00b24b5abe48c605959c4}
}]Divide Main clock by two \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+4\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6e6564b4069b1d0a3244697b525c516b}
}]Divide Main clock by four \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+8\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baa88dc289422295f74b1be13341bae02d}
}]Divide Main clock by eight \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+16\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba6742ac478e6df1a9999bc1852ac90ea9}
}]Divide Main clock by 16 \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+32\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4ba739314ab4a798f75c254214f9c64f23b}
}]Divide Main clock by 32 \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+64\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4bae988c4e7ef255b846e552da9c9b4e11b}
}]Divide Main clock by 64 \index{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128@{S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110}{}S\+Y\+S\+T\+E\+M\+\_\+\+M\+A\+I\+N\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+V\+\_\+128\label{group__asfdoc__sam0__system__clock__group_gga30e9b73868506309f3dc4935fbe9ce4baec6efb1ec57e2967ff513074e145d110}
}]Divide Main clock by 128 \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga85535cab6a2b215cc17a124819b45afd}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+osc16m\+\_\+fsel@{system\+\_\+osc16m\+\_\+fsel}}
\index{system\+\_\+osc16m\+\_\+fsel@{system\+\_\+osc16m\+\_\+fsel}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+osc16m\+\_\+fsel}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+osc16m\+\_\+fsel}}\label{group__asfdoc__sam0__system__clock__group_ga85535cab6a2b215cc17a124819b45afd}


Frequency selection for the internal 16\+M\+Hz system clock. 

Available frequency selection for the internal 16\+M\+Hz (nominal) system clock. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda794cb731dbabb7df3e616156885ff08c}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+4\+M\label{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda794cb731dbabb7df3e616156885ff08c}
}]Frequency Selection 4\+M\+Hz \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdaad2774d5c218ac259a64a5cd5008e36b}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+8\+M\label{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdaad2774d5c218ac259a64a5cd5008e36b}
}]Frequency Selection 8\+M\+Hz \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdabc18422626cce3cb501fffabdfa994b1}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+12\+M\label{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afdabc18422626cce3cb501fffabdfa994b1}
}]Frequency Selection 12\+M\+Hz \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda82b51f6f2710df9a0e6dd9e2a2a3a0bb}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C16\+M\+\_\+16\+M\label{group__asfdoc__sam0__system__clock__group_gga85535cab6a2b215cc17a124819b45afda82b51f6f2710df9a0e6dd9e2a2a3a0bb}
}]Frequency Selection 16\+M\+Hz \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaf2f527fc5dd85dcf1c7091d6059d05cb}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+osc32k\+\_\+startup@{system\+\_\+osc32k\+\_\+startup}}
\index{system\+\_\+osc32k\+\_\+startup@{system\+\_\+osc32k\+\_\+startup}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+osc32k\+\_\+startup}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+osc32k\+\_\+startup}}\label{group__asfdoc__sam0__system__clock__group_gaf2f527fc5dd85dcf1c7091d6059d05cb}


Available start-\/up times for the O\+S\+C32\+K. 

Available internal 32\+K\+Hz oscillator start-\/up times, as a number of internal O\+S\+C32\+K clock cycles. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+3\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba5d0159245ad2909eec4256416f6fdb39}
}]Wait three clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba8fe93dbb45d1663d550847b93097f7ec}
}]Wait four clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+6\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba0608b4ca71442d2e2c52338849793ac9}
}]Wait six clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+10\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbaba3eac44eee0816a8e79776d0e9f4e07}
}]Wait ten clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+18\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba2a852a8d4f9f7b93396d256372233d7a}
}]Wait 18 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+34\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba780a6ed8f1bd9d66190eb9296c47c5f6}
}]Wait 34 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+66\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cba1d9a2791a3e0f3a49bd969e192be0d2c}
}]Wait 66 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130@{S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa}{}S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+130\label{group__asfdoc__sam0__system__clock__group_ggaf2f527fc5dd85dcf1c7091d6059d05cbab47cb8c22788fa124a7fa91d469972fa}
}]Wait 130 clock cycles until the clock source is considered stable \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga6a5226fe65f283da094a3d1bd6c5692f}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+xosc32k\+\_\+startup@{system\+\_\+xosc32k\+\_\+startup}}
\index{system\+\_\+xosc32k\+\_\+startup@{system\+\_\+xosc32k\+\_\+startup}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+xosc32k\+\_\+startup}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+xosc32k\+\_\+startup}}\label{group__asfdoc__sam0__system__clock__group_ga6a5226fe65f283da094a3d1bd6c5692f}


Available start-\/up times for the X\+O\+S\+C32\+K. 

Available external 32\+K\+Hz oscillator start-\/up times, as a number of external clock cycles. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fafa1cf29c3c5c3f74d1a2ffdd7c3199e3}
}]Wait 2048 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa6c5f69164630ba16faa100873bd73dc0}
}]Wait 4096 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fae9d3c139f5442c2ba949a8d04ee7d38e}
}]Wait 16384 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa78dab161af7b89436e8efde14b12b087}
}]Wait 32768 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+65536\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fa7205636a0c4b4d7bc1b1aad12aaf9a49}
}]Wait 65536 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+131072\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fab44c3b77e6d8a8e49a1ed5b474eca9c2}
}]Wait 131072 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fadf76c161a74f4e6ade8776338290c420}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C32\+K\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+262144\label{group__asfdoc__sam0__system__clock__group_gga6a5226fe65f283da094a3d1bd6c5692fadf76c161a74f4e6ade8776338290c420}
}]Wait 262144 clock cycles until the clock source is considered stable \end{description}
\end{Desc}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga93797ad2901b27dd84fa8b7edc9bb5c5}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+xosc\+\_\+startup@{system\+\_\+xosc\+\_\+startup}}
\index{system\+\_\+xosc\+\_\+startup@{system\+\_\+xosc\+\_\+startup}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+xosc\+\_\+startup}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+xosc\+\_\+startup}}\label{group__asfdoc__sam0__system__clock__group_ga93797ad2901b27dd84fa8b7edc9bb5c5}


Available start-\/up times for the X\+O\+S\+C. 

Available external oscillator start-\/up times, as a number of external clock cycles. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a227f4495c112940e43509578037632ee}
}]Wait one clock cycle until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5adf5e2fc400d091e4cbee763fbde41555}
}]Wait two clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a71f9f687b6dec03eb27dc81a3aa4ffff}
}]Wait four clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a654a284191eaaea5bcef63b7208edff0}
}]Wait eight clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5aed33da000f564d1d359c71837cee5432}
}]Wait 16 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3f7b3d4801503461d11a422e8cc6f7a0}
}]Wait 32 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+64\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a6cc582d7547628f75e628a1051a9ffd2}
}]Wait 64 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+128\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ae82c389b69fa1ca5e394b5d56c63bea9}
}]Wait 128 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+256\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a4d289f922705cd65e0a3868a183a9b46}
}]Wait 256 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+512\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a051d6e2bc0f94985cdf93c695f3db631}
}]Wait 512 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+1024\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a23f21ffa4d8f2b857e4d127ea4d8663e}
}]Wait 1024 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+2048\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a3d1162a14cc1864dc5ccd14217e25e3a}
}]Wait 2048 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+4096\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a20a913fb63eacee74498d44d062ee88f}
}]Wait 4096 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+8192\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a096b8260e41cfc4937dfaf418eb512c4}
}]Wait 8192 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+16384\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5ad3cf17457e11c5fecd12172c75d67229}
}]Wait 16384 clock cycles until the clock source is considered stable \index{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768@{S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768}}\item[{\em 
\hypertarget{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50}{}S\+Y\+S\+T\+E\+M\+\_\+\+X\+O\+S\+C\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+32768\label{group__asfdoc__sam0__system__clock__group_gga93797ad2901b27dd84fa8b7edc9bb5c5a1eff23f1ee9c792ec44683af90206d50}
}]Wait 32768 clock cycles until the clock source is considered stable \end{description}
\end{Desc}


\subsection{Function Documentation}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga128236c1939f726786521434d8488b37}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+init@{system\+\_\+clock\+\_\+init}}
\index{system\+\_\+clock\+\_\+init@{system\+\_\+clock\+\_\+init}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+init}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga128236c1939f726786521434d8488b37}


Initialize clock system based on the configuration in \hyperlink{conf__clocks_8h}{conf\+\_\+clocks.\+h}. 

This function will apply the settings in \hyperlink{conf__clocks_8h}{conf\+\_\+clocks.\+h} when run from the user application. All clock sources and G\+C\+L\+K generators are running when this function returns.

\begin{DoxyNote}{Note}
O\+S\+C16\+M is always enabled and if user selects other clocks for G\+C\+L\+K generators, the O\+S\+C16\+M default enable can be disabled after system\+\_\+clock\+\_\+init. Make sure the clock switches successfully before disabling O\+S\+C8\+M. 
\end{DoxyNote}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaa15073d0d4bd347bf8855ac20fd1b93c}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+dfll\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gaa15073d0d4bd347bf8855ac20fd1b93c}


Configure the D\+F\+L\+L clock source. 

Configures the Digital Frequency Locked Loop clock source with the given configuration settings.

\begin{DoxyNote}{Note}
The D\+F\+L\+L will be running when this function returns, as the D\+F\+L\+L module needs to be enabled in order to perform the module configuration.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & D\+F\+L\+L configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_gacea9ce7a68fc3b0b2a46f3a8c3d6d89b}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+disable@{system\+\_\+clock\+\_\+source\+\_\+disable}}
\index{system\+\_\+clock\+\_\+source\+\_\+disable@{system\+\_\+clock\+\_\+source\+\_\+disable}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf status\+\_\+code} system\+\_\+clock\+\_\+source\+\_\+disable (
\begin{DoxyParamCaption}
\item[{const enum {\bf system\+\_\+clock\+\_\+source}}]{clock\+\_\+source}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gacea9ce7a68fc3b0b2a46f3a8c3d6d89b}


Disables a clock source. 

Disables a clock source that was previously enabled.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em clock\+\_\+source} & Clock source to disable\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em S\+T\+A\+T\+U\+S\+\_\+\+O\+K} & Clock source was disabled successfully \\
\hline
{\em S\+T\+A\+T\+U\+S\+\_\+\+E\+R\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+A\+R\+G} & An invalid or unavailable clock source was given \\
\hline
\end{DoxyRetVals}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga9f77933df42fc50863b858b7d4201874}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+dpll\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga9f77933df42fc50863b858b7d4201874}


Configure the D\+P\+L\+L clock source. 

Configures the Digital Phase-\/\+Locked Loop clock source with the given configuration settings.

\begin{DoxyNote}{Note}
The D\+P\+L\+L will be running when this function returns, as the D\+P\+L\+L module needs to be enabled in order to perform the module configuration.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & D\+P\+L\+L configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga1894d901b7ed10e4c1e52a784c8962be}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz@{system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz}}
\index{system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz@{system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t system\+\_\+clock\+\_\+source\+\_\+get\+\_\+hz (
\begin{DoxyParamCaption}
\item[{const enum {\bf system\+\_\+clock\+\_\+source}}]{clock\+\_\+source}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga1894d901b7ed10e4c1e52a784c8962be}


Retrieve the frequency of a clock source. 

Determines the current operating frequency of a given clock source.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em clock\+\_\+source} & Clock source\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Frequency of the given clock source, in Hz. 
\end{DoxyReturn}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga2f18617c9770bf1c3ab8fdac5081e65e}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready@{system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready}}
\index{system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready@{system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}bool system\+\_\+clock\+\_\+source\+\_\+is\+\_\+ready (
\begin{DoxyParamCaption}
\item[{const enum {\bf system\+\_\+clock\+\_\+source}}]{clock\+\_\+source}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga2f18617c9770bf1c3ab8fdac5081e65e}


Checks if a clock source is ready. 

Checks if a given clock source is ready to be used.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em clock\+\_\+source} & Clock source to check if ready\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Ready state of the given clock source.
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & Clock source is enabled and ready \\
\hline
{\em false} & Clock source is disabled or not yet ready \\
\hline
\end{DoxyRetVals}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga15179882c18d7e09753939c4d1d136cc}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+osc16m\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga15179882c18d7e09753939c4d1d136cc}


Configure the internal O\+S\+C16\+M oscillator clock source. 

Configures the 16\+M\+Hz (nominal) internal R\+C oscillator with the given configuration settings.

\begin{DoxyNote}{Note}
Frequency selection can be done only when O\+S\+C16\+M is disabled.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & O\+S\+C16\+M configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga9c110273354846e5a6cf877d6180296f}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+osc32k\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga9c110273354846e5a6cf877d6180296f}


Configure the internal O\+S\+C32\+K oscillator clock source. 

Configures the 32\+K\+Hz (nominal) internal R\+C oscillator with the given configuration settings.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & O\+S\+C32\+K configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_gab4e78c66dccd26a38cbf1e32af9da6d1}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+osculp32k\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gab4e78c66dccd26a38cbf1e32af9da6d1}


Configure the internal O\+S\+C\+U\+L\+P32\+K oscillator clock source. 

Configures the Ultra Low Power 32\+K\+Hz internal R\+C oscillator with the given configuration settings.

\begin{DoxyNote}{Note}
The O\+S\+C\+U\+L\+P32\+K is enabled by default after a Power On Reset (P\+O\+R) and will always run except during P\+O\+R.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & O\+S\+C\+U\+L\+P32\+K configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga076bff009d78de95a0b2c9672f62b224}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+xosc32k\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga076bff009d78de95a0b2c9672f62b224}


Configure the X\+O\+S\+C32\+K external 32\+K\+Hz oscillator clock source. 

Configures the external 32\+K\+Hz oscillator clock source with the given configuration settings.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & X\+O\+S\+C32\+K configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_gacd16e7e13de08d55c028620d845a5cb5}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config}}
\index{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config@{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{struct {\bf system\+\_\+clock\+\_\+source\+\_\+xosc\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gacd16e7e13de08d55c028620d845a5cb5}


Configure the external oscillator clock source. 

Configures the external oscillator clock source with the given configuration settings.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em config} & External oscillator configuration structure containing the new config \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaa1b945c9deba13fe8640563de4e11a53}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+disable@{system\+\_\+gclk\+\_\+chan\+\_\+disable}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+disable@{system\+\_\+gclk\+\_\+chan\+\_\+disable}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+chan\+\_\+disable (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gaa1b945c9deba13fe8640563de4e11a53}


Disables a Generic Clock that was previously enabled. 

Stops the clock generation of a Generic Clock that was previously started via a call to \hyperlink{group__asfdoc__sam0__system__clock__group_ga53e46ab144632c877a635ab70a7b51e1}{system\+\_\+gclk\+\_\+chan\+\_\+enable()}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock channel to disable \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga53e46ab144632c877a635ab70a7b51e1}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+enable@{system\+\_\+gclk\+\_\+chan\+\_\+enable}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+enable@{system\+\_\+gclk\+\_\+chan\+\_\+enable}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+chan\+\_\+enable (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga53e46ab144632c877a635ab70a7b51e1}


Enables a Generic Clock that was previously configured. 

Starts the clock generation of a Generic Clock that was previously configured via a call to \hyperlink{group__asfdoc__sam0__system__clock__group_ga0dfbe40e700101f619ddc5b4eb83d78b}{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config()}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock channel to enable \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga6683b93425b58d6c94b850419dd4c860}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz@{system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz@{system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t system\+\_\+gclk\+\_\+chan\+\_\+get\+\_\+hz (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga6683b93425b58d6c94b850419dd4c860}


Retrieves the clock frequency of a Generic Clock channel. 

Determines the clock frequency (in Hz) of a specified Generic Clock channel, used as a source to a device peripheral module.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock Channel index\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The frequency of the generic clock channel, in Hz. 
\end{DoxyReturn}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga2467f733c23f6ad18e58a4f60deae0bb}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled@{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled@{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled}]{\setlength{\rightskip}{0pt plus 5cm}bool system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+enabled (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga2467f733c23f6ad18e58a4f60deae0bb}


Determins if the specified Generic Clock channel is enabled. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock Channel index\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The enabled status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & The Generic Clock channel is enabled \\
\hline
{\em false} & The Generic Clock channel is disabled \\
\hline
\end{DoxyRetVals}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga343a0b14dce2d7f2724382292ac1d8ef}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked@{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked@{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}bool system\+\_\+gclk\+\_\+chan\+\_\+is\+\_\+locked (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga343a0b14dce2d7f2724382292ac1d8ef}


Determins if the specified Generic Clock channel is locked. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock Channel index\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The lock status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & The Generic Clock channel is locked \\
\hline
{\em false} & The Generic Clock channel is not locked \\
\hline
\end{DoxyRetVals}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga59856030d55e3e50091116ffe930a356}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+lock@{system\+\_\+gclk\+\_\+chan\+\_\+lock}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+lock@{system\+\_\+gclk\+\_\+chan\+\_\+lock}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+lock}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+chan\+\_\+lock (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga59856030d55e3e50091116ffe930a356}


Locks a Generic Clock channel from further configuration writes. 

Locks a generic clock channel from further configuration writes. It is only possible to unlock the channel configuration through a power on reset.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock channel to enable \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga0dfbe40e700101f619ddc5b4eb83d78b}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config@{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config}}
\index{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config@{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+chan\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{channel, }
\item[{struct {\bf system\+\_\+gclk\+\_\+chan\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga0dfbe40e700101f619ddc5b4eb83d78b}


Writes a Generic Clock configuration to the hardware module. 

Writes out a given configuration of a Generic Clock configuration to the hardware module. If the clock is currently running, it will be stopped.

\begin{DoxyNote}{Note}
Once called the clock will not be running; to start the clock, call \hyperlink{group__asfdoc__sam0__system__clock__group_ga53e46ab144632c877a635ab70a7b51e1}{system\+\_\+gclk\+\_\+chan\+\_\+enable()} after configuring a clock channel.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em channel} & Generic Clock channel to configure \\
\hline
\mbox{\tt in}  & {\em config} & Configuration settings for the clock \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga98a280a22a780c05e87c676f8c651dc3}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+gen\+\_\+disable@{system\+\_\+gclk\+\_\+gen\+\_\+disable}}
\index{system\+\_\+gclk\+\_\+gen\+\_\+disable@{system\+\_\+gclk\+\_\+gen\+\_\+disable}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+gen\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+gen\+\_\+disable (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{generator}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga98a280a22a780c05e87c676f8c651dc3}


Disables a Generic Clock Generator that was previously enabled. 

Stops the clock generation of a Generic Clock Generator that was previously started via a call to \hyperlink{group__asfdoc__sam0__system__clock__group_ga2bad007fcf1f649a3919dcc72dccea8b}{system\+\_\+gclk\+\_\+gen\+\_\+enable()}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em generator} & Generic Clock Generator index to disable \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga2bad007fcf1f649a3919dcc72dccea8b}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+gen\+\_\+enable@{system\+\_\+gclk\+\_\+gen\+\_\+enable}}
\index{system\+\_\+gclk\+\_\+gen\+\_\+enable@{system\+\_\+gclk\+\_\+gen\+\_\+enable}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+gen\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+gen\+\_\+enable (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{generator}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga2bad007fcf1f649a3919dcc72dccea8b}


Enables a Generic Clock Generator that was previously configured. 

Starts the clock generation of a Generic Clock Generator that was previously configured via a call to \hyperlink{group__asfdoc__sam0__system__clock__group_gacfd3360ccc8abb013f66b11ff44a5d0d}{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config()}.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em generator} & Generic Clock Generator index to enable \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_gaf5cd7b482ee14413084669c32eef84cb}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz@{system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz}}
\index{system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz@{system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t system\+\_\+gclk\+\_\+gen\+\_\+get\+\_\+hz (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{generator}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gaf5cd7b482ee14413084669c32eef84cb}


Retrieves the clock frequency of a Generic Clock generator. 

Determines the clock frequency (in Hz) of a specified Generic Clock generator, used as a source to a Generic Clock Channel module.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em generator} & Generic Clock Generator index\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The frequency of the generic clock generator, in Hz. 
\end{DoxyReturn}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga113af9a430f74e082401383109e4eefd}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled@{system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled}}
\index{system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled@{system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled}]{\setlength{\rightskip}{0pt plus 5cm}bool system\+\_\+gclk\+\_\+gen\+\_\+is\+\_\+enabled (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{generator}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga113af9a430f74e082401383109e4eefd}


Determins if the specified Generic Clock Generator is enabled. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em generator} & Generic Clock Generator index to check\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The enabled status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em true} & The Generic Clock Generator is enabled \\
\hline
{\em false} & The Generic Clock Generator is disabled \\
\hline
\end{DoxyRetVals}
\hypertarget{group__asfdoc__sam0__system__clock__group_gacfd3360ccc8abb013f66b11ff44a5d0d}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config@{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config}}
\index{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config@{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+gen\+\_\+set\+\_\+config (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t}]{generator, }
\item[{struct {\bf system\+\_\+gclk\+\_\+gen\+\_\+config} $\ast$const}]{config}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_gacfd3360ccc8abb013f66b11ff44a5d0d}


Writes a Generic Clock Generator configuration to the hardware module. 

Writes out a given configuration of a Generic Clock Generator configuration to the hardware module.

\begin{DoxyNote}{Note}
Changing the clock source on the fly (on a running generator) can take additional time if the clock source is configured to only run on-\/demand (O\+N\+D\+E\+M\+A\+N\+D bit is set) and it is not currently running (no peripheral is requesting the clock source). In this case the G\+C\+L\+K will request the new clock while still keeping a request to the old clock source until the new clock source is ready.

This function will not start a generator that is not already running; to start the generator, call \hyperlink{group__asfdoc__sam0__system__clock__group_ga2bad007fcf1f649a3919dcc72dccea8b}{system\+\_\+gclk\+\_\+gen\+\_\+enable()} after configuring a generator.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em generator} & Generic Clock Generator index to configure \\
\hline
\mbox{\tt in}  & {\em config} & Configuration settings for the generator \\
\hline
\end{DoxyParams}
\hypertarget{group__asfdoc__sam0__system__clock__group_ga2e73072514e6300d60f18039ca47bf09}{}\index{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}!system\+\_\+gclk\+\_\+init@{system\+\_\+gclk\+\_\+init}}
\index{system\+\_\+gclk\+\_\+init@{system\+\_\+gclk\+\_\+init}!S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver@{S\+A\+M System Clock Management (\+S\+Y\+S\+T\+E\+M C\+L\+O\+C\+K) Driver}}
\subsubsection[{system\+\_\+gclk\+\_\+init}]{\setlength{\rightskip}{0pt plus 5cm}void system\+\_\+gclk\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\label{group__asfdoc__sam0__system__clock__group_ga2e73072514e6300d60f18039ca47bf09}


Initializes the G\+C\+L\+K driver. 

Initializes the Generic Clock module, disabling and resetting all active Generic Clock Generators and Channels to their power-\/on default values. 