
entity counter_8_bit is 
	port ( en, clk, clr : in std_logic;
				q : out std_logic);
end counter_8_bit;

architecture behav of counter_8_bit is


end behav;