Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Mar 30 21:00:25 2020
| Host             : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command          : report_power -file udp_transmit_test_power_routed.rpt -pb udp_transmit_test_power_summary_routed.pb -rpx udp_transmit_test_power_routed.rpx
| Design           : udp_transmit_test
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.456        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.251        |
| Device Static (W)        | 0.205        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.020 |        9 |       --- |             --- |
| Slice Logic             |     0.005 |     7023 |       --- |             --- |
|   LUT as Logic          |     0.005 |     2421 |    171900 |            1.41 |
|   Register              |    <0.001 |     3511 |    343800 |            1.02 |
|   CARRY4                |    <0.001 |      182 |     54650 |            0.33 |
|   LUT as Shift Register |    <0.001 |       25 |     70400 |            0.04 |
|   Others                |     0.000 |      230 |       --- |             --- |
| Signals                 |     0.005 |     5029 |       --- |             --- |
| Block RAM               |     0.011 |      5.5 |       500 |            1.10 |
| MMCM                    |     0.107 |        1 |         8 |           12.50 |
| I/O                     |     0.102 |       15 |       250 |            6.00 |
| Static Power            |     0.205 |          |           |                 |
| Total                   |     0.456 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.043 |      0.052 |
| Vccaux    |       1.800 |     0.104 |       0.065 |      0.039 |
| Vcco33    |       3.300 |     0.028 |       0.027 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------+-----------------+
| Clock              | Domain                            | Constraint (ns) |
+--------------------+-----------------------------------+-----------------+
| clk_50             | clk_50                            |            10.0 |
| clk_out1_clk_wiz_0 | clk_wiz_0/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out2_clk_wiz_0 | clk_wiz_0/inst/clk_out2_clk_wiz_0 |             8.0 |
| clk_out4_clk_wiz_0 | clk_wiz_0/inst/clk_out4_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0/inst/clkfbout_clk_wiz_0 |            10.0 |
| phy1_rx_clk        | phy1_rgmii_rx_clk                 |             8.0 |
+--------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| udp_transmit_test         |     0.251 |
|   clk_wiz_0               |     0.109 |
|     inst                  |     0.109 |
|   rgmii_receive_module    |     0.006 |
|   rgmii_send_module       |     0.097 |
|   udp_ip_protocol_stack   |     0.037 |
|     arp_layer             |     0.004 |
|       arp_receive_module  |     0.001 |
|       arp_send_module     |     0.002 |
|       mac_cache_module    |     0.002 |
|     ip_layer              |     0.008 |
|       icmp_echo_data_fifo |     0.004 |
|       ip_receive_module   |     0.003 |
|       ip_send_module      |     0.001 |
|     mac_layer             |     0.023 |
|       mac_receive_module  |     0.007 |
|       mac_send_module     |     0.016 |
|     send_buffer           |     0.001 |
|   udp_packet_fifo         |     0.001 |
|     U0                    |     0.001 |
|       inst_fifo_gen       |     0.001 |
+---------------------------+-----------+


