/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 16:06:04 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ss_0p99v_0p99v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 16:06:04 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40.000;
  nom_voltage         : 0.990;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.99);
  voltage_map (VDDPE, 0.99);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p99v_0p99v_m40c) {
    process      : 1;
    temperature  : -40.000;
    voltage      : 0.990;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p99v_0p99v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 54.188615;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 1.682e-04;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.269719, 0.278281, 0.303997, 0.340209, 0.382226, 0.566248, 0.887366", \
           "0.274746, 0.283307, 0.308626, 0.345300, 0.386982, 0.570961, 0.892087", \
           "0.291227, 0.300385, 0.326129, 0.362495, 0.403956, 0.587742, 0.909145", \
           "0.324183, 0.333095, 0.358958, 0.394770, 0.436744, 0.614600, 0.942063", \
           "0.376705, 0.385744, 0.411250, 0.447729, 0.489621, 0.673085, 0.980818", \
           "0.444662, 0.452727, 0.478423, 0.514562, 0.557290, 0.734668, 1.060773", \
           "0.523707, 0.532476, 0.558539, 0.594437, 0.636651, 0.818374, 1.137400" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229261, 0.236539, 0.258398, 0.289178, 0.324892, 0.481311, 0.754261", \
           "0.233534, 0.240811, 0.262332, 0.293505, 0.328935, 0.485317, 0.758274", \
           "0.247543, 0.255327, 0.277209, 0.308121, 0.343363, 0.499581, 0.772774", \
           "0.275556, 0.283131, 0.305114, 0.335554, 0.371233, 0.522410, 0.800754", \
           "0.320199, 0.327882, 0.349562, 0.380570, 0.416177, 0.572122, 0.833695", \
           "0.377963, 0.384818, 0.406659, 0.437377, 0.473696, 0.624468, 0.901657", \
           "0.445151, 0.452604, 0.474758, 0.505272, 0.541154, 0.695618, 0.966790" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054961, 0.066783, 0.107113, 0.178155, 0.264810, 0.623713, 1.270725", \
           "0.054663, 0.065717, 0.106843, 0.175378, 0.263354, 0.623683, 1.270915", \
           "0.054950, 0.065257, 0.105617, 0.176224, 0.265622, 0.634991, 1.274381", \
           "0.054727, 0.065877, 0.105605, 0.178234, 0.265852, 0.636615, 1.272639", \
           "0.054832, 0.065652, 0.106143, 0.178850, 0.262544, 0.627842, 1.307185", \
           "0.054661, 0.066647, 0.106591, 0.176027, 0.262088, 0.633074, 1.278816", \
           "0.054358, 0.065849, 0.105693, 0.177386, 0.262346, 0.630344, 1.303902" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054961, 0.066783, 0.107113, 0.178155, 0.264810, 0.623713, 1.270725", \
           "0.054663, 0.065717, 0.106843, 0.175378, 0.263354, 0.623683, 1.270915", \
           "0.054950, 0.065257, 0.105617, 0.176224, 0.265622, 0.634991, 1.274381", \
           "0.054727, 0.065877, 0.105605, 0.178234, 0.265852, 0.636615, 1.272639", \
           "0.054832, 0.065652, 0.106143, 0.178850, 0.262544, 0.627842, 1.307185", \
           "0.054661, 0.066647, 0.106591, 0.176027, 0.262088, 0.633074, 1.278816", \
           "0.054358, 0.065849, 0.105693, 0.177386, 0.262346, 0.630344, 1.303902" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255960, 0.265903, 0.294785, 0.335520, 0.383349, 0.584934, 0.938674", \
           "0.259959, 0.270087, 0.299435, 0.339866, 0.387986, 0.589954, 0.942181", \
           "0.276226, 0.285532, 0.314579, 0.356315, 0.404090, 0.606274, 0.957696", \
           "0.306675, 0.317211, 0.345940, 0.387465, 0.434862, 0.637368, 0.992567", \
           "0.358142, 0.367634, 0.397228, 0.438402, 0.486090, 0.688769, 1.043179", \
           "0.424018, 0.433549, 0.462759, 0.504015, 0.551817, 0.753108, 1.104950", \
           "0.498958, 0.508747, 0.537802, 0.578352, 0.626202, 0.828668, 1.177843" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.217566, 0.226018, 0.250567, 0.285192, 0.325847, 0.497194, 0.797873", \
           "0.220966, 0.229574, 0.254520, 0.288886, 0.329788, 0.501461, 0.800854", \
           "0.234792, 0.242703, 0.267392, 0.302868, 0.343476, 0.515333, 0.814041", \
           "0.260674, 0.269629, 0.294049, 0.329345, 0.369633, 0.541763, 0.843682", \
           "0.304421, 0.312489, 0.337644, 0.372642, 0.413177, 0.585454, 0.886702", \
           "0.360415, 0.368516, 0.393345, 0.428413, 0.469044, 0.640141, 0.939208", \
           "0.424114, 0.432435, 0.457132, 0.491599, 0.532272, 0.704368, 1.001167" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059025, 0.071070, 0.115587, 0.187681, 0.277046, 0.666396, 1.347339", \
           "0.058449, 0.072328, 0.115771, 0.187503, 0.280780, 0.660434, 1.349685", \
           "0.058022, 0.070743, 0.114413, 0.187807, 0.278038, 0.671669, 1.352211", \
           "0.058446, 0.070312, 0.114354, 0.187860, 0.276924, 0.662222, 1.338617", \
           "0.058473, 0.070976, 0.115180, 0.187666, 0.277201, 0.663738, 1.350406", \
           "0.059672, 0.074522, 0.118382, 0.189335, 0.281315, 0.664420, 1.348709", \
           "0.058377, 0.071005, 0.114259, 0.187381, 0.277931, 0.661741, 1.348917" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059025, 0.071070, 0.115587, 0.187681, 0.277046, 0.666396, 1.347339", \
           "0.058449, 0.072328, 0.115771, 0.187503, 0.280780, 0.660434, 1.349685", \
           "0.058022, 0.070743, 0.114413, 0.187807, 0.278038, 0.671669, 1.352211", \
           "0.058446, 0.070312, 0.114354, 0.187860, 0.276924, 0.662222, 1.338617", \
           "0.058473, 0.070976, 0.115180, 0.187666, 0.277201, 0.663738, 1.350406", \
           "0.059672, 0.074522, 0.118382, 0.189335, 0.281315, 0.664420, 1.348709", \
           "0.058377, 0.071005, 0.114259, 0.187381, 0.277931, 0.661741, 1.348917" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.359812, 0.368374, 0.394090, 0.430302, 0.472319, 0.656341, 0.977459", \
           "0.365147, 0.373708, 0.399027, 0.435702, 0.477383, 0.661362, 0.982489", \
           "0.381577, 0.390735, 0.416479, 0.452845, 0.494307, 0.678092, 0.999496", \
           "0.413230, 0.422141, 0.448004, 0.483816, 0.525791, 0.703646, 1.031109", \
           "0.464626, 0.473665, 0.499171, 0.535650, 0.577542, 0.761007, 1.068739", \
           "0.538312, 0.546377, 0.572073, 0.608212, 0.650940, 0.828318, 1.154423", \
           "0.630336, 0.639104, 0.665167, 0.701066, 0.743280, 0.925002, 1.244028" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.305840, 0.313118, 0.334977, 0.365756, 0.401471, 0.557890, 0.830840", \
           "0.310375, 0.317652, 0.339173, 0.370346, 0.405776, 0.562158, 0.835115", \
           "0.324341, 0.332125, 0.354007, 0.384919, 0.420161, 0.576378, 0.849571", \
           "0.351245, 0.358820, 0.380803, 0.411244, 0.446922, 0.598099, 0.876443", \
           "0.394932, 0.402615, 0.424296, 0.455303, 0.490911, 0.646856, 0.908428", \
           "0.457565, 0.464420, 0.486262, 0.516980, 0.553299, 0.704071, 0.981260", \
           "0.535785, 0.543238, 0.565392, 0.595906, 0.631788, 0.786252, 1.057424" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054230, 0.065429, 0.106043, 0.175354, 0.235865, 0.625481, 1.264863", \
           "0.054776, 0.065816, 0.105852, 0.159240, 0.239052, 0.627647, 1.279182", \
           "0.054846, 0.065130, 0.105362, 0.176076, 0.260224, 0.638744, 1.310994", \
           "0.054506, 0.065254, 0.107712, 0.177245, 0.263304, 0.633892, 1.286360", \
           "0.054465, 0.065123, 0.105532, 0.177243, 0.265951, 0.632218, 1.272151", \
           "0.054813, 0.065843, 0.105647, 0.176023, 0.260043, 0.634594, 1.276670", \
           "0.056509, 0.067613, 0.106569, 0.176034, 0.260889, 0.658942, 1.275304" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054230, 0.065429, 0.106043, 0.175354, 0.235865, 0.625481, 1.264863", \
           "0.054776, 0.065816, 0.105852, 0.159240, 0.239052, 0.627647, 1.279182", \
           "0.054846, 0.065130, 0.105362, 0.176076, 0.260224, 0.638744, 1.310994", \
           "0.054506, 0.065254, 0.107712, 0.177245, 0.263304, 0.633892, 1.286360", \
           "0.054465, 0.065123, 0.105532, 0.177243, 0.265951, 0.632218, 1.272151", \
           "0.054813, 0.065843, 0.105647, 0.176023, 0.260043, 0.634594, 1.276670", \
           "0.056509, 0.067613, 0.106569, 0.176034, 0.260889, 0.658942, 1.275304" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343209, 0.353153, 0.382035, 0.422770, 0.470599, 0.672184, 1.025923", \
           "0.347075, 0.357203, 0.386551, 0.426982, 0.475102, 0.677070, 1.029297", \
           "0.363117, 0.372424, 0.401471, 0.443206, 0.490981, 0.693165, 1.044587", \
           "0.392671, 0.403206, 0.431935, 0.473461, 0.520858, 0.723363, 1.078562", \
           "0.443130, 0.452622, 0.482216, 0.523390, 0.571079, 0.773758, 1.128167", \
           "0.514370, 0.523901, 0.553111, 0.594367, 0.642169, 0.843460, 1.195302", \
           "0.605055, 0.614844, 0.643899, 0.684449, 0.732300, 0.934765, 1.283940" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.291728, 0.300180, 0.324729, 0.359355, 0.400009, 0.571357, 0.872035", \
           "0.295014, 0.303623, 0.328569, 0.362934, 0.403837, 0.575509, 0.874902", \
           "0.308649, 0.316560, 0.341250, 0.376725, 0.417334, 0.589190, 0.887899", \
           "0.333770, 0.342725, 0.367145, 0.402442, 0.442729, 0.614859, 0.916778", \
           "0.376661, 0.384729, 0.409884, 0.444882, 0.485417, 0.657694, 0.958942", \
           "0.437215, 0.445316, 0.470145, 0.505212, 0.545844, 0.716941, 1.016007", \
           "0.514297, 0.522618, 0.547314, 0.581782, 0.622455, 0.794550, 1.091349" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064977, 0.073133, 0.115565, 0.183558, 0.276688, 0.656804, 1.342047", \
           "0.064977, 0.073166, 0.114406, 0.182693, 0.275485, 0.677754, 1.333271", \
           "0.060220, 0.073504, 0.114260, 0.185297, 0.277219, 0.672854, 1.332893", \
           "0.062653, 0.073008, 0.113844, 0.184814, 0.275133, 0.661022, 1.365765", \
           "0.064786, 0.071493, 0.117013, 0.183684, 0.275698, 0.672390, 1.353839", \
           "0.060275, 0.072996, 0.113380, 0.185632, 0.277325, 0.698222, 1.341804", \
           "0.064023, 0.074791, 0.121102, 0.195282, 0.284818, 0.667447, 1.361358" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064977, 0.073133, 0.115565, 0.183558, 0.276688, 0.656804, 1.342047", \
           "0.064977, 0.073166, 0.114406, 0.182693, 0.275485, 0.677754, 1.333271", \
           "0.060220, 0.073504, 0.114260, 0.185297, 0.277219, 0.672854, 1.332893", \
           "0.062653, 0.073008, 0.113844, 0.184814, 0.275133, 0.661022, 1.365765", \
           "0.064786, 0.071493, 0.117013, 0.183684, 0.275698, 0.672390, 1.353839", \
           "0.060275, 0.072996, 0.113380, 0.185632, 0.277325, 0.698222, 1.341804", \
           "0.064023, 0.074791, 0.121102, 0.195282, 0.284818, 0.667447, 1.361358" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.794590, 0.803152, 0.828868, 0.865080, 0.907097, 1.091119, 1.412237", \
           "0.800467, 0.809028, 0.834347, 0.871021, 0.912703, 1.096682, 1.417808", \
           "0.819598, 0.828756, 0.854500, 0.890866, 0.932328, 1.116113, 1.437517", \
           "0.857465, 0.866377, 0.892240, 0.928052, 0.970026, 1.147882, 1.475345", \
           "0.918221, 0.927260, 0.952766, 0.989246, 1.031137, 1.214602, 1.522335", \
           "0.997806, 1.005871, 1.031567, 1.067705, 1.110433, 1.287812, 1.613917", \
           "1.090680, 1.099448, 1.125511, 1.161410, 1.203624, 1.385346, 1.704372" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.675401, 0.682679, 0.704538, 0.735318, 0.771032, 0.927451, 1.200401", \
           "0.680397, 0.687674, 0.709195, 0.740368, 0.775798, 0.932180, 1.205137", \
           "0.696659, 0.704442, 0.726325, 0.757236, 0.792478, 0.948696, 1.221889", \
           "0.728845, 0.736420, 0.758404, 0.788844, 0.824522, 0.975700, 1.254043", \
           "0.780488, 0.788171, 0.809851, 0.840859, 0.876467, 1.032411, 1.293984", \
           "0.848135, 0.854990, 0.876832, 0.907550, 0.943868, 1.094640, 1.371830", \
           "0.927078, 0.934531, 0.956685, 0.987198, 1.023080, 1.177544, 1.448716" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054706, 0.066106, 0.105795, 0.175670, 0.259553, 0.643967, 1.283056", \
           "0.055146, 0.066493, 0.106521, 0.176927, 0.259479, 0.630008, 1.267263", \
           "0.054594, 0.065571, 0.106589, 0.175388, 0.268677, 0.630328, 1.272170", \
           "0.055320, 0.065578, 0.106340, 0.176521, 0.260039, 0.634983, 1.268980", \
           "0.054786, 0.065653, 0.106843, 0.176868, 0.267496, 0.633611, 1.283955", \
           "0.054920, 0.066117, 0.105300, 0.176238, 0.259804, 0.633742, 1.282646", \
           "0.054750, 0.065843, 0.105311, 0.176575, 0.265789, 0.629590, 1.273202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054706, 0.066106, 0.105795, 0.175670, 0.259553, 0.643967, 1.283056", \
           "0.055146, 0.066493, 0.106521, 0.176927, 0.259479, 0.630008, 1.267263", \
           "0.054594, 0.065571, 0.106589, 0.175388, 0.268677, 0.630328, 1.272170", \
           "0.055320, 0.065578, 0.106340, 0.176521, 0.260039, 0.634983, 1.268980", \
           "0.054786, 0.065653, 0.106843, 0.176868, 0.267496, 0.633611, 1.283955", \
           "0.054920, 0.066117, 0.105300, 0.176238, 0.259804, 0.633742, 1.282646", \
           "0.054750, 0.065843, 0.105311, 0.176575, 0.265789, 0.629590, 1.273202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.713542, 0.723486, 0.752368, 0.793103, 0.840932, 1.042517, 1.396256", \
           "0.719093, 0.729221, 0.758569, 0.798999, 0.847120, 1.049087, 1.401314", \
           "0.739567, 0.748874, 0.777921, 0.819656, 0.867431, 1.069615, 1.421037", \
           "0.777832, 0.788368, 0.817097, 0.858622, 0.906020, 1.108525, 1.463724", \
           "0.838663, 0.848155, 0.877749, 0.918923, 0.966611, 1.169290, 1.523700", \
           "0.912877, 0.922408, 0.951618, 0.992874, 1.040676, 1.241967, 1.593810", \
           "1.000702, 1.010491, 1.039546, 1.080096, 1.127946, 1.330412, 1.679587" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.606511, 0.614963, 0.639513, 0.674138, 0.714792, 0.886140, 1.186818", \
           "0.611229, 0.619837, 0.644783, 0.679149, 0.720052, 0.891724, 1.191117", \
           "0.628632, 0.636543, 0.661233, 0.696708, 0.737316, 0.909173, 1.207882", \
           "0.661158, 0.670113, 0.694533, 0.729829, 0.770117, 0.942246, 1.244166", \
           "0.712863, 0.720931, 0.746086, 0.781085, 0.821620, 0.993897, 1.295145", \
           "0.775946, 0.784047, 0.808876, 0.843943, 0.884575, 1.055672, 1.354738", \
           "0.850597, 0.858918, 0.883614, 0.918082, 0.958754, 1.130850, 1.427649" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065165, 0.074057, 0.114318, 0.185351, 0.276757, 0.667724, 1.338286", \
           "0.058794, 0.070479, 0.114324, 0.183469, 0.272259, 0.668716, 1.366400", \
           "0.058085, 0.073303, 0.111266, 0.186023, 0.272453, 0.659265, 1.349542", \
           "0.058346, 0.073330, 0.113094, 0.186373, 0.269365, 0.665369, 1.334770", \
           "0.058527, 0.070029, 0.115932, 0.184914, 0.277155, 0.668336, 1.366293", \
           "0.058606, 0.070903, 0.114380, 0.180766, 0.277147, 0.677774, 1.331384", \
           "0.064012, 0.070880, 0.115454, 0.185293, 0.276276, 0.665760, 1.352706" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065165, 0.074057, 0.114318, 0.185351, 0.276757, 0.667724, 1.338286", \
           "0.058794, 0.070479, 0.114324, 0.183469, 0.272259, 0.668716, 1.366400", \
           "0.058085, 0.073303, 0.111266, 0.186023, 0.272453, 0.659265, 1.349542", \
           "0.058346, 0.073330, 0.113094, 0.186373, 0.269365, 0.665369, 1.334770", \
           "0.058527, 0.070029, 0.115932, 0.184914, 0.277155, 0.668336, 1.366293", \
           "0.058606, 0.070903, 0.114380, 0.180766, 0.277147, 0.677774, 1.331384", \
           "0.064012, 0.070880, 0.115454, 0.185293, 0.276276, 0.665760, 1.352706" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.609975, 0.618537, 0.644253, 0.680465, 0.722482, 0.906504, 1.227622", \
           "0.616218, 0.624779, 0.650098, 0.686773, 0.728454, 0.912433, 1.233560", \
           "0.636033, 0.645191, 0.670935, 0.707301, 0.748762, 0.932548, 1.253952", \
           "0.674781, 0.683693, 0.709556, 0.745368, 0.787342, 0.965198, 1.292661", \
           "0.734836, 0.743875, 0.769381, 0.805860, 0.847752, 1.031216, 1.338949", \
           "0.810081, 0.818146, 0.843842, 0.879980, 0.922708, 1.100087, 1.426192", \
           "0.897066, 0.905834, 0.931897, 0.967796, 1.010010, 1.191732, 1.510758" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.518479, 0.525757, 0.547615, 0.578395, 0.614110, 0.770529, 1.043479", \
           "0.523786, 0.531063, 0.552584, 0.583757, 0.619186, 0.775568, 1.048526", \
           "0.540628, 0.548412, 0.570295, 0.601206, 0.636448, 0.792666, 1.065859", \
           "0.573564, 0.581139, 0.603122, 0.633563, 0.669241, 0.820418, 1.098762", \
           "0.624610, 0.632294, 0.653974, 0.684981, 0.720589, 0.876534, 1.138107", \
           "0.688569, 0.695424, 0.717265, 0.747983, 0.784302, 0.935074, 1.212263", \
           "0.762506, 0.769959, 0.792113, 0.822626, 0.858508, 1.012972, 1.284144" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054619, 0.065828, 0.106520, 0.176149, 0.261855, 0.637474, 1.265160", \
           "0.054516, 0.065379, 0.105236, 0.174190, 0.262819, 0.627113, 1.266898", \
           "0.054501, 0.065556, 0.107692, 0.174839, 0.263616, 0.635717, 1.282721", \
           "0.054682, 0.066076, 0.108082, 0.177037, 0.262618, 0.642146, 1.321601", \
           "0.055235, 0.065459, 0.106025, 0.175095, 0.267793, 0.631291, 1.308928", \
           "0.054512, 0.065887, 0.106361, 0.175466, 0.260461, 0.631758, 1.266651", \
           "0.054420, 0.065432, 0.107298, 0.175115, 0.264879, 0.625611, 1.291102" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054619, 0.065828, 0.106520, 0.176149, 0.261855, 0.637474, 1.265160", \
           "0.054516, 0.065379, 0.105236, 0.174190, 0.262819, 0.627113, 1.266898", \
           "0.054501, 0.065556, 0.107692, 0.174839, 0.263616, 0.635717, 1.282721", \
           "0.054682, 0.066076, 0.108082, 0.177037, 0.262618, 0.642146, 1.321601", \
           "0.055235, 0.065459, 0.106025, 0.175095, 0.267793, 0.631291, 1.308928", \
           "0.054512, 0.065887, 0.106361, 0.175466, 0.260461, 0.631758, 1.266651", \
           "0.054420, 0.065432, 0.107298, 0.175115, 0.264879, 0.625611, 1.291102" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.632365, 0.642308, 0.671190, 0.711926, 0.759754, 0.961340, 1.315079", \
           "0.637058, 0.647186, 0.676534, 0.716965, 0.765085, 0.967053, 1.319280", \
           "0.656912, 0.666219, 0.695266, 0.737002, 0.784777, 0.986960, 1.338383", \
           "0.693998, 0.704533, 0.733263, 0.774788, 0.822185, 1.024690, 1.379890", \
           "0.755324, 0.764816, 0.794410, 0.835585, 0.883273, 1.085952, 1.440362", \
           "0.834590, 0.844120, 0.873331, 0.914586, 0.962388, 1.163679, 1.515522", \
           "0.928089, 0.937879, 0.966934, 1.007484, 1.055334, 1.257799, 1.606975" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537510, 0.545962, 0.570511, 0.605137, 0.645791, 0.817139, 1.117817", \
           "0.541500, 0.550108, 0.575054, 0.609420, 0.650322, 0.821995, 1.121388", \
           "0.558376, 0.566286, 0.590976, 0.626452, 0.667060, 0.838916, 1.137625", \
           "0.589898, 0.598853, 0.623273, 0.658570, 0.698857, 0.870987, 1.172906", \
           "0.642026, 0.650094, 0.675249, 0.710247, 0.750782, 0.923059, 1.224307", \
           "0.709401, 0.717502, 0.742331, 0.777398, 0.818030, 0.989127, 1.288194", \
           "0.788876, 0.797197, 0.821894, 0.856361, 0.897034, 1.069129, 1.365929" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059506, 0.077706, 0.117359, 0.185086, 0.274906, 0.667336, 1.332048", \
           "0.062056, 0.077498, 0.113267, 0.184700, 0.275080, 0.700887, 1.333903", \
           "0.058816, 0.071970, 0.111395, 0.182199, 0.274860, 0.660801, 1.353387", \
           "0.059054, 0.071276, 0.117022, 0.181397, 0.276016, 0.662197, 1.351707", \
           "0.058555, 0.071450, 0.114236, 0.185433, 0.275368, 0.664820, 1.354202", \
           "0.059012, 0.072829, 0.116866, 0.183628, 0.275829, 0.667061, 1.352699", \
           "0.058870, 0.071254, 0.114672, 0.185665, 0.275310, 0.701881, 1.337419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059506, 0.077706, 0.117359, 0.185086, 0.274906, 0.667336, 1.332048", \
           "0.062056, 0.077498, 0.113267, 0.184700, 0.275080, 0.700887, 1.333903", \
           "0.058816, 0.071970, 0.111395, 0.182199, 0.274860, 0.660801, 1.353387", \
           "0.059054, 0.071276, 0.117022, 0.181397, 0.276016, 0.662197, 1.351707", \
           "0.058555, 0.071450, 0.114236, 0.185433, 0.275368, 0.664820, 1.354202", \
           "0.059012, 0.072829, 0.116866, 0.183628, 0.275829, 0.667061, 1.352699", \
           "0.058870, 0.071254, 0.114672, 0.185665, 0.275310, 0.701881, 1.337419" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.272015, 0.281958, 0.310840, 0.351576, 0.399405, 0.600990, 0.954729", \
           "0.277194, 0.287321, 0.316670, 0.357100, 0.405220, 0.607188, 0.959415", \
           "0.297103, 0.306410, 0.335457, 0.377193, 0.424967, 0.627151, 0.978573", \
           "0.334230, 0.344765, 0.373495, 0.415020, 0.462417, 0.664922, 1.020122", \
           "0.391023, 0.400515, 0.430109, 0.471284, 0.518972, 0.721651, 1.076060", \
           "0.459476, 0.469006, 0.498217, 0.539472, 0.587274, 0.788565, 1.140408", \
           "0.539392, 0.549181, 0.578236, 0.618786, 0.666636, 0.869102, 1.218277" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.231213, 0.239665, 0.264214, 0.298839, 0.339494, 0.510841, 0.811519", \
           "0.235615, 0.244223, 0.269169, 0.303535, 0.344437, 0.516110, 0.815503", \
           "0.252538, 0.260448, 0.285138, 0.320614, 0.361222, 0.533078, 0.831787", \
           "0.284095, 0.293051, 0.317471, 0.352767, 0.393055, 0.565184, 0.867104", \
           "0.332370, 0.340438, 0.365593, 0.400591, 0.441126, 0.613403, 0.914651", \
           "0.390554, 0.398655, 0.423484, 0.458552, 0.499183, 0.670280, 0.969347", \
           "0.458483, 0.466804, 0.491501, 0.525968, 0.566641, 0.738736, 1.035536" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055007, 0.065934, 0.106035, 0.175582, 0.259341, 0.630303, 1.277416", \
           "0.054603, 0.067199, 0.108772, 0.176166, 0.258902, 0.627513, 1.275212", \
           "0.055425, 0.068101, 0.107102, 0.175110, 0.261805, 0.631406, 1.280472", \
           "0.054850, 0.066803, 0.106879, 0.175948, 0.264473, 0.635239, 1.282873", \
           "0.054771, 0.065930, 0.106962, 0.177404, 0.262689, 0.633439, 1.271773", \
           "0.056014, 0.066213, 0.108270, 0.177059, 0.266896, 0.637461, 1.274401", \
           "0.055873, 0.066103, 0.107533, 0.179109, 0.265286, 0.626223, 1.285967" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055007, 0.065934, 0.106035, 0.175582, 0.259341, 0.630303, 1.277416", \
           "0.054603, 0.067199, 0.108772, 0.176166, 0.258902, 0.627513, 1.275212", \
           "0.055425, 0.068101, 0.107102, 0.175110, 0.261805, 0.631406, 1.280472", \
           "0.054850, 0.066803, 0.106879, 0.175948, 0.264473, 0.635239, 1.282873", \
           "0.054771, 0.065930, 0.106962, 0.177404, 0.262689, 0.633439, 1.271773", \
           "0.056014, 0.066213, 0.108270, 0.177059, 0.266896, 0.637461, 1.274401", \
           "0.055873, 0.066103, 0.107533, 0.179109, 0.265286, 0.626223, 1.285967" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.267377, 0.277321, 0.306203, 0.346938, 0.394767, 0.596352, 0.950091", \
           "0.272842, 0.282969, 0.312318, 0.352748, 0.400868, 0.602836, 0.955063", \
           "0.292652, 0.301958, 0.331005, 0.372741, 0.420516, 0.622699, 0.974122", \
           "0.329982, 0.340518, 0.369247, 0.410772, 0.458169, 0.660675, 1.015874", \
           "0.392668, 0.402160, 0.431754, 0.472929, 0.520617, 0.723296, 1.077705", \
           "0.474928, 0.484458, 0.513669, 0.554925, 0.602727, 0.804017, 1.155860", \
           "0.574332, 0.584122, 0.613177, 0.653727, 0.701577, 0.904042, 1.253218" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227271, 0.235723, 0.260272, 0.294897, 0.335552, 0.506899, 0.807578", \
           "0.231915, 0.240524, 0.265470, 0.299836, 0.340738, 0.512411, 0.811804", \
           "0.248754, 0.256665, 0.281354, 0.316830, 0.357438, 0.529295, 0.828004", \
           "0.280485, 0.289440, 0.313860, 0.349156, 0.389444, 0.561573, 0.863493", \
           "0.333768, 0.341836, 0.366991, 0.401989, 0.442524, 0.614801, 0.916050", \
           "0.403689, 0.411790, 0.436618, 0.471686, 0.512318, 0.683415, 0.982481", \
           "0.488182, 0.496504, 0.521200, 0.555668, 0.596340, 0.768436, 1.065235" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061102, 0.072619, 0.113790, 0.183928, 0.276807, 0.657466, 1.343824", \
           "0.061096, 0.071789, 0.113496, 0.190296, 0.275050, 0.665238, 1.337816", \
           "0.057012, 0.069036, 0.109349, 0.181225, 0.268308, 0.658609, 1.342251", \
           "0.057726, 0.068906, 0.119961, 0.183824, 0.276876, 0.663368, 1.347647", \
           "0.057648, 0.069891, 0.109475, 0.184261, 0.268883, 0.662214, 1.342057", \
           "0.056932, 0.069303, 0.111123, 0.182278, 0.271204, 0.662644, 1.346477", \
           "0.058397, 0.074739, 0.120200, 0.193766, 0.283743, 0.660729, 1.354926" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061102, 0.072619, 0.113790, 0.183928, 0.276807, 0.657466, 1.343824", \
           "0.061096, 0.071789, 0.113496, 0.190296, 0.275050, 0.665238, 1.337816", \
           "0.057012, 0.069036, 0.109349, 0.181225, 0.268308, 0.658609, 1.342251", \
           "0.057726, 0.068906, 0.119961, 0.183824, 0.276876, 0.663368, 1.347647", \
           "0.057648, 0.069891, 0.109475, 0.184261, 0.268883, 0.662214, 1.342057", \
           "0.056932, 0.069303, 0.111123, 0.182278, 0.271204, 0.662644, 1.346477", \
           "0.058397, 0.074739, 0.120200, 0.193766, 0.283743, 0.660729, 1.354926" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.269221, 0.277783, 0.303499, 0.339711, 0.381728, 0.565750, 0.886868", \
           "0.274130, 0.282692, 0.308011, 0.344685, 0.386367, 0.570345, 0.891472", \
           "0.290497, 0.299655, 0.325399, 0.361765, 0.403226, 0.587012, 0.908415", \
           "0.323513, 0.332425, 0.358288, 0.394100, 0.436074, 0.613930, 0.941393", \
           "0.376000, 0.385039, 0.410545, 0.447025, 0.488916, 0.672381, 0.980114", \
           "0.443842, 0.451907, 0.477603, 0.513742, 0.556470, 0.733848, 1.059954", \
           "0.522493, 0.531261, 0.557324, 0.593222, 0.635437, 0.817159, 1.136185" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.228838, 0.236115, 0.257974, 0.288754, 0.324468, 0.480888, 0.753838", \
           "0.233011, 0.240288, 0.261809, 0.292982, 0.328412, 0.484794, 0.757751", \
           "0.246922, 0.254706, 0.276589, 0.307500, 0.342742, 0.498960, 0.772153", \
           "0.274986, 0.282561, 0.304544, 0.334985, 0.370663, 0.521840, 0.800184", \
           "0.319600, 0.327283, 0.348964, 0.379971, 0.415579, 0.571524, 0.833097", \
           "0.377266, 0.384121, 0.405962, 0.436680, 0.472999, 0.623771, 0.900960", \
           "0.444119, 0.451572, 0.473726, 0.504239, 0.540121, 0.694585, 0.965757" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256873, 0.266816, 0.295698, 0.336433, 0.384262, 0.585847, 0.939587", \
           "0.260754, 0.270882, 0.300230, 0.340661, 0.388781, 0.590749, 0.942976", \
           "0.276982, 0.286288, 0.315335, 0.357071, 0.404846, 0.607029, 0.958452", \
           "0.307332, 0.317868, 0.346597, 0.388122, 0.435520, 0.638025, 0.993224", \
           "0.358881, 0.368372, 0.397967, 0.439141, 0.486829, 0.689508, 1.043918", \
           "0.424744, 0.434275, 0.463485, 0.504741, 0.552543, 0.753834, 1.105676", \
           "0.499632, 0.509421, 0.538476, 0.579026, 0.626876, 0.829342, 1.178517" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.218342, 0.226794, 0.251343, 0.285968, 0.326623, 0.497970, 0.798649", \
           "0.221641, 0.230250, 0.255196, 0.289562, 0.330464, 0.502137, 0.801530", \
           "0.235434, 0.243345, 0.268035, 0.303510, 0.344119, 0.515975, 0.814684", \
           "0.261232, 0.270188, 0.294608, 0.329904, 0.370192, 0.542321, 0.844241", \
           "0.305048, 0.313116, 0.338272, 0.373270, 0.413805, 0.586082, 0.887330", \
           "0.361033, 0.369134, 0.393962, 0.429030, 0.469662, 0.640759, 0.939825", \
           "0.424687, 0.433008, 0.457705, 0.492172, 0.532845, 0.704940, 1.001740" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357417, 0.365980, 0.391696, 0.427907, 0.469924, 0.653947, 0.975065", \
           "0.362327, 0.370888, 0.396207, 0.432882, 0.474563, 0.658542, 0.979669", \
           "0.378694, 0.387851, 0.413595, 0.449962, 0.491423, 0.675209, 0.996612", \
           "0.411710, 0.420622, 0.446484, 0.482296, 0.524271, 0.702127, 1.029590", \
           "0.464197, 0.473236, 0.498742, 0.535222, 0.577113, 0.760578, 1.068310", \
           "0.532039, 0.540104, 0.565800, 0.601939, 0.644667, 0.822045, 1.148150", \
           "0.610689, 0.619458, 0.645521, 0.681419, 0.723633, 0.905356, 1.224382" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.303805, 0.311083, 0.332941, 0.363721, 0.399436, 0.555855, 0.828805", \
           "0.307978, 0.315255, 0.336776, 0.367949, 0.403379, 0.559761, 0.832718", \
           "0.321890, 0.329674, 0.351556, 0.382468, 0.417710, 0.573927, 0.847120", \
           "0.349953, 0.357529, 0.379512, 0.409952, 0.445630, 0.596808, 0.875151", \
           "0.394568, 0.402251, 0.423931, 0.454938, 0.490546, 0.646491, 0.908064", \
           "0.452233, 0.459088, 0.480930, 0.511648, 0.547967, 0.698738, 0.975928", \
           "0.519086, 0.526539, 0.548693, 0.579206, 0.615088, 0.769552, 1.040724" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.341380, 0.351323, 0.380205, 0.420940, 0.468769, 0.670354, 1.024094", \
           "0.345261, 0.355389, 0.384737, 0.425168, 0.473288, 0.675256, 1.027483", \
           "0.361488, 0.370795, 0.399842, 0.441578, 0.489353, 0.691536, 1.042959", \
           "0.391839, 0.402375, 0.431104, 0.472629, 0.520026, 0.722532, 1.077731", \
           "0.443387, 0.452879, 0.482473, 0.523648, 0.571336, 0.774015, 1.128425", \
           "0.509251, 0.518782, 0.547992, 0.589248, 0.637050, 0.838340, 1.190183", \
           "0.584139, 0.593928, 0.622983, 0.663533, 0.711383, 0.913849, 1.263024" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.290173, 0.298625, 0.323174, 0.357799, 0.398454, 0.569801, 0.870479", \
           "0.293472, 0.302081, 0.327027, 0.361392, 0.402295, 0.573967, 0.873360", \
           "0.307265, 0.315176, 0.339866, 0.375341, 0.415950, 0.587806, 0.886515", \
           "0.333063, 0.342018, 0.366438, 0.401735, 0.442022, 0.614152, 0.916071", \
           "0.376879, 0.384947, 0.410102, 0.445101, 0.485636, 0.657913, 0.959161", \
           "0.432863, 0.440964, 0.465793, 0.500861, 0.541492, 0.712589, 1.011656", \
           "0.496518, 0.504839, 0.529536, 0.564003, 0.604676, 0.776771, 1.073571" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.435359, 0.443921, 0.469637, 0.505849, 0.547866, 0.731888, 1.053006", \
           "0.441237, 0.449798, 0.475117, 0.511792, 0.553473, 0.737452, 1.058579", \
           "0.460552, 0.469710, 0.495454, 0.531820, 0.573282, 0.757067, 1.078471", \
           "0.498300, 0.507212, 0.533075, 0.568887, 0.610861, 0.788717, 1.116180", \
           "0.554166, 0.563205, 0.588711, 0.625190, 0.667082, 0.850546, 1.158279", \
           "0.623462, 0.631527, 0.657223, 0.693362, 0.736090, 0.913469, 1.239574", \
           "0.702771, 0.711539, 0.737603, 0.773501, 0.815715, 0.997437, 1.316463" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.370055, 0.377333, 0.399191, 0.429971, 0.465686, 0.622105, 0.895055", \
           "0.375052, 0.382329, 0.403850, 0.435023, 0.470452, 0.626834, 0.899792", \
           "0.391469, 0.399253, 0.421136, 0.452047, 0.487289, 0.643507, 0.916700", \
           "0.423555, 0.431130, 0.453113, 0.483554, 0.519232, 0.670409, 0.948753", \
           "0.471041, 0.478724, 0.500404, 0.531412, 0.567020, 0.722964, 0.984537", \
           "0.529943, 0.536798, 0.558640, 0.589358, 0.625676, 0.776448, 1.053638", \
           "0.597355, 0.604809, 0.626962, 0.657476, 0.693358, 0.847822, 1.118994" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071635, 0.083741, 0.129246, 0.205938, 0.300429, 0.702354, 1.396685", \
           "0.071828, 0.084928, 0.131668, 0.207618, 0.299188, 0.699580, 1.402185", \
           "0.071482, 0.086730, 0.130792, 0.208311, 0.301144, 0.702057, 1.402222", \
           "0.072871, 0.086551, 0.129743, 0.206561, 0.300199, 0.699985, 1.404545", \
           "0.073997, 0.085365, 0.132480, 0.209855, 0.303088, 0.706282, 1.391931", \
           "0.075168, 0.086622, 0.132583, 0.208000, 0.304832, 0.700144, 1.399674", \
           "0.071739, 0.083709, 0.129590, 0.207752, 0.299645, 0.702043, 1.397899" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071635, 0.083741, 0.129246, 0.205938, 0.300429, 0.702354, 1.396685", \
           "0.071828, 0.084928, 0.131668, 0.207618, 0.299188, 0.699580, 1.402185", \
           "0.071482, 0.086730, 0.130792, 0.208311, 0.301144, 0.702057, 1.402222", \
           "0.072871, 0.086551, 0.129743, 0.206561, 0.300199, 0.699985, 1.404545", \
           "0.073997, 0.085365, 0.132480, 0.209855, 0.303088, 0.706282, 1.391931", \
           "0.075168, 0.086622, 0.132583, 0.208000, 0.304832, 0.700144, 1.399674", \
           "0.071739, 0.083709, 0.129590, 0.207752, 0.299645, 0.702043, 1.397899" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.438552, 0.448495, 0.477377, 0.518112, 0.565941, 0.767526, 1.121266", \
           "0.444016, 0.454143, 0.483492, 0.523922, 0.572043, 0.774010, 1.126237", \
           "0.463826, 0.473133, 0.502179, 0.543915, 0.591690, 0.793874, 1.145296", \
           "0.501156, 0.511692, 0.540421, 0.581946, 0.629344, 0.831849, 1.187048", \
           "0.563843, 0.573334, 0.602929, 0.644103, 0.691791, 0.894470, 1.248880", \
           "0.646102, 0.655633, 0.684843, 0.726099, 0.773901, 0.975191, 1.327034", \
           "0.745507, 0.755296, 0.784351, 0.824901, 0.872751, 1.075216, 1.424392" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.372769, 0.381221, 0.405770, 0.440396, 0.481050, 0.652397, 0.953076", \
           "0.377413, 0.386022, 0.410968, 0.445334, 0.486236, 0.657909, 0.957302", \
           "0.394252, 0.402163, 0.426853, 0.462328, 0.502936, 0.674793, 0.973502", \
           "0.425983, 0.434938, 0.459358, 0.494654, 0.534942, 0.707071, 1.008991", \
           "0.479266, 0.487334, 0.512489, 0.547487, 0.588023, 0.760300, 1.061548", \
           "0.549187, 0.557288, 0.582116, 0.617184, 0.657816, 0.828913, 1.127979", \
           "0.633681, 0.642002, 0.666698, 0.701166, 0.741838, 0.913934, 1.210733" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073966, 0.086650, 0.133103, 0.206790, 0.299456, 0.692718, 1.387826", \
           "0.074038, 0.086686, 0.133142, 0.208067, 0.300265, 0.693365, 1.379427", \
           "0.073576, 0.085883, 0.132014, 0.206852, 0.300774, 0.696586, 1.381217", \
           "0.073328, 0.085725, 0.131519, 0.206797, 0.299503, 0.693785, 1.386989", \
           "0.074529, 0.086946, 0.133089, 0.207568, 0.299827, 0.694907, 1.379040", \
           "0.074301, 0.087209, 0.131653, 0.208546, 0.301872, 0.688673, 1.390872", \
           "0.073886, 0.086320, 0.132558, 0.207629, 0.299572, 0.692415, 1.376992" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073966, 0.086650, 0.133103, 0.206790, 0.299456, 0.692718, 1.387826", \
           "0.074038, 0.086686, 0.133142, 0.208067, 0.300265, 0.693365, 1.379427", \
           "0.073576, 0.085883, 0.132014, 0.206852, 0.300774, 0.696586, 1.381217", \
           "0.073328, 0.085725, 0.131519, 0.206797, 0.299503, 0.693785, 1.386989", \
           "0.074529, 0.086946, 0.133089, 0.207568, 0.299827, 0.694907, 1.379040", \
           "0.074301, 0.087209, 0.131653, 0.208546, 0.301872, 0.688673, 1.390872", \
           "0.073886, 0.086320, 0.132558, 0.207629, 0.299572, 0.692415, 1.376992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.637178, 0.645740, 0.671457, 0.707668, 0.749685, 0.933708, 1.254825", \
           "0.642945, 0.651506, 0.676825, 0.713499, 0.755181, 0.939160, 1.260286", \
           "0.661848, 0.671006, 0.696750, 0.733116, 0.774577, 0.958363, 1.279767", \
           "0.699229, 0.708140, 0.734003, 0.769815, 0.811790, 0.989645, 1.317108", \
           "0.758737, 0.767776, 0.793282, 0.829761, 0.871653, 1.055117, 1.362850", \
           "0.837008, 0.845073, 0.870769, 0.906907, 0.949635, 1.127014, 1.453119", \
           "0.927257, 0.936026, 0.962089, 0.997987, 1.040201, 1.221924, 1.540950" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.541602, 0.548879, 0.570738, 0.601518, 0.637232, 0.793651, 1.066602", \
           "0.546503, 0.553780, 0.575301, 0.606475, 0.641904, 0.798286, 1.071244", \
           "0.562571, 0.570355, 0.592237, 0.623149, 0.658391, 0.814609, 1.087802", \
           "0.594344, 0.601919, 0.623903, 0.654343, 0.690021, 0.841198, 1.119542", \
           "0.644926, 0.652609, 0.674290, 0.705297, 0.740905, 0.896850, 1.158423", \
           "0.711457, 0.718312, 0.740153, 0.770871, 0.807190, 0.957962, 1.235151", \
           "0.788169, 0.795622, 0.817776, 0.848289, 0.884171, 1.038635, 1.309807" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071476, 0.083825, 0.130465, 0.207306, 0.302889, 0.699289, 1.393248", \
           "0.071455, 0.083800, 0.130492, 0.207193, 0.302957, 0.703604, 1.404976", \
           "0.071215, 0.083675, 0.131252, 0.207919, 0.302520, 0.700667, 1.406581", \
           "0.071196, 0.084567, 0.130033, 0.209539, 0.302179, 0.715160, 1.400503", \
           "0.071208, 0.083695, 0.129947, 0.209569, 0.303333, 0.701556, 1.395551", \
           "0.073959, 0.083656, 0.130620, 0.207341, 0.301690, 0.703122, 1.422079", \
           "0.071489, 0.084055, 0.130381, 0.209090, 0.301910, 0.702851, 1.398831" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071476, 0.083825, 0.130465, 0.207306, 0.302889, 0.699289, 1.393248", \
           "0.071455, 0.083800, 0.130492, 0.207193, 0.302957, 0.703604, 1.404976", \
           "0.071215, 0.083675, 0.131252, 0.207919, 0.302520, 0.700667, 1.406581", \
           "0.071196, 0.084567, 0.130033, 0.209539, 0.302179, 0.715160, 1.400503", \
           "0.071208, 0.083695, 0.129947, 0.209569, 0.303333, 0.701556, 1.395551", \
           "0.073959, 0.083656, 0.130620, 0.207341, 0.301690, 0.703122, 1.422079", \
           "0.071489, 0.084055, 0.130381, 0.209090, 0.301910, 0.702851, 1.398831" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.647833, 0.657776, 0.686658, 0.727394, 0.775222, 0.976808, 1.330547", \
           "0.653185, 0.663313, 0.692661, 0.733092, 0.781212, 0.983180, 1.335407", \
           "0.673753, 0.683060, 0.712107, 0.753842, 0.801617, 1.003801, 1.355223", \
           "0.711262, 0.721797, 0.750527, 0.792052, 0.839449, 1.041954, 1.397154", \
           "0.770674, 0.780166, 0.809760, 0.850935, 0.898623, 1.101302, 1.455711", \
           "0.843613, 0.853143, 0.882354, 0.923609, 0.971411, 1.172702, 1.524545", \
           "0.929812, 0.939602, 0.968656, 1.009206, 1.057057, 1.259522, 1.608698" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.550658, 0.559110, 0.583659, 0.618285, 0.658939, 0.830286, 1.130965", \
           "0.555207, 0.563816, 0.588762, 0.623128, 0.664030, 0.835703, 1.135096", \
           "0.572690, 0.580601, 0.605291, 0.640766, 0.681375, 0.853231, 1.151940", \
           "0.604573, 0.613528, 0.637948, 0.673244, 0.713532, 0.885661, 1.187581", \
           "0.655073, 0.663141, 0.688296, 0.723294, 0.763830, 0.936107, 1.237355", \
           "0.717071, 0.725172, 0.750001, 0.785068, 0.825700, 0.996797, 1.295863", \
           "0.790340, 0.798661, 0.823358, 0.857825, 0.898498, 1.070594, 1.367393" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074602, 0.087195, 0.132835, 0.208243, 0.300818, 0.692177, 1.384165", \
           "0.074568, 0.087422, 0.134111, 0.208479, 0.302244, 0.690841, 1.402483", \
           "0.075017, 0.087772, 0.134109, 0.208530, 0.301260, 0.697982, 1.385655", \
           "0.075112, 0.087213, 0.133171, 0.208955, 0.301371, 0.690604, 1.387548", \
           "0.074701, 0.087942, 0.133795, 0.209324, 0.301600, 0.697308, 1.402858", \
           "0.075012, 0.087942, 0.133513, 0.209332, 0.300926, 0.699164, 1.385769", \
           "0.074578, 0.090306, 0.133140, 0.209338, 0.301105, 0.678130, 1.383330" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074602, 0.087195, 0.132835, 0.208243, 0.300818, 0.692177, 1.384165", \
           "0.074568, 0.087422, 0.134111, 0.208479, 0.302244, 0.690841, 1.402483", \
           "0.075017, 0.087772, 0.134109, 0.208530, 0.301260, 0.697982, 1.385655", \
           "0.075112, 0.087213, 0.133171, 0.208955, 0.301371, 0.690604, 1.387548", \
           "0.074701, 0.087942, 0.133795, 0.209324, 0.301600, 0.697308, 1.402858", \
           "0.075012, 0.087942, 0.133513, 0.209332, 0.300926, 0.699164, 1.385769", \
           "0.074578, 0.090306, 0.133140, 0.209338, 0.301105, 0.678130, 1.383330" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.701768, 0.710330, 0.736046, 0.772258, 0.814275, 0.998297, 1.319415", \
           "0.707928, 0.716489, 0.741808, 0.778482, 0.820164, 1.004143, 1.325269", \
           "0.727471, 0.736629, 0.762373, 0.798739, 0.840200, 1.023986, 1.345390", \
           "0.765849, 0.774761, 0.800624, 0.836436, 0.878410, 1.056266, 1.383729", \
           "0.824140, 0.833179, 0.858685, 0.895164, 0.937055, 1.120520, 1.428253", \
           "0.898014, 0.906079, 0.931775, 0.967913, 1.010641, 1.188020, 1.514125", \
           "0.983342, 0.992111, 1.018174, 1.054072, 1.096286, 1.278009, 1.597034" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.596503, 0.603781, 0.625639, 0.656419, 0.692134, 0.848553, 1.121503", \
           "0.601739, 0.609016, 0.630537, 0.661710, 0.697139, 0.853521, 1.126479", \
           "0.618350, 0.626134, 0.648017, 0.678928, 0.714170, 0.870388, 1.143581", \
           "0.650972, 0.658547, 0.680530, 0.710970, 0.746649, 0.897826, 1.176170", \
           "0.700519, 0.708202, 0.729882, 0.760889, 0.796497, 0.952442, 1.214015", \
           "0.763312, 0.770167, 0.792008, 0.822726, 0.859045, 1.009817, 1.287006", \
           "0.835841, 0.843294, 0.865448, 0.895961, 0.931843, 1.086307, 1.357479" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071387, 0.083662, 0.129705, 0.206434, 0.301486, 0.714210, 1.387808", \
           "0.071522, 0.083745, 0.129432, 0.208251, 0.301595, 0.699782, 1.402365", \
           "0.071733, 0.083523, 0.129661, 0.207459, 0.302342, 0.713194, 1.403714", \
           "0.071844, 0.084191, 0.129723, 0.207231, 0.300858, 0.713843, 1.430825", \
           "0.071640, 0.083794, 0.129844, 0.207297, 0.301763, 0.699312, 1.426435", \
           "0.071433, 0.083530, 0.129400, 0.207568, 0.302448, 0.697324, 1.387769", \
           "0.071059, 0.083514, 0.129585, 0.207594, 0.301871, 0.704754, 1.422476" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071387, 0.083662, 0.129705, 0.206434, 0.301486, 0.714210, 1.387808", \
           "0.071522, 0.083745, 0.129432, 0.208251, 0.301595, 0.699782, 1.402365", \
           "0.071733, 0.083523, 0.129661, 0.207459, 0.302342, 0.713194, 1.403714", \
           "0.071844, 0.084191, 0.129723, 0.207231, 0.300858, 0.713843, 1.430825", \
           "0.071640, 0.083794, 0.129844, 0.207297, 0.301763, 0.699312, 1.426435", \
           "0.071433, 0.083530, 0.129400, 0.207568, 0.302448, 0.697324, 1.387769", \
           "0.071059, 0.083514, 0.129585, 0.207594, 0.301871, 0.704754, 1.422476" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.698598, 0.708542, 0.737423, 0.778159, 0.825988, 1.027573, 1.381312", \
           "0.703322, 0.713450, 0.742798, 0.783228, 0.831349, 1.033316, 1.385543", \
           "0.722860, 0.732167, 0.761213, 0.802949, 0.850724, 1.052908, 1.404330", \
           "0.759640, 0.770175, 0.798905, 0.840430, 0.887827, 1.090332, 1.445532", \
           "0.819804, 0.829296, 0.858890, 0.900064, 0.947753, 1.150431, 1.504841", \
           "0.897474, 0.907005, 0.936215, 0.977471, 1.025273, 1.226563, 1.578406", \
           "0.988450, 0.998240, 1.027294, 1.067844, 1.115695, 1.318160, 1.667335" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.593808, 0.602260, 0.626810, 0.661435, 0.702090, 0.873437, 1.174115", \
           "0.597824, 0.606432, 0.631378, 0.665744, 0.706646, 0.878319, 1.177712", \
           "0.614431, 0.622342, 0.647031, 0.682507, 0.723115, 0.894971, 1.193680", \
           "0.645694, 0.654649, 0.679069, 0.714366, 0.754653, 0.926783, 1.228702", \
           "0.696833, 0.704901, 0.730056, 0.765055, 0.805590, 0.977867, 1.279115", \
           "0.762853, 0.770954, 0.795783, 0.830850, 0.871482, 1.042579, 1.341645", \
           "0.840183, 0.848504, 0.873200, 0.907668, 0.948340, 1.120436, 1.417235" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074120, 0.087300, 0.132173, 0.208640, 0.300302, 0.695804, 1.382811", \
           "0.074658, 0.087472, 0.132531, 0.208526, 0.300226, 0.700179, 1.387095", \
           "0.074236, 0.087508, 0.132773, 0.208431, 0.299851, 0.695158, 1.391579", \
           "0.074362, 0.086861, 0.132666, 0.208835, 0.300316, 0.696326, 1.398429", \
           "0.074652, 0.087345, 0.132095, 0.208768, 0.300144, 0.695159, 1.398556", \
           "0.074500, 0.087337, 0.132535, 0.208638, 0.300399, 0.697131, 1.405773", \
           "0.074490, 0.087362, 0.132769, 0.208933, 0.301501, 0.705931, 1.377181" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074120, 0.087300, 0.132173, 0.208640, 0.300302, 0.695804, 1.382811", \
           "0.074658, 0.087472, 0.132531, 0.208526, 0.300226, 0.700179, 1.387095", \
           "0.074236, 0.087508, 0.132773, 0.208431, 0.299851, 0.695158, 1.391579", \
           "0.074362, 0.086861, 0.132666, 0.208835, 0.300316, 0.696326, 1.398429", \
           "0.074652, 0.087345, 0.132095, 0.208768, 0.300144, 0.695159, 1.398556", \
           "0.074500, 0.087337, 0.132535, 0.208638, 0.300399, 0.697131, 1.405773", \
           "0.074490, 0.087362, 0.132769, 0.208933, 0.301501, 0.705931, 1.377181" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.282382, 0.290944, 0.316661, 0.352872, 0.394889, 0.578912, 0.900029", \
           "0.287435, 0.295996, 0.321315, 0.357990, 0.399671, 0.583650, 0.904777", \
           "0.304094, 0.313252, 0.338996, 0.375362, 0.416823, 0.600609, 0.922012", \
           "0.337473, 0.346385, 0.372247, 0.408059, 0.450034, 0.627889, 0.955352", \
           "0.392077, 0.401116, 0.426622, 0.463101, 0.504993, 0.688457, 0.996190", \
           "0.463538, 0.471602, 0.497298, 0.533437, 0.576165, 0.753544, 1.079649", \
           "0.548651, 0.557419, 0.583483, 0.619381, 0.661595, 0.843317, 1.162343" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.240025, 0.247303, 0.269161, 0.299941, 0.335656, 0.492075, 0.765025", \
           "0.244320, 0.251597, 0.273118, 0.304291, 0.339721, 0.496103, 0.769060", \
           "0.258480, 0.266264, 0.288146, 0.319058, 0.354300, 0.510518, 0.783711", \
           "0.286852, 0.294427, 0.316410, 0.346850, 0.382529, 0.533706, 0.812050", \
           "0.333265, 0.340948, 0.362628, 0.393636, 0.429244, 0.585189, 0.846761", \
           "0.394007, 0.400862, 0.422704, 0.453422, 0.489740, 0.640512, 0.917702", \
           "0.466353, 0.473806, 0.495960, 0.526474, 0.562356, 0.716820, 0.987992" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052835, 0.064608, 0.102647, 0.171050, 0.249661, 0.594796, 1.199145", \
           "0.052497, 0.063266, 0.102674, 0.165947, 0.249562, 0.594804, 1.199117", \
           "0.052897, 0.062630, 0.100921, 0.166972, 0.248927, 0.598907, 1.211742", \
           "0.052488, 0.063164, 0.100951, 0.170975, 0.248893, 0.602810, 1.200046", \
           "0.052468, 0.063262, 0.101051, 0.168468, 0.249345, 0.594127, 1.224753", \
           "0.052079, 0.063727, 0.101454, 0.169083, 0.247542, 0.615237, 1.209175", \
           "0.052037, 0.062465, 0.100485, 0.171740, 0.251670, 0.591513, 1.206703" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052835, 0.064608, 0.102647, 0.171050, 0.249661, 0.594796, 1.199145", \
           "0.052497, 0.063266, 0.102674, 0.165947, 0.249562, 0.594804, 1.199117", \
           "0.052897, 0.062630, 0.100921, 0.166972, 0.248927, 0.598907, 1.211742", \
           "0.052488, 0.063164, 0.100951, 0.170975, 0.248893, 0.602810, 1.200046", \
           "0.052468, 0.063262, 0.101051, 0.168468, 0.249345, 0.594127, 1.224753", \
           "0.052079, 0.063727, 0.101454, 0.169083, 0.247542, 0.615237, 1.209175", \
           "0.052037, 0.062465, 0.100485, 0.171740, 0.251670, 0.591513, 1.206703" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.267987, 0.277930, 0.306812, 0.347548, 0.395377, 0.596962, 0.950701", \
           "0.271879, 0.282007, 0.311355, 0.351785, 0.399906, 0.601873, 0.954100", \
           "0.287930, 0.297237, 0.326283, 0.368019, 0.415794, 0.617978, 0.969400", \
           "0.317732, 0.328267, 0.356997, 0.398522, 0.445919, 0.648424, 1.003624", \
           "0.368745, 0.378237, 0.407831, 0.449006, 0.496694, 0.699373, 1.053782", \
           "0.435678, 0.445209, 0.474419, 0.515675, 0.563477, 0.764768, 1.116611", \
           "0.513464, 0.523253, 0.552308, 0.592858, 0.640708, 0.843174, 1.192349" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227789, 0.236241, 0.260790, 0.295416, 0.336070, 0.507418, 0.808096", \
           "0.231097, 0.239706, 0.264652, 0.299017, 0.339920, 0.511592, 0.810985", \
           "0.244740, 0.252651, 0.277341, 0.312816, 0.353425, 0.525281, 0.823990", \
           "0.270072, 0.279027, 0.303447, 0.338744, 0.379031, 0.551161, 0.853080", \
           "0.313434, 0.321502, 0.346657, 0.381655, 0.422190, 0.594467, 0.895715", \
           "0.370327, 0.378428, 0.403256, 0.438324, 0.478956, 0.650053, 0.949119", \
           "0.436444, 0.444765, 0.469462, 0.503929, 0.544602, 0.716698, 1.013497" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056988, 0.067375, 0.109271, 0.177765, 0.263648, 0.628725, 1.268466", \
           "0.055805, 0.068543, 0.109119, 0.177981, 0.263234, 0.634047, 1.282210", \
           "0.055492, 0.067543, 0.108929, 0.178297, 0.262212, 0.625044, 1.273760", \
           "0.055934, 0.067274, 0.108532, 0.177434, 0.263484, 0.618250, 1.269232", \
           "0.056063, 0.067616, 0.109380, 0.178532, 0.264067, 0.617483, 1.263990", \
           "0.057046, 0.070592, 0.112752, 0.180054, 0.265850, 0.635225, 1.287265", \
           "0.055732, 0.067714, 0.108669, 0.178690, 0.263066, 0.625202, 1.274184" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056988, 0.067375, 0.109271, 0.177765, 0.263648, 0.628725, 1.268466", \
           "0.055805, 0.068543, 0.109119, 0.177981, 0.263234, 0.634047, 1.282210", \
           "0.055492, 0.067543, 0.108929, 0.178297, 0.262212, 0.625044, 1.273760", \
           "0.055934, 0.067274, 0.108532, 0.177434, 0.263484, 0.618250, 1.269232", \
           "0.056063, 0.067616, 0.109380, 0.178532, 0.264067, 0.617483, 1.263990", \
           "0.057046, 0.070592, 0.112752, 0.180054, 0.265850, 0.635225, 1.287265", \
           "0.055732, 0.067714, 0.108669, 0.178690, 0.263066, 0.625202, 1.274184" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.401653, 0.410215, 0.435932, 0.472143, 0.514160, 0.698183, 1.019300", \
           "0.406706, 0.415267, 0.440586, 0.477261, 0.518942, 0.702921, 1.024048", \
           "0.423365, 0.432523, 0.458267, 0.494633, 0.536094, 0.719880, 1.041284", \
           "0.456744, 0.465656, 0.491518, 0.527330, 0.569305, 0.747160, 1.074624", \
           "0.511348, 0.520387, 0.545893, 0.582372, 0.624264, 0.807728, 1.115461", \
           "0.582809, 0.590873, 0.616569, 0.652708, 0.695436, 0.872815, 1.198920", \
           "0.667922, 0.676690, 0.702754, 0.738652, 0.780866, 0.962588, 1.281614" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.341405, 0.348683, 0.370542, 0.401322, 0.437036, 0.593455, 0.866405", \
           "0.345700, 0.352977, 0.374498, 0.405671, 0.441101, 0.597483, 0.870440", \
           "0.359860, 0.367644, 0.389527, 0.420438, 0.455680, 0.611898, 0.885091", \
           "0.388232, 0.395807, 0.417790, 0.448231, 0.483909, 0.635086, 0.913430", \
           "0.434646, 0.442329, 0.464009, 0.495016, 0.530624, 0.686569, 0.948142", \
           "0.495387, 0.502242, 0.524084, 0.554802, 0.591121, 0.741893, 1.019082", \
           "0.567734, 0.575187, 0.597341, 0.627854, 0.663736, 0.818200, 1.089372" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052636, 0.062711, 0.100558, 0.165250, 0.246884, 0.592630, 1.192657", \
           "0.052185, 0.062573, 0.100895, 0.166768, 0.248656, 0.593608, 1.195192", \
           "0.052559, 0.062688, 0.100458, 0.167249, 0.248899, 0.612644, 1.227051", \
           "0.052261, 0.062732, 0.101141, 0.166371, 0.246601, 0.595643, 1.211228", \
           "0.052078, 0.062483, 0.100039, 0.167983, 0.247821, 0.592734, 1.198948", \
           "0.052750, 0.063390, 0.100865, 0.167301, 0.247654, 0.605023, 1.194395", \
           "0.054110, 0.065727, 0.102194, 0.167283, 0.247793, 0.622964, 1.197989" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052636, 0.062711, 0.100558, 0.165250, 0.246884, 0.592630, 1.192657", \
           "0.052185, 0.062573, 0.100895, 0.166768, 0.248656, 0.593608, 1.195192", \
           "0.052559, 0.062688, 0.100458, 0.167249, 0.248899, 0.612644, 1.227051", \
           "0.052261, 0.062732, 0.101141, 0.166371, 0.246601, 0.595643, 1.211228", \
           "0.052078, 0.062483, 0.100039, 0.167983, 0.247821, 0.592734, 1.198948", \
           "0.052750, 0.063390, 0.100865, 0.167301, 0.247654, 0.605023, 1.194395", \
           "0.054110, 0.065727, 0.102194, 0.167283, 0.247793, 0.622964, 1.197989" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368228, 0.378171, 0.407053, 0.447789, 0.495617, 0.697203, 1.050942", \
           "0.372120, 0.382247, 0.411595, 0.452026, 0.500146, 0.702114, 1.054341", \
           "0.388171, 0.397477, 0.426524, 0.468260, 0.516035, 0.718218, 1.069641", \
           "0.417972, 0.428508, 0.457237, 0.498762, 0.546160, 0.748665, 1.103864", \
           "0.468986, 0.478478, 0.508072, 0.549246, 0.596935, 0.799614, 1.154023", \
           "0.535919, 0.545450, 0.574660, 0.615916, 0.663718, 0.865008, 1.216851", \
           "0.613704, 0.623494, 0.652549, 0.693099, 0.740949, 0.943414, 1.292590" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.312994, 0.321445, 0.345995, 0.380620, 0.421275, 0.592622, 0.893300", \
           "0.316302, 0.324910, 0.349856, 0.384222, 0.425124, 0.596797, 0.896190", \
           "0.329945, 0.337856, 0.362546, 0.398021, 0.438629, 0.610486, 0.909195", \
           "0.355277, 0.364232, 0.388652, 0.423948, 0.464236, 0.636365, 0.938285", \
           "0.398638, 0.406706, 0.431861, 0.466859, 0.507395, 0.679672, 0.980920", \
           "0.455531, 0.463632, 0.488461, 0.523529, 0.564160, 0.735257, 1.034324", \
           "0.521649, 0.529970, 0.554666, 0.589134, 0.629807, 0.801902, 1.098701" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062241, 0.070446, 0.109554, 0.171846, 0.261544, 0.622034, 1.263682", \
           "0.062300, 0.070674, 0.110447, 0.171775, 0.261235, 0.640904, 1.271023", \
           "0.058257, 0.071052, 0.109802, 0.175669, 0.261554, 0.641508, 1.265155", \
           "0.060616, 0.070738, 0.110450, 0.175512, 0.260996, 0.627845, 1.295075", \
           "0.062587, 0.068361, 0.111217, 0.172972, 0.261901, 0.636356, 1.286923", \
           "0.059104, 0.070674, 0.109484, 0.176029, 0.262923, 0.666501, 1.265294", \
           "0.061792, 0.070691, 0.112985, 0.185156, 0.269061, 0.629995, 1.282480" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062241, 0.070446, 0.109554, 0.171846, 0.261544, 0.622034, 1.263682", \
           "0.062300, 0.070674, 0.110447, 0.171775, 0.261235, 0.640904, 1.271023", \
           "0.058257, 0.071052, 0.109802, 0.175669, 0.261554, 0.641508, 1.265155", \
           "0.060616, 0.070738, 0.110450, 0.175512, 0.260996, 0.627845, 1.295075", \
           "0.062587, 0.068361, 0.111217, 0.172972, 0.261901, 0.636356, 1.286923", \
           "0.059104, 0.070674, 0.109484, 0.176029, 0.262923, 0.666501, 1.265294", \
           "0.061792, 0.070691, 0.112985, 0.185156, 0.269061, 0.629995, 1.282480" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.260405, 0.268968, 0.294684, 0.330895, 0.372912, 0.556935, 0.878053", \
           "0.266284, 0.274845, 0.300164, 0.336838, 0.378520, 0.562499, 0.883625", \
           "0.285599, 0.294757, 0.320501, 0.356867, 0.398328, 0.582114, 0.903518", \
           "0.323347, 0.332259, 0.358121, 0.393934, 0.435908, 0.613764, 0.941227", \
           "0.379213, 0.388252, 0.413758, 0.450237, 0.492129, 0.675593, 0.983326", \
           "0.448509, 0.456574, 0.482270, 0.518409, 0.561137, 0.738515, 1.064621", \
           "0.527818, 0.536586, 0.562650, 0.598548, 0.640762, 0.822484, 1.141510" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221345, 0.228622, 0.250481, 0.281261, 0.316976, 0.473395, 0.746345", \
           "0.226341, 0.233618, 0.255140, 0.286313, 0.321742, 0.478124, 0.751082", \
           "0.242759, 0.250543, 0.272426, 0.303337, 0.338579, 0.494797, 0.767990", \
           "0.274845, 0.282420, 0.304403, 0.334843, 0.370522, 0.521699, 0.800043", \
           "0.322331, 0.330014, 0.351694, 0.382702, 0.418310, 0.574254, 0.835827", \
           "0.381233, 0.388088, 0.409929, 0.440647, 0.476966, 0.627738, 0.904927", \
           "0.448645, 0.456098, 0.478252, 0.508766, 0.544648, 0.699112, 0.970284" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053070, 0.064038, 0.100254, 0.165957, 0.246626, 0.597300, 1.207409", \
           "0.052679, 0.065843, 0.104659, 0.166154, 0.245666, 0.595425, 1.250441", \
           "0.052911, 0.066219, 0.101369, 0.166632, 0.245872, 0.596353, 1.256464", \
           "0.053058, 0.064716, 0.100952, 0.165456, 0.249938, 0.601275, 1.210244", \
           "0.052889, 0.063499, 0.101354, 0.168001, 0.247995, 0.603371, 1.208693", \
           "0.054994, 0.063279, 0.103694, 0.166475, 0.253769, 0.600005, 1.200687", \
           "0.053930, 0.064485, 0.102734, 0.167710, 0.250735, 0.592053, 1.210420" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053070, 0.064038, 0.100254, 0.165957, 0.246626, 0.597300, 1.207409", \
           "0.052679, 0.065843, 0.104659, 0.166154, 0.245666, 0.595425, 1.250441", \
           "0.052911, 0.066219, 0.101369, 0.166632, 0.245872, 0.596353, 1.256464", \
           "0.053058, 0.064716, 0.100952, 0.165456, 0.249938, 0.601275, 1.210244", \
           "0.052889, 0.063499, 0.101354, 0.168001, 0.247995, 0.603371, 1.208693", \
           "0.054994, 0.063279, 0.103694, 0.166475, 0.253769, 0.600005, 1.200687", \
           "0.053930, 0.064485, 0.102734, 0.167710, 0.250735, 0.592053, 1.210420" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255367, 0.265310, 0.294192, 0.334928, 0.382757, 0.584342, 0.938081", \
           "0.260831, 0.270959, 0.300307, 0.340737, 0.388858, 0.590826, 0.943053", \
           "0.280641, 0.289948, 0.318995, 0.360731, 0.408505, 0.610689, 0.962111", \
           "0.317972, 0.328507, 0.357237, 0.398762, 0.446159, 0.648664, 1.003864", \
           "0.380658, 0.390150, 0.419744, 0.460918, 0.508607, 0.711285, 1.065695", \
           "0.462917, 0.472448, 0.501658, 0.542914, 0.590716, 0.792007, 1.143849", \
           "0.562322, 0.572111, 0.601166, 0.641716, 0.689566, 0.892032, 1.241207" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.217062, 0.225514, 0.250063, 0.284689, 0.325343, 0.496691, 0.797369", \
           "0.221706, 0.230315, 0.255261, 0.289627, 0.330529, 0.502202, 0.801595", \
           "0.238545, 0.246456, 0.271146, 0.306621, 0.347230, 0.519086, 0.817795", \
           "0.270276, 0.279231, 0.303651, 0.338948, 0.379235, 0.551365, 0.853284", \
           "0.323559, 0.331627, 0.356782, 0.391780, 0.432316, 0.604593, 0.905841", \
           "0.393480, 0.401581, 0.426410, 0.461477, 0.502109, 0.673206, 0.972272", \
           "0.477974, 0.486295, 0.510991, 0.545459, 0.586132, 0.758227, 1.055026" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059026, 0.071346, 0.108516, 0.173432, 0.261107, 0.622450, 1.274704", \
           "0.058668, 0.071172, 0.108244, 0.180535, 0.260881, 0.629079, 1.267971", \
           "0.054469, 0.065861, 0.106231, 0.170158, 0.252798, 0.626454, 1.263429", \
           "0.055086, 0.065727, 0.114651, 0.173445, 0.261184, 0.631525, 1.278104", \
           "0.054834, 0.066015, 0.106265, 0.174374, 0.254595, 0.631257, 1.263567", \
           "0.055085, 0.066390, 0.105048, 0.172487, 0.255987, 0.629066, 1.282214", \
           "0.057100, 0.070906, 0.114908, 0.184046, 0.269664, 0.626452, 1.278495" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059026, 0.071346, 0.108516, 0.173432, 0.261107, 0.622450, 1.274704", \
           "0.058668, 0.071172, 0.108244, 0.180535, 0.260881, 0.629079, 1.267971", \
           "0.054469, 0.065861, 0.106231, 0.170158, 0.252798, 0.626454, 1.263429", \
           "0.055086, 0.065727, 0.114651, 0.173445, 0.261184, 0.631525, 1.278104", \
           "0.054834, 0.066015, 0.106265, 0.174374, 0.254595, 0.631257, 1.263567", \
           "0.055085, 0.066390, 0.105048, 0.172487, 0.255987, 0.629066, 1.282214", \
           "0.057100, 0.070906, 0.114908, 0.184046, 0.269664, 0.626452, 1.278495" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.269719, 0.278281, 0.303997, 0.340209, 0.382226, 0.566248, 0.887366", \
           "0.274746, 0.283307, 0.308626, 0.345300, 0.386982, 0.570961, 0.892087", \
           "0.291227, 0.300385, 0.326129, 0.362495, 0.403956, 0.587742, 0.909145", \
           "0.324183, 0.333095, 0.358958, 0.394770, 0.436744, 0.614600, 0.942063", \
           "0.376705, 0.385744, 0.411250, 0.447729, 0.489621, 0.673085, 0.980818", \
           "0.444662, 0.452727, 0.478423, 0.514562, 0.557290, 0.734668, 1.060773", \
           "0.523707, 0.532476, 0.558539, 0.594437, 0.636651, 0.818374, 1.137400" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229261, 0.236539, 0.258398, 0.289178, 0.324892, 0.481311, 0.754261", \
           "0.233534, 0.240811, 0.262332, 0.293505, 0.328935, 0.485317, 0.758274", \
           "0.247543, 0.255327, 0.277209, 0.308121, 0.343363, 0.499581, 0.772774", \
           "0.275556, 0.283131, 0.305114, 0.335554, 0.371233, 0.522410, 0.800754", \
           "0.320199, 0.327882, 0.349562, 0.380570, 0.416177, 0.572122, 0.833695", \
           "0.377963, 0.384818, 0.406659, 0.437377, 0.473696, 0.624468, 0.901657", \
           "0.445151, 0.452604, 0.474758, 0.505272, 0.541154, 0.695618, 0.966790" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054961, 0.066783, 0.107113, 0.178155, 0.264810, 0.623713, 1.270725", \
           "0.054663, 0.065717, 0.106843, 0.175378, 0.263354, 0.623683, 1.270915", \
           "0.054950, 0.065257, 0.105617, 0.176224, 0.265622, 0.634991, 1.274381", \
           "0.054727, 0.065877, 0.105605, 0.178234, 0.265852, 0.636615, 1.272639", \
           "0.054832, 0.065652, 0.106143, 0.178850, 0.262544, 0.627842, 1.307185", \
           "0.054661, 0.066647, 0.106591, 0.176027, 0.262088, 0.633074, 1.278816", \
           "0.054358, 0.065849, 0.105693, 0.177386, 0.262346, 0.630344, 1.303902" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054961, 0.066783, 0.107113, 0.178155, 0.264810, 0.623713, 1.270725", \
           "0.054663, 0.065717, 0.106843, 0.175378, 0.263354, 0.623683, 1.270915", \
           "0.054950, 0.065257, 0.105617, 0.176224, 0.265622, 0.634991, 1.274381", \
           "0.054727, 0.065877, 0.105605, 0.178234, 0.265852, 0.636615, 1.272639", \
           "0.054832, 0.065652, 0.106143, 0.178850, 0.262544, 0.627842, 1.307185", \
           "0.054661, 0.066647, 0.106591, 0.176027, 0.262088, 0.633074, 1.278816", \
           "0.054358, 0.065849, 0.105693, 0.177386, 0.262346, 0.630344, 1.303902" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255960, 0.265903, 0.294785, 0.335520, 0.383349, 0.584934, 0.938674", \
           "0.259959, 0.270087, 0.299435, 0.339866, 0.387986, 0.589954, 0.942181", \
           "0.276226, 0.285532, 0.314579, 0.356315, 0.404090, 0.606274, 0.957696", \
           "0.306675, 0.317211, 0.345940, 0.387465, 0.434862, 0.637368, 0.992567", \
           "0.358142, 0.367634, 0.397228, 0.438402, 0.486090, 0.688769, 1.043179", \
           "0.424018, 0.433549, 0.462759, 0.504015, 0.551817, 0.753108, 1.104950", \
           "0.498958, 0.508747, 0.537802, 0.578352, 0.626202, 0.828668, 1.177843" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.217566, 0.226018, 0.250567, 0.285192, 0.325847, 0.497194, 0.797873", \
           "0.220966, 0.229574, 0.254520, 0.288886, 0.329788, 0.501461, 0.800854", \
           "0.234792, 0.242703, 0.267392, 0.302868, 0.343476, 0.515333, 0.814041", \
           "0.260674, 0.269629, 0.294049, 0.329345, 0.369633, 0.541763, 0.843682", \
           "0.304421, 0.312489, 0.337644, 0.372642, 0.413177, 0.585454, 0.886702", \
           "0.360415, 0.368516, 0.393345, 0.428413, 0.469044, 0.640141, 0.939208", \
           "0.424114, 0.432435, 0.457132, 0.491599, 0.532272, 0.704368, 1.001167" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059025, 0.071070, 0.115587, 0.187681, 0.277046, 0.666396, 1.347339", \
           "0.058449, 0.072328, 0.115771, 0.187503, 0.280780, 0.660434, 1.349685", \
           "0.058022, 0.070743, 0.114413, 0.187807, 0.278038, 0.671669, 1.352211", \
           "0.058446, 0.070312, 0.114354, 0.187860, 0.276924, 0.662222, 1.338617", \
           "0.058473, 0.070976, 0.115180, 0.187666, 0.277201, 0.663738, 1.350406", \
           "0.059672, 0.074522, 0.118382, 0.189335, 0.281315, 0.664420, 1.348709", \
           "0.058377, 0.071005, 0.114259, 0.187381, 0.277931, 0.661741, 1.348917" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059025, 0.071070, 0.115587, 0.187681, 0.277046, 0.666396, 1.347339", \
           "0.058449, 0.072328, 0.115771, 0.187503, 0.280780, 0.660434, 1.349685", \
           "0.058022, 0.070743, 0.114413, 0.187807, 0.278038, 0.671669, 1.352211", \
           "0.058446, 0.070312, 0.114354, 0.187860, 0.276924, 0.662222, 1.338617", \
           "0.058473, 0.070976, 0.115180, 0.187666, 0.277201, 0.663738, 1.350406", \
           "0.059672, 0.074522, 0.118382, 0.189335, 0.281315, 0.664420, 1.348709", \
           "0.058377, 0.071005, 0.114259, 0.187381, 0.277931, 0.661741, 1.348917" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.359812, 0.368374, 0.394090, 0.430302, 0.472319, 0.656341, 0.977459", \
           "0.365147, 0.373708, 0.399027, 0.435702, 0.477383, 0.661362, 0.982489", \
           "0.381577, 0.390735, 0.416479, 0.452845, 0.494307, 0.678092, 0.999496", \
           "0.413230, 0.422141, 0.448004, 0.483816, 0.525791, 0.703646, 1.031109", \
           "0.464626, 0.473665, 0.499171, 0.535650, 0.577542, 0.761007, 1.068739", \
           "0.538312, 0.546377, 0.572073, 0.608212, 0.650940, 0.828318, 1.154423", \
           "0.630336, 0.639104, 0.665167, 0.701066, 0.743280, 0.925002, 1.244028" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.305840, 0.313118, 0.334977, 0.365756, 0.401471, 0.557890, 0.830840", \
           "0.310375, 0.317652, 0.339173, 0.370346, 0.405776, 0.562158, 0.835115", \
           "0.324341, 0.332125, 0.354007, 0.384919, 0.420161, 0.576378, 0.849571", \
           "0.351245, 0.358820, 0.380803, 0.411244, 0.446922, 0.598099, 0.876443", \
           "0.394932, 0.402615, 0.424296, 0.455303, 0.490911, 0.646856, 0.908428", \
           "0.457565, 0.464420, 0.486262, 0.516980, 0.553299, 0.704071, 0.981260", \
           "0.535785, 0.543238, 0.565392, 0.595906, 0.631788, 0.786252, 1.057424" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054230, 0.065429, 0.106043, 0.175354, 0.235865, 0.625481, 1.264863", \
           "0.054776, 0.065816, 0.105852, 0.159240, 0.239052, 0.627647, 1.279182", \
           "0.054846, 0.065130, 0.105362, 0.176076, 0.260224, 0.638744, 1.310994", \
           "0.054506, 0.065254, 0.107712, 0.177245, 0.263304, 0.633892, 1.286360", \
           "0.054465, 0.065123, 0.105532, 0.177243, 0.265951, 0.632218, 1.272151", \
           "0.054813, 0.065843, 0.105647, 0.176023, 0.260043, 0.634594, 1.276670", \
           "0.056509, 0.067613, 0.106569, 0.176034, 0.260889, 0.658942, 1.275304" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054230, 0.065429, 0.106043, 0.175354, 0.235865, 0.625481, 1.264863", \
           "0.054776, 0.065816, 0.105852, 0.159240, 0.239052, 0.627647, 1.279182", \
           "0.054846, 0.065130, 0.105362, 0.176076, 0.260224, 0.638744, 1.310994", \
           "0.054506, 0.065254, 0.107712, 0.177245, 0.263304, 0.633892, 1.286360", \
           "0.054465, 0.065123, 0.105532, 0.177243, 0.265951, 0.632218, 1.272151", \
           "0.054813, 0.065843, 0.105647, 0.176023, 0.260043, 0.634594, 1.276670", \
           "0.056509, 0.067613, 0.106569, 0.176034, 0.260889, 0.658942, 1.275304" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343209, 0.353153, 0.382035, 0.422770, 0.470599, 0.672184, 1.025923", \
           "0.347075, 0.357203, 0.386551, 0.426982, 0.475102, 0.677070, 1.029297", \
           "0.363117, 0.372424, 0.401471, 0.443206, 0.490981, 0.693165, 1.044587", \
           "0.392671, 0.403206, 0.431935, 0.473461, 0.520858, 0.723363, 1.078562", \
           "0.443130, 0.452622, 0.482216, 0.523390, 0.571079, 0.773758, 1.128167", \
           "0.514370, 0.523901, 0.553111, 0.594367, 0.642169, 0.843460, 1.195302", \
           "0.605055, 0.614844, 0.643899, 0.684449, 0.732300, 0.934765, 1.283940" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.291728, 0.300180, 0.324729, 0.359355, 0.400009, 0.571357, 0.872035", \
           "0.295014, 0.303623, 0.328569, 0.362934, 0.403837, 0.575509, 0.874902", \
           "0.308649, 0.316560, 0.341250, 0.376725, 0.417334, 0.589190, 0.887899", \
           "0.333770, 0.342725, 0.367145, 0.402442, 0.442729, 0.614859, 0.916778", \
           "0.376661, 0.384729, 0.409884, 0.444882, 0.485417, 0.657694, 0.958942", \
           "0.437215, 0.445316, 0.470145, 0.505212, 0.545844, 0.716941, 1.016007", \
           "0.514297, 0.522618, 0.547314, 0.581782, 0.622455, 0.794550, 1.091349" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064977, 0.073133, 0.115565, 0.183558, 0.276688, 0.656804, 1.342047", \
           "0.064977, 0.073166, 0.114406, 0.182693, 0.275485, 0.677754, 1.333271", \
           "0.060220, 0.073504, 0.114260, 0.185297, 0.277219, 0.672854, 1.332893", \
           "0.062653, 0.073008, 0.113844, 0.184814, 0.275133, 0.661022, 1.365765", \
           "0.064786, 0.071493, 0.117013, 0.183684, 0.275698, 0.672390, 1.353839", \
           "0.060275, 0.072996, 0.113380, 0.185632, 0.277325, 0.698222, 1.341804", \
           "0.064023, 0.074791, 0.121102, 0.195282, 0.284818, 0.667447, 1.361358" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064977, 0.073133, 0.115565, 0.183558, 0.276688, 0.656804, 1.342047", \
           "0.064977, 0.073166, 0.114406, 0.182693, 0.275485, 0.677754, 1.333271", \
           "0.060220, 0.073504, 0.114260, 0.185297, 0.277219, 0.672854, 1.332893", \
           "0.062653, 0.073008, 0.113844, 0.184814, 0.275133, 0.661022, 1.365765", \
           "0.064786, 0.071493, 0.117013, 0.183684, 0.275698, 0.672390, 1.353839", \
           "0.060275, 0.072996, 0.113380, 0.185632, 0.277325, 0.698222, 1.341804", \
           "0.064023, 0.074791, 0.121102, 0.195282, 0.284818, 0.667447, 1.361358" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.794590, 0.803152, 0.828868, 0.865080, 0.907097, 1.091119, 1.412237", \
           "0.800467, 0.809028, 0.834347, 0.871021, 0.912703, 1.096682, 1.417808", \
           "0.819598, 0.828756, 0.854500, 0.890866, 0.932328, 1.116113, 1.437517", \
           "0.857465, 0.866377, 0.892240, 0.928052, 0.970026, 1.147882, 1.475345", \
           "0.918221, 0.927260, 0.952766, 0.989246, 1.031137, 1.214602, 1.522335", \
           "0.997806, 1.005871, 1.031567, 1.067705, 1.110433, 1.287812, 1.613917", \
           "1.090680, 1.099448, 1.125511, 1.161410, 1.203624, 1.385346, 1.704372" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.675401, 0.682679, 0.704538, 0.735318, 0.771032, 0.927451, 1.200401", \
           "0.680397, 0.687674, 0.709195, 0.740368, 0.775798, 0.932180, 1.205137", \
           "0.696659, 0.704442, 0.726325, 0.757236, 0.792478, 0.948696, 1.221889", \
           "0.728845, 0.736420, 0.758404, 0.788844, 0.824522, 0.975700, 1.254043", \
           "0.780488, 0.788171, 0.809851, 0.840859, 0.876467, 1.032411, 1.293984", \
           "0.848135, 0.854990, 0.876832, 0.907550, 0.943868, 1.094640, 1.371830", \
           "0.927078, 0.934531, 0.956685, 0.987198, 1.023080, 1.177544, 1.448716" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054706, 0.066106, 0.105795, 0.175670, 0.259553, 0.643967, 1.283056", \
           "0.055146, 0.066493, 0.106521, 0.176927, 0.259479, 0.630008, 1.267263", \
           "0.054594, 0.065571, 0.106589, 0.175388, 0.268677, 0.630328, 1.272170", \
           "0.055320, 0.065578, 0.106340, 0.176521, 0.260039, 0.634983, 1.268980", \
           "0.054786, 0.065653, 0.106843, 0.176868, 0.267496, 0.633611, 1.283955", \
           "0.054920, 0.066117, 0.105300, 0.176238, 0.259804, 0.633742, 1.282646", \
           "0.054750, 0.065843, 0.105311, 0.176575, 0.265789, 0.629590, 1.273202" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054706, 0.066106, 0.105795, 0.175670, 0.259553, 0.643967, 1.283056", \
           "0.055146, 0.066493, 0.106521, 0.176927, 0.259479, 0.630008, 1.267263", \
           "0.054594, 0.065571, 0.106589, 0.175388, 0.268677, 0.630328, 1.272170", \
           "0.055320, 0.065578, 0.106340, 0.176521, 0.260039, 0.634983, 1.268980", \
           "0.054786, 0.065653, 0.106843, 0.176868, 0.267496, 0.633611, 1.283955", \
           "0.054920, 0.066117, 0.105300, 0.176238, 0.259804, 0.633742, 1.282646", \
           "0.054750, 0.065843, 0.105311, 0.176575, 0.265789, 0.629590, 1.273202" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.713542, 0.723486, 0.752368, 0.793103, 0.840932, 1.042517, 1.396256", \
           "0.719093, 0.729221, 0.758569, 0.798999, 0.847120, 1.049087, 1.401314", \
           "0.739567, 0.748874, 0.777921, 0.819656, 0.867431, 1.069615, 1.421037", \
           "0.777832, 0.788368, 0.817097, 0.858622, 0.906020, 1.108525, 1.463724", \
           "0.838663, 0.848155, 0.877749, 0.918923, 0.966611, 1.169290, 1.523700", \
           "0.912877, 0.922408, 0.951618, 0.992874, 1.040676, 1.241967, 1.593810", \
           "1.000702, 1.010491, 1.039546, 1.080096, 1.127946, 1.330412, 1.679587" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.606511, 0.614963, 0.639513, 0.674138, 0.714792, 0.886140, 1.186818", \
           "0.611229, 0.619837, 0.644783, 0.679149, 0.720052, 0.891724, 1.191117", \
           "0.628632, 0.636543, 0.661233, 0.696708, 0.737316, 0.909173, 1.207882", \
           "0.661158, 0.670113, 0.694533, 0.729829, 0.770117, 0.942246, 1.244166", \
           "0.712863, 0.720931, 0.746086, 0.781085, 0.821620, 0.993897, 1.295145", \
           "0.775946, 0.784047, 0.808876, 0.843943, 0.884575, 1.055672, 1.354738", \
           "0.850597, 0.858918, 0.883614, 0.918082, 0.958754, 1.130850, 1.427649" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065165, 0.074057, 0.114318, 0.185351, 0.276757, 0.667724, 1.338286", \
           "0.058794, 0.070479, 0.114324, 0.183469, 0.272259, 0.668716, 1.366400", \
           "0.058085, 0.073303, 0.111266, 0.186023, 0.272453, 0.659265, 1.349542", \
           "0.058346, 0.073330, 0.113094, 0.186373, 0.269365, 0.665369, 1.334770", \
           "0.058527, 0.070029, 0.115932, 0.184914, 0.277155, 0.668336, 1.366293", \
           "0.058606, 0.070903, 0.114380, 0.180766, 0.277147, 0.677774, 1.331384", \
           "0.064012, 0.070880, 0.115454, 0.185293, 0.276276, 0.665760, 1.352706" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065165, 0.074057, 0.114318, 0.185351, 0.276757, 0.667724, 1.338286", \
           "0.058794, 0.070479, 0.114324, 0.183469, 0.272259, 0.668716, 1.366400", \
           "0.058085, 0.073303, 0.111266, 0.186023, 0.272453, 0.659265, 1.349542", \
           "0.058346, 0.073330, 0.113094, 0.186373, 0.269365, 0.665369, 1.334770", \
           "0.058527, 0.070029, 0.115932, 0.184914, 0.277155, 0.668336, 1.366293", \
           "0.058606, 0.070903, 0.114380, 0.180766, 0.277147, 0.677774, 1.331384", \
           "0.064012, 0.070880, 0.115454, 0.185293, 0.276276, 0.665760, 1.352706" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.609975, 0.618537, 0.644253, 0.680465, 0.722482, 0.906504, 1.227622", \
           "0.616218, 0.624779, 0.650098, 0.686773, 0.728454, 0.912433, 1.233560", \
           "0.636033, 0.645191, 0.670935, 0.707301, 0.748762, 0.932548, 1.253952", \
           "0.674781, 0.683693, 0.709556, 0.745368, 0.787342, 0.965198, 1.292661", \
           "0.734836, 0.743875, 0.769381, 0.805860, 0.847752, 1.031216, 1.338949", \
           "0.810081, 0.818146, 0.843842, 0.879980, 0.922708, 1.100087, 1.426192", \
           "0.897066, 0.905834, 0.931897, 0.967796, 1.010010, 1.191732, 1.510758" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.518479, 0.525757, 0.547615, 0.578395, 0.614110, 0.770529, 1.043479", \
           "0.523786, 0.531063, 0.552584, 0.583757, 0.619186, 0.775568, 1.048526", \
           "0.540628, 0.548412, 0.570295, 0.601206, 0.636448, 0.792666, 1.065859", \
           "0.573564, 0.581139, 0.603122, 0.633563, 0.669241, 0.820418, 1.098762", \
           "0.624610, 0.632294, 0.653974, 0.684981, 0.720589, 0.876534, 1.138107", \
           "0.688569, 0.695424, 0.717265, 0.747983, 0.784302, 0.935074, 1.212263", \
           "0.762506, 0.769959, 0.792113, 0.822626, 0.858508, 1.012972, 1.284144" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054619, 0.065828, 0.106520, 0.176149, 0.261855, 0.637474, 1.265160", \
           "0.054516, 0.065379, 0.105236, 0.174190, 0.262819, 0.627113, 1.266898", \
           "0.054501, 0.065556, 0.107692, 0.174839, 0.263616, 0.635717, 1.282721", \
           "0.054682, 0.066076, 0.108082, 0.177037, 0.262618, 0.642146, 1.321601", \
           "0.055235, 0.065459, 0.106025, 0.175095, 0.267793, 0.631291, 1.308928", \
           "0.054512, 0.065887, 0.106361, 0.175466, 0.260461, 0.631758, 1.266651", \
           "0.054420, 0.065432, 0.107298, 0.175115, 0.264879, 0.625611, 1.291102" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054619, 0.065828, 0.106520, 0.176149, 0.261855, 0.637474, 1.265160", \
           "0.054516, 0.065379, 0.105236, 0.174190, 0.262819, 0.627113, 1.266898", \
           "0.054501, 0.065556, 0.107692, 0.174839, 0.263616, 0.635717, 1.282721", \
           "0.054682, 0.066076, 0.108082, 0.177037, 0.262618, 0.642146, 1.321601", \
           "0.055235, 0.065459, 0.106025, 0.175095, 0.267793, 0.631291, 1.308928", \
           "0.054512, 0.065887, 0.106361, 0.175466, 0.260461, 0.631758, 1.266651", \
           "0.054420, 0.065432, 0.107298, 0.175115, 0.264879, 0.625611, 1.291102" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.632365, 0.642308, 0.671190, 0.711926, 0.759754, 0.961340, 1.315079", \
           "0.637058, 0.647186, 0.676534, 0.716965, 0.765085, 0.967053, 1.319280", \
           "0.656912, 0.666219, 0.695266, 0.737002, 0.784777, 0.986960, 1.338383", \
           "0.693998, 0.704533, 0.733263, 0.774788, 0.822185, 1.024690, 1.379890", \
           "0.755324, 0.764816, 0.794410, 0.835585, 0.883273, 1.085952, 1.440362", \
           "0.834590, 0.844120, 0.873331, 0.914586, 0.962388, 1.163679, 1.515522", \
           "0.928089, 0.937879, 0.966934, 1.007484, 1.055334, 1.257799, 1.606975" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537510, 0.545962, 0.570511, 0.605137, 0.645791, 0.817139, 1.117817", \
           "0.541500, 0.550108, 0.575054, 0.609420, 0.650322, 0.821995, 1.121388", \
           "0.558376, 0.566286, 0.590976, 0.626452, 0.667060, 0.838916, 1.137625", \
           "0.589898, 0.598853, 0.623273, 0.658570, 0.698857, 0.870987, 1.172906", \
           "0.642026, 0.650094, 0.675249, 0.710247, 0.750782, 0.923059, 1.224307", \
           "0.709401, 0.717502, 0.742331, 0.777398, 0.818030, 0.989127, 1.288194", \
           "0.788876, 0.797197, 0.821894, 0.856361, 0.897034, 1.069129, 1.365929" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059506, 0.077706, 0.117359, 0.185086, 0.274906, 0.667336, 1.332048", \
           "0.062056, 0.077498, 0.113267, 0.184700, 0.275080, 0.700887, 1.333903", \
           "0.058816, 0.071970, 0.111395, 0.182199, 0.274860, 0.660801, 1.353387", \
           "0.059054, 0.071276, 0.117022, 0.181397, 0.276016, 0.662197, 1.351707", \
           "0.058555, 0.071450, 0.114236, 0.185433, 0.275368, 0.664820, 1.354202", \
           "0.059012, 0.072829, 0.116866, 0.183628, 0.275829, 0.667061, 1.352699", \
           "0.058870, 0.071254, 0.114672, 0.185665, 0.275310, 0.701881, 1.337419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059506, 0.077706, 0.117359, 0.185086, 0.274906, 0.667336, 1.332048", \
           "0.062056, 0.077498, 0.113267, 0.184700, 0.275080, 0.700887, 1.333903", \
           "0.058816, 0.071970, 0.111395, 0.182199, 0.274860, 0.660801, 1.353387", \
           "0.059054, 0.071276, 0.117022, 0.181397, 0.276016, 0.662197, 1.351707", \
           "0.058555, 0.071450, 0.114236, 0.185433, 0.275368, 0.664820, 1.354202", \
           "0.059012, 0.072829, 0.116866, 0.183628, 0.275829, 0.667061, 1.352699", \
           "0.058870, 0.071254, 0.114672, 0.185665, 0.275310, 0.701881, 1.337419" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.272015, 0.281958, 0.310840, 0.351576, 0.399405, 0.600990, 0.954729", \
           "0.277194, 0.287321, 0.316670, 0.357100, 0.405220, 0.607188, 0.959415", \
           "0.297103, 0.306410, 0.335457, 0.377193, 0.424967, 0.627151, 0.978573", \
           "0.334230, 0.344765, 0.373495, 0.415020, 0.462417, 0.664922, 1.020122", \
           "0.391023, 0.400515, 0.430109, 0.471284, 0.518972, 0.721651, 1.076060", \
           "0.459476, 0.469006, 0.498217, 0.539472, 0.587274, 0.788565, 1.140408", \
           "0.539392, 0.549181, 0.578236, 0.618786, 0.666636, 0.869102, 1.218277" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.231213, 0.239665, 0.264214, 0.298839, 0.339494, 0.510841, 0.811519", \
           "0.235615, 0.244223, 0.269169, 0.303535, 0.344437, 0.516110, 0.815503", \
           "0.252538, 0.260448, 0.285138, 0.320614, 0.361222, 0.533078, 0.831787", \
           "0.284095, 0.293051, 0.317471, 0.352767, 0.393055, 0.565184, 0.867104", \
           "0.332370, 0.340438, 0.365593, 0.400591, 0.441126, 0.613403, 0.914651", \
           "0.390554, 0.398655, 0.423484, 0.458552, 0.499183, 0.670280, 0.969347", \
           "0.458483, 0.466804, 0.491501, 0.525968, 0.566641, 0.738736, 1.035536" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055007, 0.065934, 0.106035, 0.175582, 0.259341, 0.630303, 1.277416", \
           "0.054603, 0.067199, 0.108772, 0.176166, 0.258902, 0.627513, 1.275212", \
           "0.055425, 0.068101, 0.107102, 0.175110, 0.261805, 0.631406, 1.280472", \
           "0.054850, 0.066803, 0.106879, 0.175948, 0.264473, 0.635239, 1.282873", \
           "0.054771, 0.065930, 0.106962, 0.177404, 0.262689, 0.633439, 1.271773", \
           "0.056014, 0.066213, 0.108270, 0.177059, 0.266896, 0.637461, 1.274401", \
           "0.055873, 0.066103, 0.107533, 0.179109, 0.265286, 0.626223, 1.285967" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055007, 0.065934, 0.106035, 0.175582, 0.259341, 0.630303, 1.277416", \
           "0.054603, 0.067199, 0.108772, 0.176166, 0.258902, 0.627513, 1.275212", \
           "0.055425, 0.068101, 0.107102, 0.175110, 0.261805, 0.631406, 1.280472", \
           "0.054850, 0.066803, 0.106879, 0.175948, 0.264473, 0.635239, 1.282873", \
           "0.054771, 0.065930, 0.106962, 0.177404, 0.262689, 0.633439, 1.271773", \
           "0.056014, 0.066213, 0.108270, 0.177059, 0.266896, 0.637461, 1.274401", \
           "0.055873, 0.066103, 0.107533, 0.179109, 0.265286, 0.626223, 1.285967" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.267377, 0.277321, 0.306203, 0.346938, 0.394767, 0.596352, 0.950091", \
           "0.272842, 0.282969, 0.312318, 0.352748, 0.400868, 0.602836, 0.955063", \
           "0.292652, 0.301958, 0.331005, 0.372741, 0.420516, 0.622699, 0.974122", \
           "0.329982, 0.340518, 0.369247, 0.410772, 0.458169, 0.660675, 1.015874", \
           "0.392668, 0.402160, 0.431754, 0.472929, 0.520617, 0.723296, 1.077705", \
           "0.474928, 0.484458, 0.513669, 0.554925, 0.602727, 0.804017, 1.155860", \
           "0.574332, 0.584122, 0.613177, 0.653727, 0.701577, 0.904042, 1.253218" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227271, 0.235723, 0.260272, 0.294897, 0.335552, 0.506899, 0.807578", \
           "0.231915, 0.240524, 0.265470, 0.299836, 0.340738, 0.512411, 0.811804", \
           "0.248754, 0.256665, 0.281354, 0.316830, 0.357438, 0.529295, 0.828004", \
           "0.280485, 0.289440, 0.313860, 0.349156, 0.389444, 0.561573, 0.863493", \
           "0.333768, 0.341836, 0.366991, 0.401989, 0.442524, 0.614801, 0.916050", \
           "0.403689, 0.411790, 0.436618, 0.471686, 0.512318, 0.683415, 0.982481", \
           "0.488182, 0.496504, 0.521200, 0.555668, 0.596340, 0.768436, 1.065235" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061102, 0.072619, 0.113790, 0.183928, 0.276807, 0.657466, 1.343824", \
           "0.061096, 0.071789, 0.113496, 0.190296, 0.275050, 0.665238, 1.337816", \
           "0.057012, 0.069036, 0.109349, 0.181225, 0.268308, 0.658609, 1.342251", \
           "0.057726, 0.068906, 0.119961, 0.183824, 0.276876, 0.663368, 1.347647", \
           "0.057648, 0.069891, 0.109475, 0.184261, 0.268883, 0.662214, 1.342057", \
           "0.056932, 0.069303, 0.111123, 0.182278, 0.271204, 0.662644, 1.346477", \
           "0.058397, 0.074739, 0.120200, 0.193766, 0.283743, 0.660729, 1.354926" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061102, 0.072619, 0.113790, 0.183928, 0.276807, 0.657466, 1.343824", \
           "0.061096, 0.071789, 0.113496, 0.190296, 0.275050, 0.665238, 1.337816", \
           "0.057012, 0.069036, 0.109349, 0.181225, 0.268308, 0.658609, 1.342251", \
           "0.057726, 0.068906, 0.119961, 0.183824, 0.276876, 0.663368, 1.347647", \
           "0.057648, 0.069891, 0.109475, 0.184261, 0.268883, 0.662214, 1.342057", \
           "0.056932, 0.069303, 0.111123, 0.182278, 0.271204, 0.662644, 1.346477", \
           "0.058397, 0.074739, 0.120200, 0.193766, 0.283743, 0.660729, 1.354926" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077", \
           "0.130306, 0.130326, 0.130393, 0.130499, 0.130624, 0.131153, 0.132077" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986", \
           "0.256216, 0.256235, 0.256303, 0.256409, 0.256534, 0.257063, 0.257986" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415", \
           "0.026061, 0.026065, 0.026079, 0.026100, 0.026125, 0.026231, 0.026415" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597", \
           "0.051243, 0.051247, 0.051261, 0.051282, 0.051307, 0.051413, 0.051597" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.269221, 0.277783, 0.303499, 0.339711, 0.381728, 0.565750, 0.886868", \
           "0.274130, 0.282692, 0.308011, 0.344685, 0.386367, 0.570345, 0.891472", \
           "0.290497, 0.299655, 0.325399, 0.361765, 0.403226, 0.587012, 0.908415", \
           "0.323513, 0.332425, 0.358288, 0.394100, 0.436074, 0.613930, 0.941393", \
           "0.376000, 0.385039, 0.410545, 0.447025, 0.488916, 0.672381, 0.980114", \
           "0.443842, 0.451907, 0.477603, 0.513742, 0.556470, 0.733848, 1.059954", \
           "0.522493, 0.531261, 0.557324, 0.593222, 0.635437, 0.817159, 1.136185" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.228838, 0.236115, 0.257974, 0.288754, 0.324468, 0.480888, 0.753838", \
           "0.233011, 0.240288, 0.261809, 0.292982, 0.328412, 0.484794, 0.757751", \
           "0.246922, 0.254706, 0.276589, 0.307500, 0.342742, 0.498960, 0.772153", \
           "0.274986, 0.282561, 0.304544, 0.334985, 0.370663, 0.521840, 0.800184", \
           "0.319600, 0.327283, 0.348964, 0.379971, 0.415579, 0.571524, 0.833097", \
           "0.377266, 0.384121, 0.405962, 0.436680, 0.472999, 0.623771, 0.900960", \
           "0.444119, 0.451572, 0.473726, 0.504239, 0.540121, 0.694585, 0.965757" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256873, 0.266816, 0.295698, 0.336433, 0.384262, 0.585847, 0.939587", \
           "0.260754, 0.270882, 0.300230, 0.340661, 0.388781, 0.590749, 0.942976", \
           "0.276982, 0.286288, 0.315335, 0.357071, 0.404846, 0.607029, 0.958452", \
           "0.307332, 0.317868, 0.346597, 0.388122, 0.435520, 0.638025, 0.993224", \
           "0.358881, 0.368372, 0.397967, 0.439141, 0.486829, 0.689508, 1.043918", \
           "0.424744, 0.434275, 0.463485, 0.504741, 0.552543, 0.753834, 1.105676", \
           "0.499632, 0.509421, 0.538476, 0.579026, 0.626876, 0.829342, 1.178517" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.218342, 0.226794, 0.251343, 0.285968, 0.326623, 0.497970, 0.798649", \
           "0.221641, 0.230250, 0.255196, 0.289562, 0.330464, 0.502137, 0.801530", \
           "0.235434, 0.243345, 0.268035, 0.303510, 0.344119, 0.515975, 0.814684", \
           "0.261232, 0.270188, 0.294608, 0.329904, 0.370192, 0.542321, 0.844241", \
           "0.305048, 0.313116, 0.338272, 0.373270, 0.413805, 0.586082, 0.887330", \
           "0.361033, 0.369134, 0.393962, 0.429030, 0.469662, 0.640759, 0.939825", \
           "0.424687, 0.433008, 0.457705, 0.492172, 0.532845, 0.704940, 1.001740" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357417, 0.365980, 0.391696, 0.427907, 0.469924, 0.653947, 0.975065", \
           "0.362327, 0.370888, 0.396207, 0.432882, 0.474563, 0.658542, 0.979669", \
           "0.378694, 0.387851, 0.413595, 0.449962, 0.491423, 0.675209, 0.996612", \
           "0.411710, 0.420622, 0.446484, 0.482296, 0.524271, 0.702127, 1.029590", \
           "0.464197, 0.473236, 0.498742, 0.535222, 0.577113, 0.760578, 1.068310", \
           "0.532039, 0.540104, 0.565800, 0.601939, 0.644667, 0.822045, 1.148150", \
           "0.610689, 0.619458, 0.645521, 0.681419, 0.723633, 0.905356, 1.224382" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.303805, 0.311083, 0.332941, 0.363721, 0.399436, 0.555855, 0.828805", \
           "0.307978, 0.315255, 0.336776, 0.367949, 0.403379, 0.559761, 0.832718", \
           "0.321890, 0.329674, 0.351556, 0.382468, 0.417710, 0.573927, 0.847120", \
           "0.349953, 0.357529, 0.379512, 0.409952, 0.445630, 0.596808, 0.875151", \
           "0.394568, 0.402251, 0.423931, 0.454938, 0.490546, 0.646491, 0.908064", \
           "0.452233, 0.459088, 0.480930, 0.511648, 0.547967, 0.698738, 0.975928", \
           "0.519086, 0.526539, 0.548693, 0.579206, 0.615088, 0.769552, 1.040724" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055371, 0.066701, 0.107163, 0.175876, 0.262833, 0.626604, 1.265749", \
           "0.055980, 0.066904, 0.107104, 0.179058, 0.267691, 0.629149, 1.280549", \
           "0.055891, 0.066367, 0.106609, 0.177480, 0.261270, 0.639523, 1.312159", \
           "0.055508, 0.066426, 0.108900, 0.178445, 0.264637, 0.635156, 1.287359", \
           "0.055843, 0.066378, 0.106741, 0.178378, 0.267297, 0.633445, 1.273681", \
           "0.056158, 0.067189, 0.106870, 0.177146, 0.261145, 0.635558, 1.278930", \
           "0.057616, 0.068589, 0.107883, 0.177211, 0.262046, 0.660090, 1.276736" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.341380, 0.351323, 0.380205, 0.420940, 0.468769, 0.670354, 1.024094", \
           "0.345261, 0.355389, 0.384737, 0.425168, 0.473288, 0.675256, 1.027483", \
           "0.361488, 0.370795, 0.399842, 0.441578, 0.489353, 0.691536, 1.042959", \
           "0.391839, 0.402375, 0.431104, 0.472629, 0.520026, 0.722532, 1.077731", \
           "0.443387, 0.452879, 0.482473, 0.523648, 0.571336, 0.774015, 1.128425", \
           "0.509251, 0.518782, 0.547992, 0.589248, 0.637050, 0.838340, 1.190183", \
           "0.584139, 0.593928, 0.622983, 0.663533, 0.711383, 0.913849, 1.263024" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.290173, 0.298625, 0.323174, 0.357799, 0.398454, 0.569801, 0.870479", \
           "0.293472, 0.302081, 0.327027, 0.361392, 0.402295, 0.573967, 0.873360", \
           "0.307265, 0.315176, 0.339866, 0.375341, 0.415950, 0.587806, 0.886515", \
           "0.333063, 0.342018, 0.366438, 0.401735, 0.442022, 0.614152, 0.916071", \
           "0.376879, 0.384947, 0.410102, 0.445101, 0.485636, 0.657913, 0.959161", \
           "0.432863, 0.440964, 0.465793, 0.500861, 0.541492, 0.712589, 1.011656", \
           "0.496518, 0.504839, 0.529536, 0.564003, 0.604676, 0.776771, 1.073571" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.065738, 0.073673, 0.114784, 0.180350, 0.271398, 0.641498, 1.311679", \
           "0.065788, 0.073612, 0.113327, 0.180325, 0.270469, 0.663227, 1.305625", \
           "0.061112, 0.074017, 0.113820, 0.182799, 0.272153, 0.659603, 1.303576", \
           "0.063638, 0.073600, 0.113343, 0.182418, 0.270360, 0.647171, 1.335625", \
           "0.065693, 0.071929, 0.116528, 0.181314, 0.270742, 0.657656, 1.324822", \
           "0.061159, 0.073662, 0.112885, 0.182999, 0.271390, 0.685116, 1.312106", \
           "0.064845, 0.075367, 0.120559, 0.192932, 0.280150, 0.653253, 1.329661" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.435359, 0.443921, 0.469637, 0.505849, 0.547866, 0.731888, 1.053006", \
           "0.441237, 0.449798, 0.475117, 0.511792, 0.553473, 0.737452, 1.058579", \
           "0.460552, 0.469710, 0.495454, 0.531820, 0.573282, 0.757067, 1.078471", \
           "0.498300, 0.507212, 0.533075, 0.568887, 0.610861, 0.788717, 1.116180", \
           "0.554166, 0.563205, 0.588711, 0.625190, 0.667082, 0.850546, 1.158279", \
           "0.623462, 0.631527, 0.657223, 0.693362, 0.736090, 0.913469, 1.239574", \
           "0.702771, 0.711539, 0.737603, 0.773501, 0.815715, 0.997437, 1.316463" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.370055, 0.377333, 0.399191, 0.429971, 0.465686, 0.622105, 0.895055", \
           "0.375052, 0.382329, 0.403850, 0.435023, 0.470452, 0.626834, 0.899792", \
           "0.391469, 0.399253, 0.421136, 0.452047, 0.487289, 0.643507, 0.916700", \
           "0.423555, 0.431130, 0.453113, 0.483554, 0.519232, 0.670409, 0.948753", \
           "0.471041, 0.478724, 0.500404, 0.531412, 0.567020, 0.722964, 0.984537", \
           "0.529943, 0.536798, 0.558640, 0.589358, 0.625676, 0.776448, 1.053638", \
           "0.597355, 0.604809, 0.626962, 0.657476, 0.693358, 0.847822, 1.118994" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071635, 0.083741, 0.129246, 0.205938, 0.300429, 0.702354, 1.396685", \
           "0.071828, 0.084928, 0.131668, 0.207618, 0.299188, 0.699580, 1.402185", \
           "0.071482, 0.086730, 0.130792, 0.208311, 0.301144, 0.702057, 1.402222", \
           "0.072871, 0.086551, 0.129743, 0.206561, 0.300199, 0.699985, 1.404545", \
           "0.073997, 0.085365, 0.132480, 0.209855, 0.303088, 0.706282, 1.391931", \
           "0.075168, 0.086622, 0.132583, 0.208000, 0.304832, 0.700144, 1.399674", \
           "0.071739, 0.083709, 0.129590, 0.207752, 0.299645, 0.702043, 1.397899" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071635, 0.083741, 0.129246, 0.205938, 0.300429, 0.702354, 1.396685", \
           "0.071828, 0.084928, 0.131668, 0.207618, 0.299188, 0.699580, 1.402185", \
           "0.071482, 0.086730, 0.130792, 0.208311, 0.301144, 0.702057, 1.402222", \
           "0.072871, 0.086551, 0.129743, 0.206561, 0.300199, 0.699985, 1.404545", \
           "0.073997, 0.085365, 0.132480, 0.209855, 0.303088, 0.706282, 1.391931", \
           "0.075168, 0.086622, 0.132583, 0.208000, 0.304832, 0.700144, 1.399674", \
           "0.071739, 0.083709, 0.129590, 0.207752, 0.299645, 0.702043, 1.397899" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.438552, 0.448495, 0.477377, 0.518112, 0.565941, 0.767526, 1.121266", \
           "0.444016, 0.454143, 0.483492, 0.523922, 0.572043, 0.774010, 1.126237", \
           "0.463826, 0.473133, 0.502179, 0.543915, 0.591690, 0.793874, 1.145296", \
           "0.501156, 0.511692, 0.540421, 0.581946, 0.629344, 0.831849, 1.187048", \
           "0.563843, 0.573334, 0.602929, 0.644103, 0.691791, 0.894470, 1.248880", \
           "0.646102, 0.655633, 0.684843, 0.726099, 0.773901, 0.975191, 1.327034", \
           "0.745507, 0.755296, 0.784351, 0.824901, 0.872751, 1.075216, 1.424392" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.372769, 0.381221, 0.405770, 0.440396, 0.481050, 0.652397, 0.953076", \
           "0.377413, 0.386022, 0.410968, 0.445334, 0.486236, 0.657909, 0.957302", \
           "0.394252, 0.402163, 0.426853, 0.462328, 0.502936, 0.674793, 0.973502", \
           "0.425983, 0.434938, 0.459358, 0.494654, 0.534942, 0.707071, 1.008991", \
           "0.479266, 0.487334, 0.512489, 0.547487, 0.588023, 0.760300, 1.061548", \
           "0.549187, 0.557288, 0.582116, 0.617184, 0.657816, 0.828913, 1.127979", \
           "0.633681, 0.642002, 0.666698, 0.701166, 0.741838, 0.913934, 1.210733" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073966, 0.086650, 0.133103, 0.206790, 0.299456, 0.692718, 1.387826", \
           "0.074038, 0.086686, 0.133142, 0.208067, 0.300265, 0.693365, 1.379427", \
           "0.073576, 0.085883, 0.132014, 0.206852, 0.300774, 0.696586, 1.381217", \
           "0.073328, 0.085725, 0.131519, 0.206797, 0.299503, 0.693785, 1.386989", \
           "0.074529, 0.086946, 0.133089, 0.207568, 0.299827, 0.694907, 1.379040", \
           "0.074301, 0.087209, 0.131653, 0.208546, 0.301872, 0.688673, 1.390872", \
           "0.073886, 0.086320, 0.132558, 0.207629, 0.299572, 0.692415, 1.376992" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073966, 0.086650, 0.133103, 0.206790, 0.299456, 0.692718, 1.387826", \
           "0.074038, 0.086686, 0.133142, 0.208067, 0.300265, 0.693365, 1.379427", \
           "0.073576, 0.085883, 0.132014, 0.206852, 0.300774, 0.696586, 1.381217", \
           "0.073328, 0.085725, 0.131519, 0.206797, 0.299503, 0.693785, 1.386989", \
           "0.074529, 0.086946, 0.133089, 0.207568, 0.299827, 0.694907, 1.379040", \
           "0.074301, 0.087209, 0.131653, 0.208546, 0.301872, 0.688673, 1.390872", \
           "0.073886, 0.086320, 0.132558, 0.207629, 0.299572, 0.692415, 1.376992" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721", \
           "0.144950, 0.144970, 0.145037, 0.145143, 0.145268, 0.145797, 0.146721" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400", \
           "0.164629, 0.164649, 0.164716, 0.164822, 0.164947, 0.165476, 0.166400" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344", \
           "0.028990, 0.028994, 0.029007, 0.029029, 0.029054, 0.029159, 0.029344" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280", \
           "0.032926, 0.032930, 0.032943, 0.032964, 0.032989, 0.033095, 0.033280" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.637178, 0.645740, 0.671457, 0.707668, 0.749685, 0.933708, 1.254825", \
           "0.642945, 0.651506, 0.676825, 0.713499, 0.755181, 0.939160, 1.260286", \
           "0.661848, 0.671006, 0.696750, 0.733116, 0.774577, 0.958363, 1.279767", \
           "0.699229, 0.708140, 0.734003, 0.769815, 0.811790, 0.989645, 1.317108", \
           "0.758737, 0.767776, 0.793282, 0.829761, 0.871653, 1.055117, 1.362850", \
           "0.837008, 0.845073, 0.870769, 0.906907, 0.949635, 1.127014, 1.453119", \
           "0.927257, 0.936026, 0.962089, 0.997987, 1.040201, 1.221924, 1.540950" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.541602, 0.548879, 0.570738, 0.601518, 0.637232, 0.793651, 1.066602", \
           "0.546503, 0.553780, 0.575301, 0.606475, 0.641904, 0.798286, 1.071244", \
           "0.562571, 0.570355, 0.592237, 0.623149, 0.658391, 0.814609, 1.087802", \
           "0.594344, 0.601919, 0.623903, 0.654343, 0.690021, 0.841198, 1.119542", \
           "0.644926, 0.652609, 0.674290, 0.705297, 0.740905, 0.896850, 1.158423", \
           "0.711457, 0.718312, 0.740153, 0.770871, 0.807190, 0.957962, 1.235151", \
           "0.788169, 0.795622, 0.817776, 0.848289, 0.884171, 1.038635, 1.309807" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071476, 0.083825, 0.130465, 0.207306, 0.302889, 0.699289, 1.393248", \
           "0.071455, 0.083800, 0.130492, 0.207193, 0.302957, 0.703604, 1.404976", \
           "0.071215, 0.083675, 0.131252, 0.207919, 0.302520, 0.700667, 1.406581", \
           "0.071196, 0.084567, 0.130033, 0.209539, 0.302179, 0.715160, 1.400503", \
           "0.071208, 0.083695, 0.129947, 0.209569, 0.303333, 0.701556, 1.395551", \
           "0.073959, 0.083656, 0.130620, 0.207341, 0.301690, 0.703122, 1.422079", \
           "0.071489, 0.084055, 0.130381, 0.209090, 0.301910, 0.702851, 1.398831" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071476, 0.083825, 0.130465, 0.207306, 0.302889, 0.699289, 1.393248", \
           "0.071455, 0.083800, 0.130492, 0.207193, 0.302957, 0.703604, 1.404976", \
           "0.071215, 0.083675, 0.131252, 0.207919, 0.302520, 0.700667, 1.406581", \
           "0.071196, 0.084567, 0.130033, 0.209539, 0.302179, 0.715160, 1.400503", \
           "0.071208, 0.083695, 0.129947, 0.209569, 0.303333, 0.701556, 1.395551", \
           "0.073959, 0.083656, 0.130620, 0.207341, 0.301690, 0.703122, 1.422079", \
           "0.071489, 0.084055, 0.130381, 0.209090, 0.301910, 0.702851, 1.398831" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.647833, 0.657776, 0.686658, 0.727394, 0.775222, 0.976808, 1.330547", \
           "0.653185, 0.663313, 0.692661, 0.733092, 0.781212, 0.983180, 1.335407", \
           "0.673753, 0.683060, 0.712107, 0.753842, 0.801617, 1.003801, 1.355223", \
           "0.711262, 0.721797, 0.750527, 0.792052, 0.839449, 1.041954, 1.397154", \
           "0.770674, 0.780166, 0.809760, 0.850935, 0.898623, 1.101302, 1.455711", \
           "0.843613, 0.853143, 0.882354, 0.923609, 0.971411, 1.172702, 1.524545", \
           "0.929812, 0.939602, 0.968656, 1.009206, 1.057057, 1.259522, 1.608698" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.550658, 0.559110, 0.583659, 0.618285, 0.658939, 0.830286, 1.130965", \
           "0.555207, 0.563816, 0.588762, 0.623128, 0.664030, 0.835703, 1.135096", \
           "0.572690, 0.580601, 0.605291, 0.640766, 0.681375, 0.853231, 1.151940", \
           "0.604573, 0.613528, 0.637948, 0.673244, 0.713532, 0.885661, 1.187581", \
           "0.655073, 0.663141, 0.688296, 0.723294, 0.763830, 0.936107, 1.237355", \
           "0.717071, 0.725172, 0.750001, 0.785068, 0.825700, 0.996797, 1.295863", \
           "0.790340, 0.798661, 0.823358, 0.857825, 0.898498, 1.070594, 1.367393" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074602, 0.087195, 0.132835, 0.208243, 0.300818, 0.692177, 1.384165", \
           "0.074568, 0.087422, 0.134111, 0.208479, 0.302244, 0.690841, 1.402483", \
           "0.075017, 0.087772, 0.134109, 0.208530, 0.301260, 0.697982, 1.385655", \
           "0.075112, 0.087213, 0.133171, 0.208955, 0.301371, 0.690604, 1.387548", \
           "0.074701, 0.087942, 0.133795, 0.209324, 0.301600, 0.697308, 1.402858", \
           "0.075012, 0.087942, 0.133513, 0.209332, 0.300926, 0.699164, 1.385769", \
           "0.074578, 0.090306, 0.133140, 0.209338, 0.301105, 0.678130, 1.383330" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074602, 0.087195, 0.132835, 0.208243, 0.300818, 0.692177, 1.384165", \
           "0.074568, 0.087422, 0.134111, 0.208479, 0.302244, 0.690841, 1.402483", \
           "0.075017, 0.087772, 0.134109, 0.208530, 0.301260, 0.697982, 1.385655", \
           "0.075112, 0.087213, 0.133171, 0.208955, 0.301371, 0.690604, 1.387548", \
           "0.074701, 0.087942, 0.133795, 0.209324, 0.301600, 0.697308, 1.402858", \
           "0.075012, 0.087942, 0.133513, 0.209332, 0.300926, 0.699164, 1.385769", \
           "0.074578, 0.090306, 0.133140, 0.209338, 0.301105, 0.678130, 1.383330" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.701768, 0.710330, 0.736046, 0.772258, 0.814275, 0.998297, 1.319415", \
           "0.707928, 0.716489, 0.741808, 0.778482, 0.820164, 1.004143, 1.325269", \
           "0.727471, 0.736629, 0.762373, 0.798739, 0.840200, 1.023986, 1.345390", \
           "0.765849, 0.774761, 0.800624, 0.836436, 0.878410, 1.056266, 1.383729", \
           "0.824140, 0.833179, 0.858685, 0.895164, 0.937055, 1.120520, 1.428253", \
           "0.898014, 0.906079, 0.931775, 0.967913, 1.010641, 1.188020, 1.514125", \
           "0.983342, 0.992111, 1.018174, 1.054072, 1.096286, 1.278009, 1.597034" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.596503, 0.603781, 0.625639, 0.656419, 0.692134, 0.848553, 1.121503", \
           "0.601739, 0.609016, 0.630537, 0.661710, 0.697139, 0.853521, 1.126479", \
           "0.618350, 0.626134, 0.648017, 0.678928, 0.714170, 0.870388, 1.143581", \
           "0.650972, 0.658547, 0.680530, 0.710970, 0.746649, 0.897826, 1.176170", \
           "0.700519, 0.708202, 0.729882, 0.760889, 0.796497, 0.952442, 1.214015", \
           "0.763312, 0.770167, 0.792008, 0.822726, 0.859045, 1.009817, 1.287006", \
           "0.835841, 0.843294, 0.865448, 0.895961, 0.931843, 1.086307, 1.357479" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071387, 0.083662, 0.129705, 0.206434, 0.301486, 0.714210, 1.387808", \
           "0.071522, 0.083745, 0.129432, 0.208251, 0.301595, 0.699782, 1.402365", \
           "0.071733, 0.083523, 0.129661, 0.207459, 0.302342, 0.713194, 1.403714", \
           "0.071844, 0.084191, 0.129723, 0.207231, 0.300858, 0.713843, 1.430825", \
           "0.071640, 0.083794, 0.129844, 0.207297, 0.301763, 0.699312, 1.426435", \
           "0.071433, 0.083530, 0.129400, 0.207568, 0.302448, 0.697324, 1.387769", \
           "0.071059, 0.083514, 0.129585, 0.207594, 0.301871, 0.704754, 1.422476" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071387, 0.083662, 0.129705, 0.206434, 0.301486, 0.714210, 1.387808", \
           "0.071522, 0.083745, 0.129432, 0.208251, 0.301595, 0.699782, 1.402365", \
           "0.071733, 0.083523, 0.129661, 0.207459, 0.302342, 0.713194, 1.403714", \
           "0.071844, 0.084191, 0.129723, 0.207231, 0.300858, 0.713843, 1.430825", \
           "0.071640, 0.083794, 0.129844, 0.207297, 0.301763, 0.699312, 1.426435", \
           "0.071433, 0.083530, 0.129400, 0.207568, 0.302448, 0.697324, 1.387769", \
           "0.071059, 0.083514, 0.129585, 0.207594, 0.301871, 0.704754, 1.422476" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.698598, 0.708542, 0.737423, 0.778159, 0.825988, 1.027573, 1.381312", \
           "0.703322, 0.713450, 0.742798, 0.783228, 0.831349, 1.033316, 1.385543", \
           "0.722860, 0.732167, 0.761213, 0.802949, 0.850724, 1.052908, 1.404330", \
           "0.759640, 0.770175, 0.798905, 0.840430, 0.887827, 1.090332, 1.445532", \
           "0.819804, 0.829296, 0.858890, 0.900064, 0.947753, 1.150431, 1.504841", \
           "0.897474, 0.907005, 0.936215, 0.977471, 1.025273, 1.226563, 1.578406", \
           "0.988450, 0.998240, 1.027294, 1.067844, 1.115695, 1.318160, 1.667335" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.593808, 0.602260, 0.626810, 0.661435, 0.702090, 0.873437, 1.174115", \
           "0.597824, 0.606432, 0.631378, 0.665744, 0.706646, 0.878319, 1.177712", \
           "0.614431, 0.622342, 0.647031, 0.682507, 0.723115, 0.894971, 1.193680", \
           "0.645694, 0.654649, 0.679069, 0.714366, 0.754653, 0.926783, 1.228702", \
           "0.696833, 0.704901, 0.730056, 0.765055, 0.805590, 0.977867, 1.279115", \
           "0.762853, 0.770954, 0.795783, 0.830850, 0.871482, 1.042579, 1.341645", \
           "0.840183, 0.848504, 0.873200, 0.907668, 0.948340, 1.120436, 1.417235" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074120, 0.087300, 0.132173, 0.208640, 0.300302, 0.695804, 1.382811", \
           "0.074658, 0.087472, 0.132531, 0.208526, 0.300226, 0.700179, 1.387095", \
           "0.074236, 0.087508, 0.132773, 0.208431, 0.299851, 0.695158, 1.391579", \
           "0.074362, 0.086861, 0.132666, 0.208835, 0.300316, 0.696326, 1.398429", \
           "0.074652, 0.087345, 0.132095, 0.208768, 0.300144, 0.695159, 1.398556", \
           "0.074500, 0.087337, 0.132535, 0.208638, 0.300399, 0.697131, 1.405773", \
           "0.074490, 0.087362, 0.132769, 0.208933, 0.301501, 0.705931, 1.377181" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074120, 0.087300, 0.132173, 0.208640, 0.300302, 0.695804, 1.382811", \
           "0.074658, 0.087472, 0.132531, 0.208526, 0.300226, 0.700179, 1.387095", \
           "0.074236, 0.087508, 0.132773, 0.208431, 0.299851, 0.695158, 1.391579", \
           "0.074362, 0.086861, 0.132666, 0.208835, 0.300316, 0.696326, 1.398429", \
           "0.074652, 0.087345, 0.132095, 0.208768, 0.300144, 0.695159, 1.398556", \
           "0.074500, 0.087337, 0.132535, 0.208638, 0.300399, 0.697131, 1.405773", \
           "0.074490, 0.087362, 0.132769, 0.208933, 0.301501, 0.705931, 1.377181" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.282382, 0.290944, 0.316661, 0.352872, 0.394889, 0.578912, 0.900029", \
           "0.287435, 0.295996, 0.321315, 0.357990, 0.399671, 0.583650, 0.904777", \
           "0.304094, 0.313252, 0.338996, 0.375362, 0.416823, 0.600609, 0.922012", \
           "0.337473, 0.346385, 0.372247, 0.408059, 0.450034, 0.627889, 0.955352", \
           "0.392077, 0.401116, 0.426622, 0.463101, 0.504993, 0.688457, 0.996190", \
           "0.463538, 0.471602, 0.497298, 0.533437, 0.576165, 0.753544, 1.079649", \
           "0.548651, 0.557419, 0.583483, 0.619381, 0.661595, 0.843317, 1.162343" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.240025, 0.247303, 0.269161, 0.299941, 0.335656, 0.492075, 0.765025", \
           "0.244320, 0.251597, 0.273118, 0.304291, 0.339721, 0.496103, 0.769060", \
           "0.258480, 0.266264, 0.288146, 0.319058, 0.354300, 0.510518, 0.783711", \
           "0.286852, 0.294427, 0.316410, 0.346850, 0.382529, 0.533706, 0.812050", \
           "0.333265, 0.340948, 0.362628, 0.393636, 0.429244, 0.585189, 0.846761", \
           "0.394007, 0.400862, 0.422704, 0.453422, 0.489740, 0.640512, 0.917702", \
           "0.466353, 0.473806, 0.495960, 0.526474, 0.562356, 0.716820, 0.987992" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052835, 0.064608, 0.102647, 0.171050, 0.249661, 0.594796, 1.199145", \
           "0.052497, 0.063266, 0.102674, 0.165947, 0.249562, 0.594804, 1.199117", \
           "0.052897, 0.062630, 0.100921, 0.166972, 0.248927, 0.598907, 1.211742", \
           "0.052488, 0.063164, 0.100951, 0.170975, 0.248893, 0.602810, 1.200046", \
           "0.052468, 0.063262, 0.101051, 0.168468, 0.249345, 0.594127, 1.224753", \
           "0.052079, 0.063727, 0.101454, 0.169083, 0.247542, 0.615237, 1.209175", \
           "0.052037, 0.062465, 0.100485, 0.171740, 0.251670, 0.591513, 1.206703" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052835, 0.064608, 0.102647, 0.171050, 0.249661, 0.594796, 1.199145", \
           "0.052497, 0.063266, 0.102674, 0.165947, 0.249562, 0.594804, 1.199117", \
           "0.052897, 0.062630, 0.100921, 0.166972, 0.248927, 0.598907, 1.211742", \
           "0.052488, 0.063164, 0.100951, 0.170975, 0.248893, 0.602810, 1.200046", \
           "0.052468, 0.063262, 0.101051, 0.168468, 0.249345, 0.594127, 1.224753", \
           "0.052079, 0.063727, 0.101454, 0.169083, 0.247542, 0.615237, 1.209175", \
           "0.052037, 0.062465, 0.100485, 0.171740, 0.251670, 0.591513, 1.206703" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.267987, 0.277930, 0.306812, 0.347548, 0.395377, 0.596962, 0.950701", \
           "0.271879, 0.282007, 0.311355, 0.351785, 0.399906, 0.601873, 0.954100", \
           "0.287930, 0.297237, 0.326283, 0.368019, 0.415794, 0.617978, 0.969400", \
           "0.317732, 0.328267, 0.356997, 0.398522, 0.445919, 0.648424, 1.003624", \
           "0.368745, 0.378237, 0.407831, 0.449006, 0.496694, 0.699373, 1.053782", \
           "0.435678, 0.445209, 0.474419, 0.515675, 0.563477, 0.764768, 1.116611", \
           "0.513464, 0.523253, 0.552308, 0.592858, 0.640708, 0.843174, 1.192349" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227789, 0.236241, 0.260790, 0.295416, 0.336070, 0.507418, 0.808096", \
           "0.231097, 0.239706, 0.264652, 0.299017, 0.339920, 0.511592, 0.810985", \
           "0.244740, 0.252651, 0.277341, 0.312816, 0.353425, 0.525281, 0.823990", \
           "0.270072, 0.279027, 0.303447, 0.338744, 0.379031, 0.551161, 0.853080", \
           "0.313434, 0.321502, 0.346657, 0.381655, 0.422190, 0.594467, 0.895715", \
           "0.370327, 0.378428, 0.403256, 0.438324, 0.478956, 0.650053, 0.949119", \
           "0.436444, 0.444765, 0.469462, 0.503929, 0.544602, 0.716698, 1.013497" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056988, 0.067375, 0.109271, 0.177765, 0.263648, 0.628725, 1.268466", \
           "0.055805, 0.068543, 0.109119, 0.177981, 0.263234, 0.634047, 1.282210", \
           "0.055492, 0.067543, 0.108929, 0.178297, 0.262212, 0.625044, 1.273760", \
           "0.055934, 0.067274, 0.108532, 0.177434, 0.263484, 0.618250, 1.269232", \
           "0.056063, 0.067616, 0.109380, 0.178532, 0.264067, 0.617483, 1.263990", \
           "0.057046, 0.070592, 0.112752, 0.180054, 0.265850, 0.635225, 1.287265", \
           "0.055732, 0.067714, 0.108669, 0.178690, 0.263066, 0.625202, 1.274184" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056988, 0.067375, 0.109271, 0.177765, 0.263648, 0.628725, 1.268466", \
           "0.055805, 0.068543, 0.109119, 0.177981, 0.263234, 0.634047, 1.282210", \
           "0.055492, 0.067543, 0.108929, 0.178297, 0.262212, 0.625044, 1.273760", \
           "0.055934, 0.067274, 0.108532, 0.177434, 0.263484, 0.618250, 1.269232", \
           "0.056063, 0.067616, 0.109380, 0.178532, 0.264067, 0.617483, 1.263990", \
           "0.057046, 0.070592, 0.112752, 0.180054, 0.265850, 0.635225, 1.287265", \
           "0.055732, 0.067714, 0.108669, 0.178690, 0.263066, 0.625202, 1.274184" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.401653, 0.410215, 0.435932, 0.472143, 0.514160, 0.698183, 1.019300", \
           "0.406706, 0.415267, 0.440586, 0.477261, 0.518942, 0.702921, 1.024048", \
           "0.423365, 0.432523, 0.458267, 0.494633, 0.536094, 0.719880, 1.041284", \
           "0.456744, 0.465656, 0.491518, 0.527330, 0.569305, 0.747160, 1.074624", \
           "0.511348, 0.520387, 0.545893, 0.582372, 0.624264, 0.807728, 1.115461", \
           "0.582809, 0.590873, 0.616569, 0.652708, 0.695436, 0.872815, 1.198920", \
           "0.667922, 0.676690, 0.702754, 0.738652, 0.780866, 0.962588, 1.281614" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.341405, 0.348683, 0.370542, 0.401322, 0.437036, 0.593455, 0.866405", \
           "0.345700, 0.352977, 0.374498, 0.405671, 0.441101, 0.597483, 0.870440", \
           "0.359860, 0.367644, 0.389527, 0.420438, 0.455680, 0.611898, 0.885091", \
           "0.388232, 0.395807, 0.417790, 0.448231, 0.483909, 0.635086, 0.913430", \
           "0.434646, 0.442329, 0.464009, 0.495016, 0.530624, 0.686569, 0.948142", \
           "0.495387, 0.502242, 0.524084, 0.554802, 0.591121, 0.741893, 1.019082", \
           "0.567734, 0.575187, 0.597341, 0.627854, 0.663736, 0.818200, 1.089372" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052636, 0.062711, 0.100558, 0.165250, 0.246884, 0.592630, 1.192657", \
           "0.052185, 0.062573, 0.100895, 0.166768, 0.248656, 0.593608, 1.195192", \
           "0.052559, 0.062688, 0.100458, 0.167249, 0.248899, 0.612644, 1.227051", \
           "0.052261, 0.062732, 0.101141, 0.166371, 0.246601, 0.595643, 1.211228", \
           "0.052078, 0.062483, 0.100039, 0.167983, 0.247821, 0.592734, 1.198948", \
           "0.052750, 0.063390, 0.100865, 0.167301, 0.247654, 0.605023, 1.194395", \
           "0.054110, 0.065727, 0.102194, 0.167283, 0.247793, 0.622964, 1.197989" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052636, 0.062711, 0.100558, 0.165250, 0.246884, 0.592630, 1.192657", \
           "0.052185, 0.062573, 0.100895, 0.166768, 0.248656, 0.593608, 1.195192", \
           "0.052559, 0.062688, 0.100458, 0.167249, 0.248899, 0.612644, 1.227051", \
           "0.052261, 0.062732, 0.101141, 0.166371, 0.246601, 0.595643, 1.211228", \
           "0.052078, 0.062483, 0.100039, 0.167983, 0.247821, 0.592734, 1.198948", \
           "0.052750, 0.063390, 0.100865, 0.167301, 0.247654, 0.605023, 1.194395", \
           "0.054110, 0.065727, 0.102194, 0.167283, 0.247793, 0.622964, 1.197989" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368228, 0.378171, 0.407053, 0.447789, 0.495617, 0.697203, 1.050942", \
           "0.372120, 0.382247, 0.411595, 0.452026, 0.500146, 0.702114, 1.054341", \
           "0.388171, 0.397477, 0.426524, 0.468260, 0.516035, 0.718218, 1.069641", \
           "0.417972, 0.428508, 0.457237, 0.498762, 0.546160, 0.748665, 1.103864", \
           "0.468986, 0.478478, 0.508072, 0.549246, 0.596935, 0.799614, 1.154023", \
           "0.535919, 0.545450, 0.574660, 0.615916, 0.663718, 0.865008, 1.216851", \
           "0.613704, 0.623494, 0.652549, 0.693099, 0.740949, 0.943414, 1.292590" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.312994, 0.321445, 0.345995, 0.380620, 0.421275, 0.592622, 0.893300", \
           "0.316302, 0.324910, 0.349856, 0.384222, 0.425124, 0.596797, 0.896190", \
           "0.329945, 0.337856, 0.362546, 0.398021, 0.438629, 0.610486, 0.909195", \
           "0.355277, 0.364232, 0.388652, 0.423948, 0.464236, 0.636365, 0.938285", \
           "0.398638, 0.406706, 0.431861, 0.466859, 0.507395, 0.679672, 0.980920", \
           "0.455531, 0.463632, 0.488461, 0.523529, 0.564160, 0.735257, 1.034324", \
           "0.521649, 0.529970, 0.554666, 0.589134, 0.629807, 0.801902, 1.098701" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062241, 0.070446, 0.109554, 0.171846, 0.261544, 0.622034, 1.263682", \
           "0.062300, 0.070674, 0.110447, 0.171775, 0.261235, 0.640904, 1.271023", \
           "0.058257, 0.071052, 0.109802, 0.175669, 0.261554, 0.641508, 1.265155", \
           "0.060616, 0.070738, 0.110450, 0.175512, 0.260996, 0.627845, 1.295075", \
           "0.062587, 0.068361, 0.111217, 0.172972, 0.261901, 0.636356, 1.286923", \
           "0.059104, 0.070674, 0.109484, 0.176029, 0.262923, 0.666501, 1.265294", \
           "0.061792, 0.070691, 0.112985, 0.185156, 0.269061, 0.629995, 1.282480" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062241, 0.070446, 0.109554, 0.171846, 0.261544, 0.622034, 1.263682", \
           "0.062300, 0.070674, 0.110447, 0.171775, 0.261235, 0.640904, 1.271023", \
           "0.058257, 0.071052, 0.109802, 0.175669, 0.261554, 0.641508, 1.265155", \
           "0.060616, 0.070738, 0.110450, 0.175512, 0.260996, 0.627845, 1.295075", \
           "0.062587, 0.068361, 0.111217, 0.172972, 0.261901, 0.636356, 1.286923", \
           "0.059104, 0.070674, 0.109484, 0.176029, 0.262923, 0.666501, 1.265294", \
           "0.061792, 0.070691, 0.112985, 0.185156, 0.269061, 0.629995, 1.282480" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.260405, 0.268968, 0.294684, 0.330895, 0.372912, 0.556935, 0.878053", \
           "0.266284, 0.274845, 0.300164, 0.336838, 0.378520, 0.562499, 0.883625", \
           "0.285599, 0.294757, 0.320501, 0.356867, 0.398328, 0.582114, 0.903518", \
           "0.323347, 0.332259, 0.358121, 0.393934, 0.435908, 0.613764, 0.941227", \
           "0.379213, 0.388252, 0.413758, 0.450237, 0.492129, 0.675593, 0.983326", \
           "0.448509, 0.456574, 0.482270, 0.518409, 0.561137, 0.738515, 1.064621", \
           "0.527818, 0.536586, 0.562650, 0.598548, 0.640762, 0.822484, 1.141510" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221345, 0.228622, 0.250481, 0.281261, 0.316976, 0.473395, 0.746345", \
           "0.226341, 0.233618, 0.255140, 0.286313, 0.321742, 0.478124, 0.751082", \
           "0.242759, 0.250543, 0.272426, 0.303337, 0.338579, 0.494797, 0.767990", \
           "0.274845, 0.282420, 0.304403, 0.334843, 0.370522, 0.521699, 0.800043", \
           "0.322331, 0.330014, 0.351694, 0.382702, 0.418310, 0.574254, 0.835827", \
           "0.381233, 0.388088, 0.409929, 0.440647, 0.476966, 0.627738, 0.904927", \
           "0.448645, 0.456098, 0.478252, 0.508766, 0.544648, 0.699112, 0.970284" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053070, 0.064038, 0.100254, 0.165957, 0.246626, 0.597300, 1.207409", \
           "0.052679, 0.065843, 0.104659, 0.166154, 0.245666, 0.595425, 1.250441", \
           "0.052911, 0.066219, 0.101369, 0.166632, 0.245872, 0.596353, 1.256464", \
           "0.053058, 0.064716, 0.100952, 0.165456, 0.249938, 0.601275, 1.210244", \
           "0.052889, 0.063499, 0.101354, 0.168001, 0.247995, 0.603371, 1.208693", \
           "0.054994, 0.063279, 0.103694, 0.166475, 0.253769, 0.600005, 1.200687", \
           "0.053930, 0.064485, 0.102734, 0.167710, 0.250735, 0.592053, 1.210420" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053070, 0.064038, 0.100254, 0.165957, 0.246626, 0.597300, 1.207409", \
           "0.052679, 0.065843, 0.104659, 0.166154, 0.245666, 0.595425, 1.250441", \
           "0.052911, 0.066219, 0.101369, 0.166632, 0.245872, 0.596353, 1.256464", \
           "0.053058, 0.064716, 0.100952, 0.165456, 0.249938, 0.601275, 1.210244", \
           "0.052889, 0.063499, 0.101354, 0.168001, 0.247995, 0.603371, 1.208693", \
           "0.054994, 0.063279, 0.103694, 0.166475, 0.253769, 0.600005, 1.200687", \
           "0.053930, 0.064485, 0.102734, 0.167710, 0.250735, 0.592053, 1.210420" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.255367, 0.265310, 0.294192, 0.334928, 0.382757, 0.584342, 0.938081", \
           "0.260831, 0.270959, 0.300307, 0.340737, 0.388858, 0.590826, 0.943053", \
           "0.280641, 0.289948, 0.318995, 0.360731, 0.408505, 0.610689, 0.962111", \
           "0.317972, 0.328507, 0.357237, 0.398762, 0.446159, 0.648664, 1.003864", \
           "0.380658, 0.390150, 0.419744, 0.460918, 0.508607, 0.711285, 1.065695", \
           "0.462917, 0.472448, 0.501658, 0.542914, 0.590716, 0.792007, 1.143849", \
           "0.562322, 0.572111, 0.601166, 0.641716, 0.689566, 0.892032, 1.241207" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.217062, 0.225514, 0.250063, 0.284689, 0.325343, 0.496691, 0.797369", \
           "0.221706, 0.230315, 0.255261, 0.289627, 0.330529, 0.502202, 0.801595", \
           "0.238545, 0.246456, 0.271146, 0.306621, 0.347230, 0.519086, 0.817795", \
           "0.270276, 0.279231, 0.303651, 0.338948, 0.379235, 0.551365, 0.853284", \
           "0.323559, 0.331627, 0.356782, 0.391780, 0.432316, 0.604593, 0.905841", \
           "0.393480, 0.401581, 0.426410, 0.461477, 0.502109, 0.673206, 0.972272", \
           "0.477974, 0.486295, 0.510991, 0.545459, 0.586132, 0.758227, 1.055026" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059026, 0.071346, 0.108516, 0.173432, 0.261107, 0.622450, 1.274704", \
           "0.058668, 0.071172, 0.108244, 0.180535, 0.260881, 0.629079, 1.267971", \
           "0.054469, 0.065861, 0.106231, 0.170158, 0.252798, 0.626454, 1.263429", \
           "0.055086, 0.065727, 0.114651, 0.173445, 0.261184, 0.631525, 1.278104", \
           "0.054834, 0.066015, 0.106265, 0.174374, 0.254595, 0.631257, 1.263567", \
           "0.055085, 0.066390, 0.105048, 0.172487, 0.255987, 0.629066, 1.282214", \
           "0.057100, 0.070906, 0.114908, 0.184046, 0.269664, 0.626452, 1.278495" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059026, 0.071346, 0.108516, 0.173432, 0.261107, 0.622450, 1.274704", \
           "0.058668, 0.071172, 0.108244, 0.180535, 0.260881, 0.629079, 1.267971", \
           "0.054469, 0.065861, 0.106231, 0.170158, 0.252798, 0.626454, 1.263429", \
           "0.055086, 0.065727, 0.114651, 0.173445, 0.261184, 0.631525, 1.278104", \
           "0.054834, 0.066015, 0.106265, 0.174374, 0.254595, 0.631257, 1.263567", \
           "0.055085, 0.066390, 0.105048, 0.172487, 0.255987, 0.629066, 1.282214", \
           "0.057100, 0.070906, 0.114908, 0.184046, 0.269664, 0.626452, 1.278495" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014", \
           "0.266244, 0.266263, 0.266330, 0.266436, 0.266561, 0.267090, 0.268014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434", \
           "0.136664, 0.136683, 0.136750, 0.136856, 0.136981, 0.137510, 0.138434" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603", \
           "0.053249, 0.053253, 0.053266, 0.053287, 0.053312, 0.053418, 0.053603" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687", \
           "0.027333, 0.027337, 0.027350, 0.027371, 0.027396, 0.027502, 0.027687" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.794683, 0.803245, 0.828961, 0.865173, 0.907190, 1.091212, 1.412330", \
             "0.800555, 0.809116, 0.834435, 0.871110, 0.912791, 1.096770, 1.417897", \
             "0.819608, 0.828765, 0.854509, 0.890876, 0.932337, 1.116123, 1.437526", \
             "0.857365, 0.866277, 0.892139, 0.927951, 0.969926, 1.147781, 1.475244", \
             "0.918060, 0.927099, 0.952605, 0.989084, 1.030976, 1.214440, 1.522173", \
             "0.997662, 1.005726, 1.031422, 1.067561, 1.110289, 1.287668, 1.613773", \
             "1.090705, 1.099473, 1.125536, 1.161435, 1.203649, 1.385371, 1.704397" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.675480, 0.682758, 0.704617, 0.735397, 0.771111, 0.927530, 1.200480", \
             "0.680472, 0.687749, 0.709270, 0.740443, 0.775873, 0.932255, 1.205212", \
             "0.696666, 0.704450, 0.726333, 0.757244, 0.792486, 0.948704, 1.221897", \
             "0.728760, 0.736335, 0.758318, 0.788758, 0.824437, 0.975614, 1.253958", \
             "0.780351, 0.788034, 0.809714, 0.840721, 0.876329, 1.032274, 1.293847", \
             "0.848012, 0.854867, 0.876709, 0.907427, 0.943746, 1.094518, 1.371707", \
             "0.927099, 0.934552, 0.956706, 0.987219, 1.023101, 1.177565, 1.448737" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052333, 0.062601, 0.101347, 0.166867, 0.245206, 0.599329, 1.213848", \
             "0.052061, 0.062668, 0.101364, 0.167075, 0.245285, 0.601293, 1.202945", \
             "0.052153, 0.063378, 0.101115, 0.166871, 0.250779, 0.601768, 1.201737", \
             "0.052822, 0.063384, 0.101370, 0.166203, 0.247206, 0.593594, 1.208833", \
             "0.052175, 0.063491, 0.100783, 0.166441, 0.252251, 0.599958, 1.210555", \
             "0.052321, 0.062937, 0.101333, 0.164917, 0.246815, 0.598629, 1.228052", \
             "0.052440, 0.063669, 0.100869, 0.165585, 0.253339, 0.601005, 1.212922" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.713578, 0.723521, 0.752403, 0.793139, 0.840968, 1.042553, 1.396292", \
             "0.719165, 0.729293, 0.758641, 0.799071, 0.847192, 1.049159, 1.401386", \
             "0.739475, 0.748782, 0.777829, 0.819565, 0.867339, 1.069523, 1.420945", \
             "0.777531, 0.788066, 0.816796, 0.858321, 0.905718, 1.108223, 1.463423", \
             "0.838440, 0.847931, 0.877526, 0.918700, 0.966388, 1.169067, 1.523477", \
             "0.912651, 0.922182, 0.951392, 0.992648, 1.040450, 1.241740, 1.593583", \
             "1.000428, 1.010217, 1.039272, 1.079822, 1.127673, 1.330138, 1.679313" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.606541, 0.614993, 0.639543, 0.674168, 0.714822, 0.886170, 1.186848", \
             "0.611290, 0.619899, 0.644845, 0.679210, 0.720113, 0.891785, 1.191178", \
             "0.628554, 0.636465, 0.661155, 0.696630, 0.737239, 0.909095, 1.207804", \
             "0.660901, 0.669856, 0.694276, 0.729573, 0.769860, 0.941990, 1.243909", \
             "0.712674, 0.720742, 0.745897, 0.780895, 0.821430, 0.993707, 1.294955", \
             "0.775753, 0.783854, 0.808683, 0.843751, 0.884382, 1.055479, 1.354546", \
             "0.850364, 0.858685, 0.883381, 0.917849, 0.958522, 1.130617, 1.427416" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.062559, 0.069319, 0.108807, 0.175881, 0.262124, 0.630911, 1.271629", \
             "0.056933, 0.068470, 0.107954, 0.174975, 0.258542, 0.635040, 1.294432", \
             "0.057003, 0.069026, 0.106937, 0.176459, 0.259218, 0.626343, 1.269063", \
             "0.056128, 0.069260, 0.106587, 0.176856, 0.255301, 0.631069, 1.266940", \
             "0.056589, 0.068099, 0.107746, 0.175226, 0.262769, 0.635453, 1.293359", \
             "0.056318, 0.068435, 0.108245, 0.170945, 0.262660, 0.643214, 1.263742", \
             "0.059767, 0.068017, 0.107471, 0.175413, 0.261934, 0.627485, 1.274655" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.609987, 0.618549, 0.644265, 0.680477, 0.722494, 0.906516, 1.227634", \
             "0.616216, 0.624777, 0.650096, 0.686770, 0.728452, 0.912431, 1.233557", \
             "0.636028, 0.645186, 0.670930, 0.707297, 0.748758, 0.932543, 1.253947", \
             "0.674762, 0.683674, 0.709536, 0.745348, 0.787323, 0.965178, 1.292642", \
             "0.734739, 0.743778, 0.769284, 0.805763, 0.847655, 1.031119, 1.338852", \
             "0.809889, 0.817954, 0.843650, 0.879789, 0.922517, 1.099895, 1.426000", \
             "0.896954, 0.905722, 0.931786, 0.967684, 1.009898, 1.191620, 1.510646" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.518489, 0.525766, 0.547625, 0.578405, 0.614120, 0.770539, 1.043489", \
             "0.523784, 0.531061, 0.552582, 0.583755, 0.619184, 0.775566, 1.048524", \
             "0.540624, 0.548408, 0.570291, 0.601202, 0.636444, 0.792662, 1.065855", \
             "0.573547, 0.581123, 0.603106, 0.633546, 0.669224, 0.820402, 1.098745", \
             "0.624528, 0.632211, 0.653891, 0.684899, 0.720507, 0.876451, 1.138024", \
             "0.688406, 0.695261, 0.717102, 0.747820, 0.784139, 0.934911, 1.212100", \
             "0.762411, 0.769864, 0.792018, 0.822531, 0.858413, 1.012877, 1.284049" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052535, 0.063180, 0.101094, 0.166632, 0.248469, 0.603356, 1.201409", \
             "0.052526, 0.063023, 0.100216, 0.164861, 0.248001, 0.592884, 1.204307", \
             "0.051910, 0.062885, 0.101029, 0.166158, 0.249719, 0.604952, 1.215320", \
             "0.052582, 0.063316, 0.101151, 0.167030, 0.248262, 0.612969, 1.246555", \
             "0.052827, 0.062647, 0.100061, 0.165558, 0.253389, 0.600246, 1.240680", \
             "0.051980, 0.063664, 0.101394, 0.166340, 0.246042, 0.600356, 1.204031", \
             "0.051899, 0.062725, 0.101769, 0.165418, 0.249713, 0.592983, 1.233455" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.632338, 0.642281, 0.671163, 0.711899, 0.759727, 0.961313, 1.315052", \
             "0.636977, 0.647104, 0.676453, 0.716883, 0.765003, 0.966971, 1.319198", \
             "0.656855, 0.666162, 0.695209, 0.736944, 0.784719, 0.986903, 1.338325", \
             "0.694008, 0.704543, 0.733272, 0.774798, 0.822195, 1.024700, 1.379899", \
             "0.755255, 0.764747, 0.794341, 0.835515, 0.883203, 1.085882, 1.440292", \
             "0.834519, 0.844050, 0.873260, 0.914516, 0.962318, 1.163609, 1.515451", \
             "0.927889, 0.937678, 0.966733, 1.007283, 1.055133, 1.257598, 1.606774" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.537487, 0.545939, 0.570489, 0.605114, 0.645768, 0.817116, 1.117794", \
             "0.541430, 0.550039, 0.574985, 0.609351, 0.650253, 0.821925, 1.121318", \
             "0.558327, 0.566238, 0.590927, 0.626403, 0.667011, 0.838867, 1.137576", \
             "0.589906, 0.598861, 0.623281, 0.658578, 0.698866, 0.870995, 1.172914", \
             "0.641967, 0.650035, 0.675190, 0.710188, 0.750723, 0.923000, 1.224248", \
             "0.709341, 0.717442, 0.742271, 0.777339, 0.817970, 0.989067, 1.288134", \
             "0.788705, 0.797026, 0.821723, 0.856190, 0.896863, 1.068959, 1.365758" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055661, 0.075503, 0.115148, 0.177074, 0.260873, 0.628638, 1.270119", \
             "0.061694, 0.074837, 0.110847, 0.175278, 0.260808, 0.663794, 1.270042", \
             "0.056765, 0.067170, 0.108270, 0.171955, 0.261307, 0.622063, 1.280383", \
             "0.055899, 0.067677, 0.111140, 0.171540, 0.261303, 0.627953, 1.285972", \
             "0.056239, 0.067293, 0.111225, 0.177615, 0.260908, 0.630658, 1.287525", \
             "0.056583, 0.069954, 0.110636, 0.174277, 0.260949, 0.628971, 1.295276", \
             "0.055677, 0.067667, 0.108574, 0.177631, 0.262897, 0.664669, 1.260433" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.717339, 1.725133, 1.747219, 1.780038, 1.852073, 1.997261, 2.286128", \
           "1.722759, 1.730995, 1.752514, 1.785589, 1.857742, 2.002888, 2.291479", \
           "1.741533, 1.749988, 1.771553, 1.804807, 1.876828, 2.024260, 2.315076", \
           "1.775850, 1.784236, 1.805356, 1.838853, 1.911461, 2.055623, 2.345723", \
           "1.831649, 1.840281, 1.861417, 1.895859, 1.967400, 2.113488, 2.402153", \
           "1.901739, 1.911358, 1.933278, 1.966613, 2.037198, 2.184297, 2.470043", \
           "1.983032, 1.994014, 2.017087, 2.050906, 2.121102, 2.264593, 2.555568" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.723856, 1.732035, 1.752869, 1.785619, 1.855318, 1.996126, 2.279762", \
           "1.729325, 1.738078, 1.758418, 1.791329, 1.862299, 2.000734, 2.284868", \
           "1.748294, 1.756469, 1.777273, 1.810081, 1.879444, 2.017780, 2.299126", \
           "1.782347, 1.791253, 1.811618, 1.844633, 1.914152, 2.054804, 2.331130", \
           "1.838059, 1.846185, 1.866396, 1.900513, 1.969058, 2.112300, 2.384546", \
           "1.907529, 1.920670, 1.942875, 1.972473, 2.041231, 2.178267, 2.460643", \
           "1.991106, 2.001472, 2.028159, 2.056868, 2.125396, 2.261228, 2.539367" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.829811, 1.837604, 1.859691, 1.892510, 1.964545, 2.109732, 2.398599", \
           "1.835231, 1.843467, 1.864986, 1.898061, 1.970213, 2.115360, 2.403950", \
           "1.854005, 1.862460, 1.884025, 1.917278, 1.989300, 2.136732, 2.427548", \
           "1.888322, 1.896708, 1.917828, 1.951325, 2.023932, 2.168094, 2.458195", \
           "1.944120, 1.952752, 1.973888, 2.008330, 2.079872, 2.225959, 2.514624", \
           "2.014211, 2.023829, 2.045750, 2.079085, 2.149669, 2.296769, 2.582514", \
           "2.095503, 2.106485, 2.129559, 2.163377, 2.233574, 2.377065, 2.668040" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.836328, 1.844507, 1.865340, 1.898091, 1.967789, 2.108598, 2.392234", \
           "1.841797, 1.850549, 1.870890, 1.903800, 1.974770, 2.113206, 2.397340", \
           "1.860766, 1.868941, 1.889744, 1.922552, 1.991916, 2.130251, 2.411597", \
           "1.894818, 1.903725, 1.924090, 1.957105, 2.026624, 2.167276, 2.443602", \
           "1.950530, 1.958656, 1.978867, 2.012984, 2.081530, 2.224772, 2.497017", \
           "2.020000, 2.033142, 2.055347, 2.084944, 2.153703, 2.290738, 2.573114", \
           "2.103578, 2.113944, 2.140631, 2.169340, 2.237868, 2.373700, 2.651838" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.909361, 1.917154, 1.939241, 1.972060, 2.044094, 2.189282, 2.478149", \
           "1.914781, 1.923017, 1.944536, 1.977611, 2.049763, 2.194910, 2.483500", \
           "1.933555, 1.942010, 1.963575, 1.996828, 2.068850, 2.216282, 2.507098", \
           "1.967872, 1.976258, 1.997378, 2.030875, 2.103482, 2.247644, 2.537745", \
           "2.023670, 2.032302, 2.053438, 2.087880, 2.159421, 2.305509, 2.594174", \
           "2.093761, 2.103379, 2.125300, 2.158635, 2.229219, 2.376319, 2.662064", \
           "2.175053, 2.186035, 2.209109, 2.242927, 2.313124, 2.456615, 2.747590" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.915878, 1.924057, 1.944890, 1.977641, 2.047339, 2.188148, 2.471784", \
           "1.921347, 1.930099, 1.950440, 1.983350, 2.054320, 2.192756, 2.476890", \
           "1.940316, 1.948491, 1.969294, 2.002102, 2.071466, 2.209801, 2.491147", \
           "1.974368, 1.983275, 2.003640, 2.036655, 2.106174, 2.246826, 2.523152", \
           "2.030080, 2.038206, 2.058417, 2.092534, 2.161080, 2.304322, 2.576567", \
           "2.099550, 2.112692, 2.134897, 2.164494, 2.233253, 2.370288, 2.652664", \
           "2.183128, 2.193494, 2.220181, 2.248890, 2.317418, 2.453250, 2.731388" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.053788, 2.061582, 2.083669, 2.116488, 2.188522, 2.333710, 2.622577", \
           "2.059209, 2.067445, 2.088964, 2.122038, 2.194191, 2.339338, 2.627928", \
           "2.077983, 2.086438, 2.108002, 2.141256, 2.213277, 2.360709, 2.651525", \
           "2.112299, 2.120686, 2.141806, 2.175303, 2.247910, 2.392072, 2.682173", \
           "2.168098, 2.176730, 2.197866, 2.232308, 2.303849, 2.449937, 2.738602", \
           "2.238189, 2.247807, 2.269727, 2.303062, 2.373647, 2.520746, 2.806492", \
           "2.319481, 2.330463, 2.353536, 2.387355, 2.457551, 2.601042, 2.892018" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.060306, 2.068484, 2.089318, 2.122069, 2.191767, 2.332576, 2.616211", \
           "2.065775, 2.074527, 2.094868, 2.127778, 2.198748, 2.337183, 2.621318", \
           "2.084744, 2.092919, 2.113722, 2.146530, 2.215893, 2.354229, 2.635575", \
           "2.118796, 2.127702, 2.148067, 2.181083, 2.250602, 2.391254, 2.667580", \
           "2.174508, 2.182634, 2.202845, 2.236962, 2.305508, 2.448750, 2.720995", \
           "2.243978, 2.257119, 2.279325, 2.308922, 2.377681, 2.514716, 2.797092", \
           "2.327555, 2.337922, 2.364608, 2.393317, 2.461845, 2.597677, 2.875816" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.266288, 2.274082, 2.296169, 2.328988, 2.401022, 2.546210, 2.835077", \
           "2.271709, 2.279944, 2.301464, 2.334538, 2.406691, 2.551837, 2.840428", \
           "2.290483, 2.298938, 2.320502, 2.353756, 2.425777, 2.573209, 2.864025", \
           "2.324799, 2.333185, 2.354306, 2.387802, 2.460410, 2.604572, 2.894672", \
           "2.380598, 2.389230, 2.410366, 2.444808, 2.516349, 2.662437, 2.951102", \
           "2.450689, 2.460307, 2.482227, 2.515562, 2.586147, 2.733246, 3.018992", \
           "2.531981, 2.542963, 2.566036, 2.599855, 2.670051, 2.813542, 3.104518" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.272806, 2.280984, 2.301818, 2.334569, 2.404267, 2.545076, 2.828711", \
           "2.278275, 2.287027, 2.307367, 2.340278, 2.411248, 2.549683, 2.833818", \
           "2.297244, 2.305419, 2.326222, 2.359030, 2.428393, 2.566729, 2.848075", \
           "2.331296, 2.340202, 2.360567, 2.393582, 2.463101, 2.603754, 2.880079", \
           "2.387008, 2.395134, 2.415345, 2.449462, 2.518007, 2.661250, 2.933495", \
           "2.456478, 2.469619, 2.491824, 2.521422, 2.590180, 2.727216, 3.009592", \
           "2.540055, 2.550422, 2.577108, 2.605817, 2.674345, 2.810177, 3.088316" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.398599, 2.406392, 2.428479, 2.461298, 2.533332, 2.678520, 2.967387", \
           "2.404019, 2.412255, 2.433774, 2.466848, 2.539001, 2.684148, 2.972738", \
           "2.422793, 2.431248, 2.452812, 2.486066, 2.558088, 2.705519, 2.996335", \
           "2.457110, 2.465496, 2.486616, 2.520113, 2.592720, 2.736882, 3.026983", \
           "2.512908, 2.521540, 2.542676, 2.577118, 2.648659, 2.794747, 3.083412", \
           "2.582999, 2.592617, 2.614537, 2.647872, 2.718457, 2.865556, 3.151302", \
           "2.664291, 2.675273, 2.698346, 2.732165, 2.802362, 2.945852, 3.236828" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.405116, 2.413294, 2.434128, 2.466879, 2.536577, 2.677386, 2.961021", \
           "2.410585, 2.419337, 2.439678, 2.472588, 2.543558, 2.681993, 2.966128", \
           "2.429554, 2.437729, 2.458532, 2.491340, 2.560703, 2.699039, 2.980385", \
           "2.463606, 2.472513, 2.492877, 2.525893, 2.595412, 2.736064, 3.012390", \
           "2.519318, 2.527444, 2.547655, 2.581772, 2.650318, 2.793560, 3.065805", \
           "2.588788, 2.601930, 2.624135, 2.653732, 2.722491, 2.859526, 3.141902", \
           "2.672365, 2.682732, 2.709419, 2.738127, 2.806656, 2.942488, 3.220626" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.563628, 2.571422, 2.593508, 2.626328, 2.698362, 2.843550, 3.132417", \
           "2.569048, 2.577284, 2.598804, 2.631878, 2.704031, 2.849177, 3.137768", \
           "2.587823, 2.596278, 2.617842, 2.651096, 2.723117, 2.870549, 3.161365", \
           "2.622139, 2.630525, 2.651646, 2.685142, 2.757750, 2.901912, 3.192012", \
           "2.677938, 2.686570, 2.707706, 2.742148, 2.813689, 2.959777, 3.248442", \
           "2.748028, 2.757647, 2.779567, 2.812902, 2.883487, 3.030586, 3.316332", \
           "2.829321, 2.840303, 2.863376, 2.897195, 2.967391, 3.110882, 3.401857" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.570145, 2.578324, 2.599158, 2.631908, 2.701607, 2.842415, 3.126051", \
           "2.575614, 2.584367, 2.604707, 2.637618, 2.708588, 2.847023, 3.131158", \
           "2.594583, 2.602759, 2.623562, 2.656370, 2.725733, 2.864069, 3.145415", \
           "2.628636, 2.637542, 2.657907, 2.690922, 2.760441, 2.901094, 3.177419", \
           "2.684348, 2.692474, 2.712685, 2.746802, 2.815347, 2.958590, 3.230835", \
           "2.753818, 2.766959, 2.789164, 2.818762, 2.887520, 3.024556, 3.306932", \
           "2.837395, 2.847761, 2.874448, 2.903157, 2.971685, 3.107517, 3.385656" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.674878, 2.682672, 2.704758, 2.737577, 2.809612, 2.954799, 3.243666", \
           "2.680298, 2.688534, 2.710053, 2.743128, 2.815280, 2.960427, 3.249018", \
           "2.699072, 2.707527, 2.729092, 2.762345, 2.834367, 2.981799, 3.272615", \
           "2.733389, 2.741775, 2.762895, 2.796392, 2.869000, 3.013162, 3.303262", \
           "2.789187, 2.797820, 2.818956, 2.853398, 2.924939, 3.071026, 3.359692", \
           "2.859278, 2.868896, 2.890817, 2.924152, 2.994736, 3.141836, 3.427581", \
           "2.940571, 2.951552, 2.974626, 3.008444, 3.078641, 3.222132, 3.513107" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.681395, 2.689574, 2.710408, 2.743158, 2.812857, 2.953665, 3.237301", \
           "2.686864, 2.695617, 2.715957, 2.748867, 2.819837, 2.958273, 3.242407", \
           "2.705833, 2.714008, 2.734812, 2.767620, 2.836983, 2.975319, 3.256665", \
           "2.739886, 2.748792, 2.769157, 2.802172, 2.871691, 3.012343, 3.288669", \
           "2.795598, 2.803724, 2.823935, 2.858052, 2.926597, 3.069839, 3.342085", \
           "2.865067, 2.878209, 2.900414, 2.930011, 2.998770, 3.135806, 3.418182", \
           "2.948645, 2.959011, 2.985698, 3.014407, 3.082935, 3.218767, 3.496906" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.722850, 0.730643, 0.752730, 0.785549, 0.857584, 1.002771, 1.291638", \
           "0.728270, 0.736506, 0.758025, 0.791100, 0.863252, 1.008399, 1.296990", \
           "0.747044, 0.755499, 0.777064, 0.810317, 0.882339, 1.029771, 1.320587", \
           "0.781361, 0.789747, 0.810867, 0.844364, 0.916971, 1.061133, 1.351234", \
           "0.837159, 0.845791, 0.866927, 0.901369, 0.972911, 1.118998, 1.407663", \
           "0.907250, 0.916868, 0.938789, 0.972124, 1.042708, 1.189808, 1.475553", \
           "0.988542, 0.999524, 1.022598, 1.056416, 1.126613, 1.270104, 1.561079" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.528690, 0.536483, 0.558570, 0.591389, 0.663423, 0.808611, 1.097478", \
           "0.534110, 0.542346, 0.563865, 0.596940, 0.669092, 0.814239, 1.102829", \
           "0.552884, 0.561339, 0.582904, 0.616157, 0.688179, 0.835611, 1.126427", \
           "0.587201, 0.595587, 0.616707, 0.650204, 0.722811, 0.866973, 1.157074", \
           "0.642999, 0.651631, 0.672767, 0.707209, 0.778750, 0.924838, 1.213503", \
           "0.713090, 0.722708, 0.744629, 0.777963, 0.848548, 0.995648, 1.281393", \
           "0.794382, 0.805364, 0.828438, 0.862256, 0.932453, 1.075943, 1.366919" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.794131, 0.802309, 0.823143, 0.855894, 0.925592, 1.066401, 1.350036", \
           "0.799600, 0.808352, 0.828693, 0.861603, 0.932573, 1.071008, 1.355143", \
           "0.818569, 0.826744, 0.847547, 0.880355, 0.949718, 1.088054, 1.369400", \
           "0.852621, 0.861527, 0.881892, 0.914907, 0.984427, 1.125079, 1.401404", \
           "0.908333, 0.916459, 0.936670, 0.970787, 1.039333, 1.182575, 1.454820", \
           "0.977803, 0.990944, 1.013149, 1.042747, 1.111506, 1.248541, 1.530917", \
           "1.061380, 1.071747, 1.098433, 1.127142, 1.195670, 1.331502, 1.609641" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.581707, 0.589886, 0.610720, 0.643470, 0.713169, 0.853977, 1.137613", \
           "0.587176, 0.595929, 0.616269, 0.649180, 0.720150, 0.858585, 1.142719", \
           "0.606145, 0.614320, 0.635124, 0.667932, 0.737295, 0.875631, 1.156977", \
           "0.640198, 0.649104, 0.669469, 0.702484, 0.772003, 0.912655, 1.188981", \
           "0.695910, 0.704036, 0.724247, 0.758364, 0.826909, 0.970151, 1.242397", \
           "0.765380, 0.778521, 0.800726, 0.830324, 0.899082, 1.036118, 1.318494", \
           "0.848957, 0.859323, 0.886010, 0.914719, 0.983247, 1.119079, 1.397218" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044610, 0.044817, 0.045360, 0.046240, 0.048051, 0.051674, 0.058919");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012758, 0.012965, 0.013509, 0.014388, 0.016200, 0.019822, 0.027067");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044610, 0.044817, 0.045360, 0.046240, 0.048051, 0.051674, 0.058919");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012758, 0.012965, 0.013509, 0.014388, 0.016200, 0.019822, 0.027067");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.717339, 1.725133, 1.747219, 1.780038, 1.852073, 1.997261, 2.286128", \
           "1.722759, 1.730995, 1.752514, 1.785589, 1.857742, 2.002888, 2.291479", \
           "1.741533, 1.749988, 1.771553, 1.804807, 1.876828, 2.024260, 2.315076", \
           "1.775850, 1.784236, 1.805356, 1.838853, 1.911461, 2.055623, 2.345723", \
           "1.831649, 1.840281, 1.861417, 1.895859, 1.967400, 2.113488, 2.402153", \
           "1.901739, 1.911358, 1.933278, 1.966613, 2.037198, 2.184297, 2.470043", \
           "1.983032, 1.994014, 2.017087, 2.050906, 2.121102, 2.264593, 2.555568" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.723856, 1.732035, 1.752869, 1.785619, 1.855318, 1.996126, 2.279762", \
           "1.729325, 1.738078, 1.758418, 1.791329, 1.862299, 2.000734, 2.284868", \
           "1.748294, 1.756469, 1.777273, 1.810081, 1.879444, 2.017780, 2.299126", \
           "1.782347, 1.791253, 1.811618, 1.844633, 1.914152, 2.054804, 2.331130", \
           "1.838059, 1.846185, 1.866396, 1.900513, 1.969058, 2.112300, 2.384546", \
           "1.907529, 1.920670, 1.942875, 1.972473, 2.041231, 2.178267, 2.460643", \
           "1.991106, 2.001472, 2.028159, 2.056868, 2.125396, 2.261228, 2.539367" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.829811, 1.837604, 1.859691, 1.892510, 1.964545, 2.109732, 2.398599", \
           "1.835231, 1.843467, 1.864986, 1.898061, 1.970213, 2.115360, 2.403950", \
           "1.854005, 1.862460, 1.884025, 1.917278, 1.989300, 2.136732, 2.427548", \
           "1.888322, 1.896708, 1.917828, 1.951325, 2.023932, 2.168094, 2.458195", \
           "1.944120, 1.952752, 1.973888, 2.008330, 2.079872, 2.225959, 2.514624", \
           "2.014211, 2.023829, 2.045750, 2.079085, 2.149669, 2.296769, 2.582514", \
           "2.095503, 2.106485, 2.129559, 2.163377, 2.233574, 2.377065, 2.668040" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.836328, 1.844507, 1.865340, 1.898091, 1.967789, 2.108598, 2.392234", \
           "1.841797, 1.850549, 1.870890, 1.903800, 1.974770, 2.113206, 2.397340", \
           "1.860766, 1.868941, 1.889744, 1.922552, 1.991916, 2.130251, 2.411597", \
           "1.894818, 1.903725, 1.924090, 1.957105, 2.026624, 2.167276, 2.443602", \
           "1.950530, 1.958656, 1.978867, 2.012984, 2.081530, 2.224772, 2.497017", \
           "2.020000, 2.033142, 2.055347, 2.084944, 2.153703, 2.290738, 2.573114", \
           "2.103578, 2.113944, 2.140631, 2.169340, 2.237868, 2.373700, 2.651838" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.909361, 1.917154, 1.939241, 1.972060, 2.044094, 2.189282, 2.478149", \
           "1.914781, 1.923017, 1.944536, 1.977611, 2.049763, 2.194910, 2.483500", \
           "1.933555, 1.942010, 1.963575, 1.996828, 2.068850, 2.216282, 2.507098", \
           "1.967872, 1.976258, 1.997378, 2.030875, 2.103482, 2.247644, 2.537745", \
           "2.023670, 2.032302, 2.053438, 2.087880, 2.159421, 2.305509, 2.594174", \
           "2.093761, 2.103379, 2.125300, 2.158635, 2.229219, 2.376319, 2.662064", \
           "2.175053, 2.186035, 2.209109, 2.242927, 2.313124, 2.456615, 2.747590" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.915878, 1.924057, 1.944890, 1.977641, 2.047339, 2.188148, 2.471784", \
           "1.921347, 1.930099, 1.950440, 1.983350, 2.054320, 2.192756, 2.476890", \
           "1.940316, 1.948491, 1.969294, 2.002102, 2.071466, 2.209801, 2.491147", \
           "1.974368, 1.983275, 2.003640, 2.036655, 2.106174, 2.246826, 2.523152", \
           "2.030080, 2.038206, 2.058417, 2.092534, 2.161080, 2.304322, 2.576567", \
           "2.099550, 2.112692, 2.134897, 2.164494, 2.233253, 2.370288, 2.652664", \
           "2.183128, 2.193494, 2.220181, 2.248890, 2.317418, 2.453250, 2.731388" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.053788, 2.061582, 2.083669, 2.116488, 2.188522, 2.333710, 2.622577", \
           "2.059209, 2.067445, 2.088964, 2.122038, 2.194191, 2.339338, 2.627928", \
           "2.077983, 2.086438, 2.108002, 2.141256, 2.213277, 2.360709, 2.651525", \
           "2.112299, 2.120686, 2.141806, 2.175303, 2.247910, 2.392072, 2.682173", \
           "2.168098, 2.176730, 2.197866, 2.232308, 2.303849, 2.449937, 2.738602", \
           "2.238189, 2.247807, 2.269727, 2.303062, 2.373647, 2.520746, 2.806492", \
           "2.319481, 2.330463, 2.353536, 2.387355, 2.457551, 2.601042, 2.892018" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.060306, 2.068484, 2.089318, 2.122069, 2.191767, 2.332576, 2.616211", \
           "2.065775, 2.074527, 2.094868, 2.127778, 2.198748, 2.337183, 2.621318", \
           "2.084744, 2.092919, 2.113722, 2.146530, 2.215893, 2.354229, 2.635575", \
           "2.118796, 2.127702, 2.148067, 2.181083, 2.250602, 2.391254, 2.667580", \
           "2.174508, 2.182634, 2.202845, 2.236962, 2.305508, 2.448750, 2.720995", \
           "2.243978, 2.257119, 2.279325, 2.308922, 2.377681, 2.514716, 2.797092", \
           "2.327555, 2.337922, 2.364608, 2.393317, 2.461845, 2.597677, 2.875816" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.266288, 2.274082, 2.296169, 2.328988, 2.401022, 2.546210, 2.835077", \
           "2.271709, 2.279944, 2.301464, 2.334538, 2.406691, 2.551837, 2.840428", \
           "2.290483, 2.298938, 2.320502, 2.353756, 2.425777, 2.573209, 2.864025", \
           "2.324799, 2.333185, 2.354306, 2.387802, 2.460410, 2.604572, 2.894672", \
           "2.380598, 2.389230, 2.410366, 2.444808, 2.516349, 2.662437, 2.951102", \
           "2.450689, 2.460307, 2.482227, 2.515562, 2.586147, 2.733246, 3.018992", \
           "2.531981, 2.542963, 2.566036, 2.599855, 2.670051, 2.813542, 3.104518" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.272806, 2.280984, 2.301818, 2.334569, 2.404267, 2.545076, 2.828711", \
           "2.278275, 2.287027, 2.307367, 2.340278, 2.411248, 2.549683, 2.833818", \
           "2.297244, 2.305419, 2.326222, 2.359030, 2.428393, 2.566729, 2.848075", \
           "2.331296, 2.340202, 2.360567, 2.393582, 2.463101, 2.603754, 2.880079", \
           "2.387008, 2.395134, 2.415345, 2.449462, 2.518007, 2.661250, 2.933495", \
           "2.456478, 2.469619, 2.491824, 2.521422, 2.590180, 2.727216, 3.009592", \
           "2.540055, 2.550422, 2.577108, 2.605817, 2.674345, 2.810177, 3.088316" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.398599, 2.406392, 2.428479, 2.461298, 2.533332, 2.678520, 2.967387", \
           "2.404019, 2.412255, 2.433774, 2.466848, 2.539001, 2.684148, 2.972738", \
           "2.422793, 2.431248, 2.452812, 2.486066, 2.558088, 2.705519, 2.996335", \
           "2.457110, 2.465496, 2.486616, 2.520113, 2.592720, 2.736882, 3.026983", \
           "2.512908, 2.521540, 2.542676, 2.577118, 2.648659, 2.794747, 3.083412", \
           "2.582999, 2.592617, 2.614537, 2.647872, 2.718457, 2.865556, 3.151302", \
           "2.664291, 2.675273, 2.698346, 2.732165, 2.802362, 2.945852, 3.236828" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.405116, 2.413294, 2.434128, 2.466879, 2.536577, 2.677386, 2.961021", \
           "2.410585, 2.419337, 2.439678, 2.472588, 2.543558, 2.681993, 2.966128", \
           "2.429554, 2.437729, 2.458532, 2.491340, 2.560703, 2.699039, 2.980385", \
           "2.463606, 2.472513, 2.492877, 2.525893, 2.595412, 2.736064, 3.012390", \
           "2.519318, 2.527444, 2.547655, 2.581772, 2.650318, 2.793560, 3.065805", \
           "2.588788, 2.601930, 2.624135, 2.653732, 2.722491, 2.859526, 3.141902", \
           "2.672365, 2.682732, 2.709419, 2.738127, 2.806656, 2.942488, 3.220626" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.563628, 2.571422, 2.593508, 2.626328, 2.698362, 2.843550, 3.132417", \
           "2.569048, 2.577284, 2.598804, 2.631878, 2.704031, 2.849177, 3.137768", \
           "2.587823, 2.596278, 2.617842, 2.651096, 2.723117, 2.870549, 3.161365", \
           "2.622139, 2.630525, 2.651646, 2.685142, 2.757750, 2.901912, 3.192012", \
           "2.677938, 2.686570, 2.707706, 2.742148, 2.813689, 2.959777, 3.248442", \
           "2.748028, 2.757647, 2.779567, 2.812902, 2.883487, 3.030586, 3.316332", \
           "2.829321, 2.840303, 2.863376, 2.897195, 2.967391, 3.110882, 3.401857" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.570145, 2.578324, 2.599158, 2.631908, 2.701607, 2.842415, 3.126051", \
           "2.575614, 2.584367, 2.604707, 2.637618, 2.708588, 2.847023, 3.131158", \
           "2.594583, 2.602759, 2.623562, 2.656370, 2.725733, 2.864069, 3.145415", \
           "2.628636, 2.637542, 2.657907, 2.690922, 2.760441, 2.901094, 3.177419", \
           "2.684348, 2.692474, 2.712685, 2.746802, 2.815347, 2.958590, 3.230835", \
           "2.753818, 2.766959, 2.789164, 2.818762, 2.887520, 3.024556, 3.306932", \
           "2.837395, 2.847761, 2.874448, 2.903157, 2.971685, 3.107517, 3.385656" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.674878, 2.682672, 2.704758, 2.737577, 2.809612, 2.954799, 3.243666", \
           "2.680298, 2.688534, 2.710053, 2.743128, 2.815280, 2.960427, 3.249018", \
           "2.699072, 2.707527, 2.729092, 2.762345, 2.834367, 2.981799, 3.272615", \
           "2.733389, 2.741775, 2.762895, 2.796392, 2.869000, 3.013162, 3.303262", \
           "2.789187, 2.797820, 2.818956, 2.853398, 2.924939, 3.071026, 3.359692", \
           "2.859278, 2.868896, 2.890817, 2.924152, 2.994736, 3.141836, 3.427581", \
           "2.940571, 2.951552, 2.974626, 3.008444, 3.078641, 3.222132, 3.513107" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349403, 1.357197, 1.379283, 1.412103, 1.484137, 1.629325, 1.918192", \
           "1.354823, 1.363059, 1.384579, 1.417653, 1.489806, 1.634952, 1.923543", \
           "1.373598, 1.382053, 1.403617, 1.436871, 1.508892, 1.656324, 1.947140", \
           "1.407914, 1.416300, 1.437421, 1.470917, 1.543525, 1.687687, 1.977787", \
           "1.463713, 1.472345, 1.493481, 1.527923, 1.599464, 1.745552, 2.034217", \
           "1.533804, 1.543422, 1.565342, 1.598677, 1.669262, 1.816361, 2.102107", \
           "1.615096, 1.626078, 1.649151, 1.682970, 1.753166, 1.896657, 2.187633" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.681395, 2.689574, 2.710408, 2.743158, 2.812857, 2.953665, 3.237301", \
           "2.686864, 2.695617, 2.715957, 2.748867, 2.819837, 2.958273, 3.242407", \
           "2.705833, 2.714008, 2.734812, 2.767620, 2.836983, 2.975319, 3.256665", \
           "2.739886, 2.748792, 2.769157, 2.802172, 2.871691, 3.012343, 3.288669", \
           "2.795598, 2.803724, 2.823935, 2.858052, 2.926597, 3.069839, 3.342085", \
           "2.865067, 2.878209, 2.900414, 2.930011, 2.998770, 3.135806, 3.418182", \
           "2.948645, 2.959011, 2.985698, 3.014407, 3.082935, 3.218767, 3.496906" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.349479, 1.357658, 1.378492, 1.411242, 1.480940, 1.621749, 1.905385", \
           "1.354948, 1.363701, 1.384041, 1.416951, 1.487921, 1.626357, 1.910491", \
           "1.373917, 1.382092, 1.402896, 1.435704, 1.505067, 1.643403, 1.924749", \
           "1.407970, 1.416876, 1.437241, 1.470256, 1.539775, 1.680427, 1.956753", \
           "1.463682, 1.471807, 1.492019, 1.526136, 1.594681, 1.737923, 2.010169", \
           "1.533151, 1.546293, 1.568498, 1.598095, 1.666854, 1.803889, 2.086266", \
           "1.616729, 1.627095, 1.653782, 1.682491, 1.751019, 1.886851, 2.164990" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.722850, 0.730643, 0.752730, 0.785549, 0.857584, 1.002771, 1.291638", \
           "0.728270, 0.736506, 0.758025, 0.791100, 0.863252, 1.008399, 1.296990", \
           "0.747044, 0.755499, 0.777064, 0.810317, 0.882339, 1.029771, 1.320587", \
           "0.781361, 0.789747, 0.810867, 0.844364, 0.916971, 1.061133, 1.351234", \
           "0.837159, 0.845791, 0.866927, 0.901369, 0.972911, 1.118998, 1.407663", \
           "0.907250, 0.916868, 0.938789, 0.972124, 1.042708, 1.189808, 1.475553", \
           "0.988542, 0.999524, 1.022598, 1.056416, 1.126613, 1.270104, 1.561079" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.528690, 0.536483, 0.558570, 0.591389, 0.663423, 0.808611, 1.097478", \
           "0.534110, 0.542346, 0.563865, 0.596940, 0.669092, 0.814239, 1.102829", \
           "0.552884, 0.561339, 0.582904, 0.616157, 0.688179, 0.835611, 1.126427", \
           "0.587201, 0.595587, 0.616707, 0.650204, 0.722811, 0.866973, 1.157074", \
           "0.642999, 0.651631, 0.672767, 0.707209, 0.778750, 0.924838, 1.213503", \
           "0.713090, 0.722708, 0.744629, 0.777963, 0.848548, 0.995648, 1.281393", \
           "0.794382, 0.805364, 0.828438, 0.862256, 0.932453, 1.075943, 1.366919" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224", \
           "0.036368, 0.050402, 0.092532, 0.157515, 0.297302, 0.568186, 1.113224" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.794131, 0.802309, 0.823143, 0.855894, 0.925592, 1.066401, 1.350036", \
           "0.799600, 0.808352, 0.828693, 0.861603, 0.932573, 1.071008, 1.355143", \
           "0.818569, 0.826744, 0.847547, 0.880355, 0.949718, 1.088054, 1.369400", \
           "0.852621, 0.861527, 0.881892, 0.914907, 0.984427, 1.125079, 1.401404", \
           "0.908333, 0.916459, 0.936670, 0.970787, 1.039333, 1.182575, 1.454820", \
           "0.977803, 0.990944, 1.013149, 1.042747, 1.111506, 1.248541, 1.530917", \
           "1.061380, 1.071747, 1.098433, 1.127142, 1.195670, 1.331502, 1.609641" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.581707, 0.589886, 0.610720, 0.643470, 0.713169, 0.853977, 1.137613", \
           "0.587176, 0.595929, 0.616269, 0.649180, 0.720150, 0.858585, 1.142719", \
           "0.606145, 0.614320, 0.635124, 0.667932, 0.737295, 0.875631, 1.156977", \
           "0.640198, 0.649104, 0.669469, 0.702484, 0.772003, 0.912655, 1.188981", \
           "0.695910, 0.704036, 0.724247, 0.758364, 0.826909, 0.970151, 1.242397", \
           "0.765380, 0.778521, 0.800726, 0.830324, 0.899082, 1.036118, 1.318494", \
           "0.848957, 0.859323, 0.886010, 0.914719, 0.983247, 1.119079, 1.397218" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149", \
           "0.036323, 0.047720, 0.085598, 0.145748, 0.270920, 0.527972, 1.043149" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044610, 0.044817, 0.045360, 0.046240, 0.048051, 0.051674, 0.058919");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012758, 0.012965, 0.013509, 0.014388, 0.016200, 0.019822, 0.027067");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044610, 0.044817, 0.045360, 0.046240, 0.048051, 0.051674, 0.058919");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012758, 0.012965, 0.013509, 0.014388, 0.016200, 0.019822, 0.027067");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.913807, 1.918147, 1.932002, 1.952606, 1.976969, 2.080375, 2.264372", \
           "1.919162, 1.923539, 1.937388, 1.958084, 1.982670, 2.085956, 2.269969", \
           "1.938047, 1.942454, 1.956276, 1.977099, 2.001530, 2.104484, 2.289035", \
           "1.972771, 1.977107, 1.991133, 2.011804, 2.036279, 2.139410, 2.324914", \
           "2.027888, 2.032305, 2.046204, 2.067261, 2.091782, 2.194654, 2.379870", \
           "2.097249, 2.102386, 2.117472, 2.138327, 2.162903, 2.266348, 2.451092", \
           "2.178368, 2.184316, 2.200898, 2.223124, 2.247408, 2.349644, 2.533626" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.918283, 1.922999, 1.937726, 1.958925, 1.983551, 2.086572, 2.267027", \
           "1.923831, 1.928573, 1.943328, 1.964470, 1.988847, 2.091952, 2.272590", \
           "1.942219, 1.946692, 1.961373, 1.982775, 2.007141, 2.110372, 2.291333", \
           "1.977670, 1.982283, 1.997127, 2.018332, 2.043043, 2.146388, 2.326736", \
           "2.032215, 2.037910, 2.051236, 2.072545, 2.096858, 2.201915, 2.380709", \
           "2.100205, 2.106189, 2.123652, 2.144401, 2.168913, 2.273347, 2.452305", \
           "2.184988, 2.193503, 2.210150, 2.232151, 2.257645, 2.358930, 2.539496" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.026278, 2.030619, 2.044474, 2.065077, 2.089440, 2.192846, 2.376843", \
           "2.031634, 2.036010, 2.049860, 2.070556, 2.095142, 2.198428, 2.382440", \
           "2.050518, 2.054926, 2.068748, 2.089570, 2.114001, 2.216956, 2.401506", \
           "2.085243, 2.089578, 2.103605, 2.124276, 2.148751, 2.251882, 2.437385", \
           "2.140360, 2.144776, 2.158676, 2.179733, 2.204254, 2.307125, 2.492341", \
           "2.209720, 2.214858, 2.229943, 2.250799, 2.275375, 2.378819, 2.563563", \
           "2.290840, 2.296787, 2.313369, 2.335595, 2.359880, 2.462116, 2.646098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.030755, 2.035470, 2.050198, 2.071397, 2.096022, 2.199043, 2.379498", \
           "2.036303, 2.041045, 2.055800, 2.076942, 2.101318, 2.204423, 2.385062", \
           "2.054691, 2.059164, 2.073844, 2.095246, 2.119612, 2.222844, 2.403805", \
           "2.090141, 2.094754, 2.109599, 2.130804, 2.155515, 2.258860, 2.439208", \
           "2.144686, 2.150382, 2.163708, 2.185017, 2.209329, 2.314386, 2.493181", \
           "2.212676, 2.218661, 2.236124, 2.256872, 2.281384, 2.385818, 2.564776", \
           "2.297460, 2.305975, 2.322622, 2.344623, 2.370116, 2.471401, 2.651968" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.105828, 2.110169, 2.124024, 2.144627, 2.168990, 2.272396, 2.456393", \
           "2.111184, 2.115560, 2.129410, 2.150106, 2.174692, 2.277978, 2.461990", \
           "2.130068, 2.134476, 2.148298, 2.169120, 2.193551, 2.296506, 2.481056", \
           "2.164793, 2.169128, 2.183155, 2.203826, 2.228301, 2.331432, 2.516935", \
           "2.219910, 2.224326, 2.238226, 2.259283, 2.283804, 2.386675, 2.571891", \
           "2.289270, 2.294408, 2.309493, 2.330349, 2.354925, 2.458369, 2.643113", \
           "2.370390, 2.376337, 2.392919, 2.415145, 2.439430, 2.541666, 2.725648" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.110305, 2.115020, 2.129748, 2.150947, 2.175572, 2.278593, 2.459048", \
           "2.115853, 2.120595, 2.135350, 2.156492, 2.180868, 2.283973, 2.464611", \
           "2.134241, 2.138714, 2.153394, 2.174796, 2.199162, 2.302394, 2.483355", \
           "2.169691, 2.174304, 2.189149, 2.210354, 2.235065, 2.338410, 2.518758", \
           "2.224236, 2.229932, 2.243258, 2.264567, 2.288879, 2.393936, 2.572731", \
           "2.292226, 2.298211, 2.315674, 2.336422, 2.360934, 2.465368, 2.644326", \
           "2.377010, 2.385525, 2.402172, 2.424173, 2.449666, 2.550951, 2.731518" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.250256, 2.254597, 2.268451, 2.289055, 2.313418, 2.416824, 2.600821", \
           "2.255611, 2.259988, 2.273838, 2.294533, 2.319119, 2.422406, 2.606418", \
           "2.274496, 2.278903, 2.292725, 2.313548, 2.337979, 2.440933, 2.625484", \
           "2.309221, 2.313556, 2.327582, 2.348254, 2.372728, 2.475859, 2.661363", \
           "2.364337, 2.368754, 2.382654, 2.403710, 2.428231, 2.531103, 2.716319", \
           "2.433698, 2.438836, 2.453921, 2.474776, 2.499352, 2.602797, 2.787541", \
           "2.514818, 2.520765, 2.537347, 2.559573, 2.583857, 2.686093, 2.870075" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.254732, 2.259448, 2.274176, 2.295374, 2.320000, 2.423021, 2.603476", \
           "2.260281, 2.265022, 2.279778, 2.300920, 2.325296, 2.428401, 2.609039", \
           "2.278669, 2.283142, 2.297822, 2.319224, 2.343590, 2.446821, 2.627783", \
           "2.314119, 2.318732, 2.333576, 2.354782, 2.379493, 2.482838, 2.663186", \
           "2.368664, 2.374359, 2.387685, 2.408994, 2.433307, 2.538364, 2.717158", \
           "2.436654, 2.442638, 2.460101, 2.480850, 2.505362, 2.609796, 2.788754", \
           "2.521437, 2.529953, 2.546600, 2.568601, 2.594094, 2.695379, 2.875945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.462756, 2.467096, 2.480951, 2.501555, 2.525918, 2.629324, 2.813321", \
           "2.468111, 2.472488, 2.486338, 2.507033, 2.531619, 2.634906, 2.818918", \
           "2.486996, 2.491403, 2.505225, 2.526048, 2.550479, 2.653433, 2.837984", \
           "2.521720, 2.526056, 2.540082, 2.560753, 2.585228, 2.688359, 2.873863", \
           "2.576837, 2.581254, 2.595154, 2.616210, 2.640731, 2.743603, 2.928819", \
           "2.646198, 2.651335, 2.666421, 2.687276, 2.711852, 2.815297, 3.000041", \
           "2.727318, 2.733265, 2.749847, 2.772073, 2.796357, 2.898593, 3.082575" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.467232, 2.471948, 2.486675, 2.507874, 2.532500, 2.635521, 2.815976", \
           "2.472781, 2.477522, 2.492277, 2.513420, 2.537796, 2.640901, 2.821539", \
           "2.491168, 2.495641, 2.510322, 2.531724, 2.556090, 2.659321, 2.840283", \
           "2.526619, 2.531232, 2.546076, 2.567281, 2.591992, 2.695337, 2.875686", \
           "2.581164, 2.586859, 2.600185, 2.621494, 2.645807, 2.750864, 2.929658", \
           "2.649154, 2.655138, 2.672601, 2.693350, 2.717862, 2.822296, 3.001254", \
           "2.733937, 2.742453, 2.759099, 2.781100, 2.806594, 2.907879, 3.088445" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.595066, 2.599407, 2.613261, 2.633865, 2.658228, 2.761634, 2.945631", \
           "2.600421, 2.604798, 2.618648, 2.639344, 2.663929, 2.767216, 2.951228", \
           "2.619306, 2.623714, 2.637536, 2.658358, 2.682789, 2.785744, 2.970294", \
           "2.654031, 2.658366, 2.672393, 2.693064, 2.717539, 2.820669, 3.006173", \
           "2.709148, 2.713564, 2.727464, 2.748520, 2.773041, 2.875913, 3.061129", \
           "2.778508, 2.783646, 2.798731, 2.819586, 2.844163, 2.947607, 3.132351", \
           "2.859628, 2.865575, 2.882157, 2.904383, 2.928667, 3.030903, 3.214885" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.599542, 2.604258, 2.618986, 2.640184, 2.664810, 2.767831, 2.948286", \
           "2.605091, 2.609833, 2.624588, 2.645730, 2.670106, 2.773211, 2.953849", \
           "2.623479, 2.627952, 2.642632, 2.664034, 2.688400, 2.791632, 2.972593", \
           "2.658929, 2.663542, 2.678386, 2.699592, 2.724303, 2.827648, 3.007996", \
           "2.713474, 2.719170, 2.732496, 2.753805, 2.778117, 2.883174, 3.061968", \
           "2.781464, 2.787448, 2.804911, 2.825660, 2.850172, 2.954606, 3.133564", \
           "2.866247, 2.874763, 2.891410, 2.913411, 2.938904, 3.040189, 3.220756" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.760096, 2.764436, 2.778291, 2.798895, 2.823258, 2.926664, 3.110661", \
           "2.765451, 2.769828, 2.783678, 2.804373, 2.828959, 2.932245, 3.116258", \
           "2.784336, 2.788743, 2.802565, 2.823388, 2.847819, 2.950773, 3.135324", \
           "2.819060, 2.823396, 2.837422, 2.858093, 2.882568, 2.985699, 3.171203", \
           "2.874177, 2.878594, 2.892494, 2.913550, 2.938071, 3.040943, 3.226159", \
           "2.943538, 2.948675, 2.963761, 2.984616, 3.009192, 3.112637, 3.297381", \
           "3.024657, 3.030605, 3.047187, 3.069413, 3.093697, 3.195933, 3.379915" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.764572, 2.769288, 2.784015, 2.805214, 2.829840, 2.932861, 3.113316", \
           "2.770120, 2.774862, 2.789617, 2.810759, 2.835136, 2.938241, 3.118879", \
           "2.788508, 2.792981, 2.807662, 2.829064, 2.853430, 2.956661, 3.137623", \
           "2.823959, 2.828572, 2.843416, 2.864621, 2.889332, 2.992677, 3.173026", \
           "2.878504, 2.884199, 2.897525, 2.918834, 2.943147, 3.048204, 3.226998", \
           "2.946494, 2.952478, 2.969941, 2.990690, 3.015202, 3.119636, 3.298594", \
           "3.031277, 3.039792, 3.056439, 3.078440, 3.103934, 3.205219, 3.385785" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.871345, 2.875686, 2.889541, 2.910144, 2.934508, 3.037914, 3.221911", \
           "2.876701, 2.881078, 2.894927, 2.915623, 2.940209, 3.043495, 3.227507", \
           "2.895585, 2.899993, 2.913815, 2.934638, 2.959068, 3.062023, 3.246573", \
           "2.930310, 2.934645, 2.948672, 2.969343, 2.993818, 3.096949, 3.282453", \
           "2.985427, 2.989844, 3.003743, 3.024800, 3.049321, 3.152193, 3.337408", \
           "3.054788, 3.059925, 3.075011, 3.095866, 3.120442, 3.223887, 3.408630", \
           "3.135907, 3.141855, 3.158437, 3.180663, 3.204947, 3.307183, 3.491165" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.875822, 2.880537, 2.895265, 2.916464, 2.941090, 3.044110, 3.224566", \
           "2.881370, 2.886112, 2.900867, 2.922009, 2.946385, 3.049490, 3.230129", \
           "2.899758, 2.904231, 2.918911, 2.940314, 2.964680, 3.067911, 3.248872", \
           "2.935208, 2.939821, 2.954666, 2.975871, 3.000582, 3.103927, 3.284275", \
           "2.989753, 2.995449, 3.008775, 3.030084, 3.054396, 3.159453, 3.338248", \
           "3.057743, 3.063728, 3.081191, 3.101940, 3.126451, 3.230885, 3.409844", \
           "3.142527, 3.151042, 3.167689, 3.189690, 3.215183, 3.316468, 3.497035" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.919317, 0.923658, 0.937513, 0.958116, 0.982480, 1.085885, 1.269882", \
           "0.924673, 0.929050, 0.942899, 0.963595, 0.988181, 1.091467, 1.275479", \
           "0.943557, 0.947965, 0.961787, 0.982609, 1.007040, 1.109995, 1.294545", \
           "0.978282, 0.982617, 0.996644, 1.017315, 1.041790, 1.144921, 1.330424", \
           "1.033399, 1.037816, 1.051715, 1.072772, 1.097293, 1.200164, 1.385380", \
           "1.102759, 1.107897, 1.122982, 1.143838, 1.168414, 1.271858, 1.456602", \
           "1.183879, 1.189826, 1.206408, 1.228634, 1.252919, 1.355155, 1.539137" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.608606, 0.612947, 0.626802, 0.647405, 0.671769, 0.775174, 0.959172", \
           "0.613962, 0.618339, 0.632188, 0.652884, 0.677470, 0.780756, 0.964768", \
           "0.632846, 0.637254, 0.651076, 0.671898, 0.696329, 0.799284, 0.983834", \
           "0.667571, 0.671906, 0.685933, 0.706604, 0.731079, 0.834210, 1.019713", \
           "0.722688, 0.727105, 0.741004, 0.762061, 0.786582, 0.889453, 1.074669", \
           "0.792048, 0.797186, 0.812271, 0.833127, 0.857703, 0.961147, 1.145891", \
           "0.873168, 0.879115, 0.895697, 0.917923, 0.942208, 1.044444, 1.228426" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.988557, 0.993273, 1.008001, 1.029199, 1.053825, 1.156846, 1.337301", \
           "0.994106, 0.998847, 1.013602, 1.034745, 1.059121, 1.162226, 1.342864", \
           "1.012494, 1.016966, 1.031647, 1.053049, 1.077415, 1.180646, 1.361608", \
           "1.047944, 1.052557, 1.067401, 1.088607, 1.113318, 1.216663, 1.397011", \
           "1.102489, 1.108184, 1.121510, 1.142819, 1.167132, 1.272189, 1.450983", \
           "1.170479, 1.176463, 1.193926, 1.214675, 1.239187, 1.343621, 1.522579", \
           "1.255262, 1.263778, 1.280424, 1.302426, 1.327919, 1.429204, 1.609770" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.658469, 0.663184, 0.677912, 0.699111, 0.723737, 0.826757, 1.007213", \
           "0.664017, 0.668759, 0.683514, 0.704656, 0.729033, 0.832137, 1.012776", \
           "0.682405, 0.686878, 0.701559, 0.722961, 0.747327, 0.850558, 1.031519", \
           "0.717856, 0.722468, 0.737313, 0.758518, 0.783229, 0.886574, 1.066922", \
           "0.772400, 0.778096, 0.791422, 0.812731, 0.837043, 0.942100, 1.120895", \
           "0.840390, 0.846375, 0.863838, 0.884587, 0.909098, 1.013532, 1.192491", \
           "0.925174, 0.933689, 0.950336, 0.972337, 0.997831, 1.099115, 1.279682" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022240, 0.022266, 0.022357, 0.022499, 0.022667, 0.023379, 0.024621");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006314, 0.006340, 0.006431, 0.006573, 0.006741, 0.007453, 0.008695");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022240, 0.022266, 0.022357, 0.022499, 0.022667, 0.023379, 0.024621");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006314, 0.006340, 0.006431, 0.006573, 0.006741, 0.007453, 0.008695");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.913807, 1.918147, 1.932002, 1.952606, 1.976969, 2.080375, 2.264372", \
           "1.919162, 1.923539, 1.937388, 1.958084, 1.982670, 2.085956, 2.269969", \
           "1.938047, 1.942454, 1.956276, 1.977099, 2.001530, 2.104484, 2.289035", \
           "1.972771, 1.977107, 1.991133, 2.011804, 2.036279, 2.139410, 2.324914", \
           "2.027888, 2.032305, 2.046204, 2.067261, 2.091782, 2.194654, 2.379870", \
           "2.097249, 2.102386, 2.117472, 2.138327, 2.162903, 2.266348, 2.451092", \
           "2.178368, 2.184316, 2.200898, 2.223124, 2.247408, 2.349644, 2.533626" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.918283, 1.922999, 1.937726, 1.958925, 1.983551, 2.086572, 2.267027", \
           "1.923831, 1.928573, 1.943328, 1.964470, 1.988847, 2.091952, 2.272590", \
           "1.942219, 1.946692, 1.961373, 1.982775, 2.007141, 2.110372, 2.291333", \
           "1.977670, 1.982283, 1.997127, 2.018332, 2.043043, 2.146388, 2.326736", \
           "2.032215, 2.037910, 2.051236, 2.072545, 2.096858, 2.201915, 2.380709", \
           "2.100205, 2.106189, 2.123652, 2.144401, 2.168913, 2.273347, 2.452305", \
           "2.184988, 2.193503, 2.210150, 2.232151, 2.257645, 2.358930, 2.539496" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.026278, 2.030619, 2.044474, 2.065077, 2.089440, 2.192846, 2.376843", \
           "2.031634, 2.036010, 2.049860, 2.070556, 2.095142, 2.198428, 2.382440", \
           "2.050518, 2.054926, 2.068748, 2.089570, 2.114001, 2.216956, 2.401506", \
           "2.085243, 2.089578, 2.103605, 2.124276, 2.148751, 2.251882, 2.437385", \
           "2.140360, 2.144776, 2.158676, 2.179733, 2.204254, 2.307125, 2.492341", \
           "2.209720, 2.214858, 2.229943, 2.250799, 2.275375, 2.378819, 2.563563", \
           "2.290840, 2.296787, 2.313369, 2.335595, 2.359880, 2.462116, 2.646098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.030755, 2.035470, 2.050198, 2.071397, 2.096022, 2.199043, 2.379498", \
           "2.036303, 2.041045, 2.055800, 2.076942, 2.101318, 2.204423, 2.385062", \
           "2.054691, 2.059164, 2.073844, 2.095246, 2.119612, 2.222844, 2.403805", \
           "2.090141, 2.094754, 2.109599, 2.130804, 2.155515, 2.258860, 2.439208", \
           "2.144686, 2.150382, 2.163708, 2.185017, 2.209329, 2.314386, 2.493181", \
           "2.212676, 2.218661, 2.236124, 2.256872, 2.281384, 2.385818, 2.564776", \
           "2.297460, 2.305975, 2.322622, 2.344623, 2.370116, 2.471401, 2.651968" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.105828, 2.110169, 2.124024, 2.144627, 2.168990, 2.272396, 2.456393", \
           "2.111184, 2.115560, 2.129410, 2.150106, 2.174692, 2.277978, 2.461990", \
           "2.130068, 2.134476, 2.148298, 2.169120, 2.193551, 2.296506, 2.481056", \
           "2.164793, 2.169128, 2.183155, 2.203826, 2.228301, 2.331432, 2.516935", \
           "2.219910, 2.224326, 2.238226, 2.259283, 2.283804, 2.386675, 2.571891", \
           "2.289270, 2.294408, 2.309493, 2.330349, 2.354925, 2.458369, 2.643113", \
           "2.370390, 2.376337, 2.392919, 2.415145, 2.439430, 2.541666, 2.725648" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.110305, 2.115020, 2.129748, 2.150947, 2.175572, 2.278593, 2.459048", \
           "2.115853, 2.120595, 2.135350, 2.156492, 2.180868, 2.283973, 2.464611", \
           "2.134241, 2.138714, 2.153394, 2.174796, 2.199162, 2.302394, 2.483355", \
           "2.169691, 2.174304, 2.189149, 2.210354, 2.235065, 2.338410, 2.518758", \
           "2.224236, 2.229932, 2.243258, 2.264567, 2.288879, 2.393936, 2.572731", \
           "2.292226, 2.298211, 2.315674, 2.336422, 2.360934, 2.465368, 2.644326", \
           "2.377010, 2.385525, 2.402172, 2.424173, 2.449666, 2.550951, 2.731518" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.250256, 2.254597, 2.268451, 2.289055, 2.313418, 2.416824, 2.600821", \
           "2.255611, 2.259988, 2.273838, 2.294533, 2.319119, 2.422406, 2.606418", \
           "2.274496, 2.278903, 2.292725, 2.313548, 2.337979, 2.440933, 2.625484", \
           "2.309221, 2.313556, 2.327582, 2.348254, 2.372728, 2.475859, 2.661363", \
           "2.364337, 2.368754, 2.382654, 2.403710, 2.428231, 2.531103, 2.716319", \
           "2.433698, 2.438836, 2.453921, 2.474776, 2.499352, 2.602797, 2.787541", \
           "2.514818, 2.520765, 2.537347, 2.559573, 2.583857, 2.686093, 2.870075" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.254732, 2.259448, 2.274176, 2.295374, 2.320000, 2.423021, 2.603476", \
           "2.260281, 2.265022, 2.279778, 2.300920, 2.325296, 2.428401, 2.609039", \
           "2.278669, 2.283142, 2.297822, 2.319224, 2.343590, 2.446821, 2.627783", \
           "2.314119, 2.318732, 2.333576, 2.354782, 2.379493, 2.482838, 2.663186", \
           "2.368664, 2.374359, 2.387685, 2.408994, 2.433307, 2.538364, 2.717158", \
           "2.436654, 2.442638, 2.460101, 2.480850, 2.505362, 2.609796, 2.788754", \
           "2.521437, 2.529953, 2.546600, 2.568601, 2.594094, 2.695379, 2.875945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.462756, 2.467096, 2.480951, 2.501555, 2.525918, 2.629324, 2.813321", \
           "2.468111, 2.472488, 2.486338, 2.507033, 2.531619, 2.634906, 2.818918", \
           "2.486996, 2.491403, 2.505225, 2.526048, 2.550479, 2.653433, 2.837984", \
           "2.521720, 2.526056, 2.540082, 2.560753, 2.585228, 2.688359, 2.873863", \
           "2.576837, 2.581254, 2.595154, 2.616210, 2.640731, 2.743603, 2.928819", \
           "2.646198, 2.651335, 2.666421, 2.687276, 2.711852, 2.815297, 3.000041", \
           "2.727318, 2.733265, 2.749847, 2.772073, 2.796357, 2.898593, 3.082575" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.467232, 2.471948, 2.486675, 2.507874, 2.532500, 2.635521, 2.815976", \
           "2.472781, 2.477522, 2.492277, 2.513420, 2.537796, 2.640901, 2.821539", \
           "2.491168, 2.495641, 2.510322, 2.531724, 2.556090, 2.659321, 2.840283", \
           "2.526619, 2.531232, 2.546076, 2.567281, 2.591992, 2.695337, 2.875686", \
           "2.581164, 2.586859, 2.600185, 2.621494, 2.645807, 2.750864, 2.929658", \
           "2.649154, 2.655138, 2.672601, 2.693350, 2.717862, 2.822296, 3.001254", \
           "2.733937, 2.742453, 2.759099, 2.781100, 2.806594, 2.907879, 3.088445" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.595066, 2.599407, 2.613261, 2.633865, 2.658228, 2.761634, 2.945631", \
           "2.600421, 2.604798, 2.618648, 2.639344, 2.663929, 2.767216, 2.951228", \
           "2.619306, 2.623714, 2.637536, 2.658358, 2.682789, 2.785744, 2.970294", \
           "2.654031, 2.658366, 2.672393, 2.693064, 2.717539, 2.820669, 3.006173", \
           "2.709148, 2.713564, 2.727464, 2.748520, 2.773041, 2.875913, 3.061129", \
           "2.778508, 2.783646, 2.798731, 2.819586, 2.844163, 2.947607, 3.132351", \
           "2.859628, 2.865575, 2.882157, 2.904383, 2.928667, 3.030903, 3.214885" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.599542, 2.604258, 2.618986, 2.640184, 2.664810, 2.767831, 2.948286", \
           "2.605091, 2.609833, 2.624588, 2.645730, 2.670106, 2.773211, 2.953849", \
           "2.623479, 2.627952, 2.642632, 2.664034, 2.688400, 2.791632, 2.972593", \
           "2.658929, 2.663542, 2.678386, 2.699592, 2.724303, 2.827648, 3.007996", \
           "2.713474, 2.719170, 2.732496, 2.753805, 2.778117, 2.883174, 3.061968", \
           "2.781464, 2.787448, 2.804911, 2.825660, 2.850172, 2.954606, 3.133564", \
           "2.866247, 2.874763, 2.891410, 2.913411, 2.938904, 3.040189, 3.220756" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.760096, 2.764436, 2.778291, 2.798895, 2.823258, 2.926664, 3.110661", \
           "2.765451, 2.769828, 2.783678, 2.804373, 2.828959, 2.932245, 3.116258", \
           "2.784336, 2.788743, 2.802565, 2.823388, 2.847819, 2.950773, 3.135324", \
           "2.819060, 2.823396, 2.837422, 2.858093, 2.882568, 2.985699, 3.171203", \
           "2.874177, 2.878594, 2.892494, 2.913550, 2.938071, 3.040943, 3.226159", \
           "2.943538, 2.948675, 2.963761, 2.984616, 3.009192, 3.112637, 3.297381", \
           "3.024657, 3.030605, 3.047187, 3.069413, 3.093697, 3.195933, 3.379915" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.764572, 2.769288, 2.784015, 2.805214, 2.829840, 2.932861, 3.113316", \
           "2.770120, 2.774862, 2.789617, 2.810759, 2.835136, 2.938241, 3.118879", \
           "2.788508, 2.792981, 2.807662, 2.829064, 2.853430, 2.956661, 3.137623", \
           "2.823959, 2.828572, 2.843416, 2.864621, 2.889332, 2.992677, 3.173026", \
           "2.878504, 2.884199, 2.897525, 2.918834, 2.943147, 3.048204, 3.226998", \
           "2.946494, 2.952478, 2.969941, 2.990690, 3.015202, 3.119636, 3.298594", \
           "3.031277, 3.039792, 3.056439, 3.078440, 3.103934, 3.205219, 3.385785" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.871345, 2.875686, 2.889541, 2.910144, 2.934508, 3.037914, 3.221911", \
           "2.876701, 2.881078, 2.894927, 2.915623, 2.940209, 3.043495, 3.227507", \
           "2.895585, 2.899993, 2.913815, 2.934638, 2.959068, 3.062023, 3.246573", \
           "2.930310, 2.934645, 2.948672, 2.969343, 2.993818, 3.096949, 3.282453", \
           "2.985427, 2.989844, 3.003743, 3.024800, 3.049321, 3.152193, 3.337408", \
           "3.054788, 3.059925, 3.075011, 3.095866, 3.120442, 3.223887, 3.408630", \
           "3.135907, 3.141855, 3.158437, 3.180663, 3.204947, 3.307183, 3.491165" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376363, 1.380704, 1.394559, 1.415162, 1.439525, 1.542931, 1.726928", \
           "1.381719, 1.386095, 1.399945, 1.420641, 1.445227, 1.548513, 1.732525", \
           "1.400603, 1.405011, 1.418833, 1.439655, 1.464086, 1.567041, 1.751591", \
           "1.435328, 1.439663, 1.453690, 1.474361, 1.498836, 1.601966, 1.787470", \
           "1.490445, 1.494861, 1.508761, 1.529818, 1.554339, 1.657210, 1.842426", \
           "1.559805, 1.564943, 1.580028, 1.600884, 1.625460, 1.728904, 1.913648", \
           "1.640925, 1.646872, 1.663454, 1.685680, 1.709964, 1.812201, 1.996183" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.875822, 2.880537, 2.895265, 2.916464, 2.941090, 3.044110, 3.224566", \
           "2.881370, 2.886112, 2.900867, 2.922009, 2.946385, 3.049490, 3.230129", \
           "2.899758, 2.904231, 2.918911, 2.940314, 2.964680, 3.067911, 3.248872", \
           "2.935208, 2.939821, 2.954666, 2.975871, 3.000582, 3.103927, 3.284275", \
           "2.989753, 2.995449, 3.008775, 3.030084, 3.054396, 3.159453, 3.338248", \
           "3.057743, 3.063728, 3.081191, 3.101940, 3.126451, 3.230885, 3.409844", \
           "3.142527, 3.151042, 3.167689, 3.189690, 3.215183, 3.316468, 3.497035" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376398, 1.381114, 1.395841, 1.417040, 1.441666, 1.544687, 1.725142", \
           "1.381947, 1.386688, 1.401443, 1.422586, 1.446962, 1.550067, 1.730705", \
           "1.400334, 1.404807, 1.419488, 1.440890, 1.465256, 1.568487, 1.749449", \
           "1.435785, 1.440398, 1.455242, 1.476447, 1.501158, 1.604503, 1.784852", \
           "1.490330, 1.496025, 1.509351, 1.530660, 1.554973, 1.660030, 1.838824", \
           "1.558320, 1.564304, 1.581767, 1.602516, 1.627028, 1.731462, 1.910420", \
           "1.643103, 1.651619, 1.668265, 1.690267, 1.715760, 1.817045, 1.997611" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.919317, 0.923658, 0.937513, 0.958116, 0.982480, 1.085885, 1.269882", \
           "0.924673, 0.929050, 0.942899, 0.963595, 0.988181, 1.091467, 1.275479", \
           "0.943557, 0.947965, 0.961787, 0.982609, 1.007040, 1.109995, 1.294545", \
           "0.978282, 0.982617, 0.996644, 1.017315, 1.041790, 1.144921, 1.330424", \
           "1.033399, 1.037816, 1.051715, 1.072772, 1.097293, 1.200164, 1.385380", \
           "1.102759, 1.107897, 1.122982, 1.143838, 1.168414, 1.271858, 1.456602", \
           "1.183879, 1.189826, 1.206408, 1.228634, 1.252919, 1.355155, 1.539137" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.608606, 0.612947, 0.626802, 0.647405, 0.671769, 0.775174, 0.959172", \
           "0.613962, 0.618339, 0.632188, 0.652884, 0.677470, 0.780756, 0.964768", \
           "0.632846, 0.637254, 0.651076, 0.671898, 0.696329, 0.799284, 0.983834", \
           "0.667571, 0.671906, 0.685933, 0.706604, 0.731079, 0.834210, 1.019713", \
           "0.722688, 0.727105, 0.741004, 0.762061, 0.786582, 0.889453, 1.074669", \
           "0.792048, 0.797186, 0.812271, 0.833127, 0.857703, 0.961147, 1.145891", \
           "0.873168, 0.879115, 0.895697, 0.917923, 0.942208, 1.044444, 1.228426" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187", \
           "0.034129, 0.040232, 0.062814, 0.102976, 0.151313, 0.355264, 0.707187" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.988557, 0.993273, 1.008001, 1.029199, 1.053825, 1.156846, 1.337301", \
           "0.994106, 0.998847, 1.013602, 1.034745, 1.059121, 1.162226, 1.342864", \
           "1.012494, 1.016966, 1.031647, 1.053049, 1.077415, 1.180646, 1.361608", \
           "1.047944, 1.052557, 1.067401, 1.088607, 1.113318, 1.216663, 1.397011", \
           "1.102489, 1.108184, 1.121510, 1.142819, 1.167132, 1.272189, 1.450983", \
           "1.170479, 1.176463, 1.193926, 1.214675, 1.239187, 1.343621, 1.522579", \
           "1.255262, 1.263778, 1.280424, 1.302426, 1.327919, 1.429204, 1.609770" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.658469, 0.663184, 0.677912, 0.699111, 0.723737, 0.826757, 1.007213", \
           "0.664017, 0.668759, 0.683514, 0.704656, 0.729033, 0.832137, 1.012776", \
           "0.682405, 0.686878, 0.701559, 0.722961, 0.747327, 0.850558, 1.031519", \
           "0.717856, 0.722468, 0.737313, 0.758518, 0.783229, 0.886574, 1.066922", \
           "0.772400, 0.778096, 0.791422, 0.812731, 0.837043, 0.942100, 1.120895", \
           "0.840390, 0.846375, 0.863838, 0.884587, 0.909098, 1.013532, 1.192491", \
           "0.925174, 0.933689, 0.950336, 0.972337, 0.997831, 1.099115, 1.279682" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058", \
           "0.036376, 0.042398, 0.064635, 0.100088, 0.147680, 0.340620, 0.681058" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022240, 0.022266, 0.022357, 0.022499, 0.022667, 0.023379, 0.024621");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006314, 0.006340, 0.006431, 0.006573, 0.006741, 0.007453, 0.008695");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022240, 0.022266, 0.022357, 0.022499, 0.022667, 0.023379, 0.024621");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006314, 0.006340, 0.006431, 0.006573, 0.006741, 0.007453, 0.008695");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012675;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.338;
      min_pulse_width_low : 0.296;
      /*min_period : 3.446;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.213071, 1.218618, 1.237408, 1.272105, 1.327108, 1.396155, 1.476709", \
            "1.207524, 1.213071, 1.231861, 1.266558, 1.321561, 1.390608, 1.471162", \
            "1.188734, 1.194281, 1.213071, 1.247768, 1.302771, 1.371818, 1.452372", \
            "1.154033, 1.159580, 1.178370, 1.213066, 1.268069, 1.337116, 1.417670", \
            "1.099030, 1.104577, 1.123367, 1.158063, 1.213066, 1.282113, 1.362667", \
            "1.030031, 1.035578, 1.054368, 1.089064, 1.144067, 1.213114, 1.293668", \
            "0.949431, 0.954977, 0.973767, 1.008464, 1.063467, 1.132514, 1.213068" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.325543, 1.331090, 1.349880, 1.384576, 1.439579, 1.508626, 1.589180", \
            "1.319996, 1.325543, 1.344333, 1.379029, 1.434032, 1.503079, 1.583633", \
            "1.301206, 1.306753, 1.325543, 1.360239, 1.415242, 1.484289, 1.564843", \
            "1.266504, 1.272051, 1.290841, 1.325538, 1.380541, 1.449588, 1.530142", \
            "1.211501, 1.217048, 1.235838, 1.270535, 1.325538, 1.394585, 1.475139", \
            "1.142502, 1.148049, 1.166839, 1.201536, 1.256539, 1.325586, 1.406140", \
            "1.061902, 1.067449, 1.086239, 1.120935, 1.175939, 1.244986, 1.325540" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.405093, 1.410640, 1.429430, 1.464126, 1.519129, 1.588176, 1.668730", \
            "1.399546, 1.405093, 1.423883, 1.458579, 1.513582, 1.582629, 1.663183", \
            "1.380756, 1.386303, 1.405093, 1.439789, 1.494792, 1.563839, 1.644393", \
            "1.346054, 1.351601, 1.370391, 1.405088, 1.460091, 1.529138, 1.609692", \
            "1.291051, 1.296598, 1.315388, 1.350085, 1.405088, 1.474135, 1.554689", \
            "1.222052, 1.227599, 1.246389, 1.281086, 1.336089, 1.405136, 1.485690", \
            "1.141452, 1.146999, 1.165789, 1.200485, 1.255489, 1.324536, 1.405090" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.549521, 1.555068, 1.573858, 1.608554, 1.663557, 1.732604, 1.813158", \
            "1.543974, 1.549521, 1.568311, 1.603007, 1.658010, 1.727057, 1.807611", \
            "1.525184, 1.530731, 1.549521, 1.584217, 1.639220, 1.708267, 1.788821", \
            "1.490482, 1.496029, 1.514819, 1.549515, 1.604519, 1.673565, 1.754119", \
            "1.435479, 1.441026, 1.459816, 1.494513, 1.549516, 1.618563, 1.699117", \
            "1.366480, 1.372027, 1.390817, 1.425513, 1.480516, 1.549563, 1.630117", \
            "1.285880, 1.291427, 1.310217, 1.344913, 1.399916, 1.468963, 1.549517" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.762021, 1.767567, 1.786357, 1.821054, 1.876057, 1.945104, 2.025658", \
            "1.756473, 1.762020, 1.780810, 1.815507, 1.870510, 1.939557, 2.020111", \
            "1.737684, 1.743231, 1.762020, 1.796717, 1.851720, 1.920767, 2.001321", \
            "1.702982, 1.708529, 1.727319, 1.762015, 1.817018, 1.886065, 1.966619", \
            "1.647979, 1.653526, 1.672316, 1.707012, 1.762016, 1.831062, 1.911616", \
            "1.578980, 1.584527, 1.603317, 1.638013, 1.693016, 1.762063, 1.842617", \
            "1.498380, 1.503927, 1.522717, 1.557413, 1.612416, 1.681463, 1.762017" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.894331, 1.899878, 1.918668, 1.953364, 2.008367, 2.077414, 2.157968", \
            "1.888784, 1.894331, 1.913121, 1.947817, 2.002820, 2.071867, 2.152421", \
            "1.869994, 1.875541, 1.894331, 1.929027, 1.984030, 2.053077, 2.133631", \
            "1.835292, 1.840839, 1.859629, 1.894326, 1.949329, 2.018376, 2.098930", \
            "1.780289, 1.785836, 1.804626, 1.839323, 1.894326, 1.963373, 2.043927", \
            "1.711290, 1.716837, 1.735627, 1.770323, 1.825327, 1.894373, 1.974927", \
            "1.630690, 1.636237, 1.655027, 1.689723, 1.744726, 1.813773, 1.894327" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.059360, 2.064907, 2.083697, 2.118394, 2.173397, 2.242444, 2.322998", \
            "2.053813, 2.059360, 2.078150, 2.112847, 2.167850, 2.236897, 2.317451", \
            "2.035023, 2.040570, 2.059360, 2.094057, 2.149060, 2.218107, 2.298661", \
            "2.000322, 2.005869, 2.024659, 2.059355, 2.114358, 2.183405, 2.263959", \
            "1.945319, 1.950866, 1.969656, 2.004352, 2.059355, 2.128402, 2.208956", \
            "1.876320, 1.881867, 1.900657, 1.935353, 1.990356, 2.059403, 2.139957", \
            "1.795720, 1.801267, 1.820057, 1.854753, 1.909756, 1.978803, 2.059357" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.170610, 2.176157, 2.194947, 2.229644, 2.284647, 2.353694, 2.434248", \
            "2.165063, 2.170610, 2.189400, 2.224097, 2.279100, 2.348147, 2.428701", \
            "2.146273, 2.151820, 2.170610, 2.205307, 2.260310, 2.329357, 2.409911", \
            "2.111572, 2.117119, 2.135909, 2.170605, 2.225608, 2.294655, 2.375209", \
            "2.056569, 2.062116, 2.080906, 2.115602, 2.170605, 2.239652, 2.320206", \
            "1.987569, 1.993116, 2.011906, 2.046603, 2.101606, 2.170653, 2.251207", \
            "1.906969, 1.912516, 1.931306, 1.966003, 2.021006, 2.090053, 2.170607" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.213071, 1.218618, 1.237408, 1.272105, 1.327108, 1.396155, 1.476709", \
            "1.207524, 1.213071, 1.231861, 1.266558, 1.321561, 1.390608, 1.471162", \
            "1.188734, 1.194281, 1.213071, 1.247768, 1.302771, 1.371818, 1.452372", \
            "1.154033, 1.159580, 1.178370, 1.213066, 1.268069, 1.337116, 1.417670", \
            "1.099030, 1.104577, 1.123367, 1.158063, 1.213066, 1.282113, 1.362667", \
            "1.030031, 1.035578, 1.054368, 1.089064, 1.144067, 1.213114, 1.293668", \
            "0.949431, 0.954977, 0.973767, 1.008464, 1.063467, 1.132514, 1.213068" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.676135, 1.681682, 1.700472, 1.735168, 1.790171, 1.859218, 1.939772", \
            "1.670588, 1.676135, 1.694925, 1.729621, 1.784624, 1.853671, 1.934225", \
            "1.651798, 1.657345, 1.676135, 1.710831, 1.765834, 1.834881, 1.915435", \
            "1.617096, 1.622643, 1.641433, 1.676130, 1.731133, 1.800180, 1.880734", \
            "1.562093, 1.567640, 1.586430, 1.621127, 1.676130, 1.745177, 1.825731", \
            "1.493094, 1.498641, 1.517431, 1.552127, 1.607131, 1.676177, 1.756731", \
            "1.412494, 1.418041, 1.436831, 1.471527, 1.526531, 1.595577, 1.676131" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.849052, 1.854599, 1.873389, 1.908085, 1.963088, 2.032135, 2.112689", \
            "1.843505, 1.849052, 1.867842, 1.902538, 1.957541, 2.026588, 2.107142", \
            "1.824715, 1.830262, 1.849052, 1.883748, 1.938751, 2.007798, 2.088352", \
            "1.790013, 1.795560, 1.814350, 1.849046, 1.904050, 1.973096, 2.053650", \
            "1.735010, 1.740557, 1.759347, 1.794043, 1.849047, 1.918094, 1.998648", \
            "1.666011, 1.671558, 1.690348, 1.725044, 1.780047, 1.849094, 1.929648", \
            "1.585411, 1.590958, 1.609748, 1.644444, 1.699447, 1.768494, 1.849048" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.961366, 1.966913, 1.985703, 2.020400, 2.075403, 2.144450, 2.225004", \
            "1.955819, 1.961366, 1.980156, 2.014853, 2.069856, 2.138903, 2.219457", \
            "1.937029, 1.942576, 1.961366, 1.996063, 2.051066, 2.120113, 2.200667", \
            "1.902328, 1.907875, 1.926665, 1.961361, 2.016364, 2.085411, 2.165965", \
            "1.847325, 1.852872, 1.871662, 1.906358, 1.961361, 2.030408, 2.110962", \
            "1.778325, 1.783872, 1.802662, 1.837359, 1.892362, 1.961409, 2.041963", \
            "1.697725, 1.703272, 1.722062, 1.756759, 1.811762, 1.880809, 1.961363" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.325543, 1.331090, 1.349880, 1.384576, 1.439579, 1.508626, 1.589180", \
            "1.319996, 1.325543, 1.344333, 1.379029, 1.434032, 1.503079, 1.583633", \
            "1.301206, 1.306753, 1.325543, 1.360239, 1.415242, 1.484289, 1.564843", \
            "1.266504, 1.272051, 1.290841, 1.325538, 1.380541, 1.449588, 1.530142", \
            "1.211501, 1.217048, 1.235838, 1.270535, 1.325538, 1.394585, 1.475139", \
            "1.142502, 1.148049, 1.166839, 1.201536, 1.256539, 1.325586, 1.406140", \
            "1.061902, 1.067449, 1.086239, 1.120935, 1.175939, 1.244986, 1.325540" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.788606, 1.794153, 1.812943, 1.847640, 1.902643, 1.971690, 2.052244", \
            "1.783059, 1.788606, 1.807396, 1.842093, 1.897096, 1.966143, 2.046697", \
            "1.764269, 1.769816, 1.788606, 1.823303, 1.878306, 1.947353, 2.027907", \
            "1.729568, 1.735115, 1.753905, 1.788601, 1.843604, 1.912651, 1.993205", \
            "1.674565, 1.680112, 1.698902, 1.733598, 1.788601, 1.857648, 1.938202", \
            "1.605566, 1.611113, 1.629903, 1.664599, 1.719602, 1.788649, 1.869203", \
            "1.524966, 1.530513, 1.549303, 1.583999, 1.639002, 1.708049, 1.788603" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.961523, 1.967070, 1.985860, 2.020557, 2.075560, 2.144607, 2.225161", \
            "1.955976, 1.961523, 1.980313, 2.015010, 2.070013, 2.139060, 2.219614", \
            "1.937186, 1.942733, 1.961523, 1.996220, 2.051223, 2.120270, 2.200824", \
            "1.902485, 1.908032, 1.926822, 1.961518, 2.016521, 2.085568, 2.166122", \
            "1.847482, 1.853029, 1.871819, 1.906515, 1.961518, 2.030565, 2.111119", \
            "1.778482, 1.784029, 1.802819, 1.837516, 1.892519, 1.961566, 2.042120", \
            "1.697882, 1.703429, 1.722219, 1.756916, 1.811919, 1.880966, 1.961520" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.073838, 2.079385, 2.098175, 2.132871, 2.187874, 2.256921, 2.337475", \
            "2.068291, 2.073838, 2.092628, 2.127324, 2.182327, 2.251374, 2.331928", \
            "2.049501, 2.055048, 2.073838, 2.108534, 2.163537, 2.232584, 2.313138", \
            "2.014799, 2.020346, 2.039136, 2.073833, 2.128836, 2.197883, 2.278437", \
            "1.959796, 1.965343, 1.984133, 2.018830, 2.073833, 2.142880, 2.223434", \
            "1.890797, 1.896344, 1.915134, 1.949830, 2.004834, 2.073880, 2.154434", \
            "1.810197, 1.815744, 1.834534, 1.869230, 1.924233, 1.993280, 2.073834" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.405093, 1.410640, 1.429430, 1.464126, 1.519129, 1.588176, 1.668730", \
            "1.399546, 1.405093, 1.423883, 1.458579, 1.513582, 1.582629, 1.663183", \
            "1.380756, 1.386303, 1.405093, 1.439789, 1.494792, 1.563839, 1.644393", \
            "1.346054, 1.351601, 1.370391, 1.405088, 1.460091, 1.529138, 1.609692", \
            "1.291051, 1.296598, 1.315388, 1.350085, 1.405088, 1.474135, 1.554689", \
            "1.222052, 1.227599, 1.246389, 1.281086, 1.336089, 1.405136, 1.485690", \
            "1.141452, 1.146999, 1.165789, 1.200485, 1.255489, 1.324536, 1.405090" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.868156, 1.873703, 1.892493, 1.927190, 1.982193, 2.051240, 2.131794", \
            "1.862609, 1.868156, 1.886946, 1.921643, 1.976646, 2.045693, 2.126247", \
            "1.843819, 1.849366, 1.868156, 1.902853, 1.957856, 2.026903, 2.107457", \
            "1.809118, 1.814665, 1.833455, 1.868151, 1.923154, 1.992201, 2.072755", \
            "1.754115, 1.759662, 1.778452, 1.813148, 1.868151, 1.937198, 2.017752", \
            "1.685116, 1.690663, 1.709453, 1.744149, 1.799152, 1.868199, 1.948753", \
            "1.604516, 1.610063, 1.628852, 1.663549, 1.718552, 1.787599, 1.868153" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.041073, 2.046620, 2.065410, 2.100107, 2.155110, 2.224157, 2.304711", \
            "2.035526, 2.041073, 2.059863, 2.094560, 2.149563, 2.218610, 2.299164", \
            "2.016736, 2.022283, 2.041073, 2.075770, 2.130773, 2.199820, 2.280374", \
            "1.982035, 1.987582, 2.006372, 2.041068, 2.096071, 2.165118, 2.245672", \
            "1.927032, 1.932579, 1.951369, 1.986065, 2.041068, 2.110115, 2.190669", \
            "1.858032, 1.863579, 1.882369, 1.917066, 1.972069, 2.041116, 2.121670", \
            "1.777432, 1.782979, 1.801769, 1.836466, 1.891469, 1.960516, 2.041070" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.153388, 2.158935, 2.177725, 2.212421, 2.267424, 2.336471, 2.417025", \
            "2.147841, 2.153388, 2.172178, 2.206874, 2.261877, 2.330924, 2.411478", \
            "2.129051, 2.134598, 2.153388, 2.188084, 2.243087, 2.312134, 2.392688", \
            "2.094349, 2.099896, 2.118686, 2.153383, 2.208386, 2.277433, 2.357987", \
            "2.039346, 2.044893, 2.063683, 2.098380, 2.153383, 2.222430, 2.302984", \
            "1.970347, 1.975894, 1.994684, 2.029380, 2.084384, 2.153430, 2.233984", \
            "1.889747, 1.895294, 1.914084, 1.948780, 2.003783, 2.072830, 2.153384" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.549521, 1.555068, 1.573858, 1.608554, 1.663557, 1.732604, 1.813158", \
            "1.543974, 1.549521, 1.568311, 1.603007, 1.658010, 1.727057, 1.807611", \
            "1.525184, 1.530731, 1.549521, 1.584217, 1.639220, 1.708267, 1.788821", \
            "1.490482, 1.496029, 1.514819, 1.549515, 1.604519, 1.673565, 1.754119", \
            "1.435479, 1.441026, 1.459816, 1.494513, 1.549516, 1.618563, 1.699117", \
            "1.366480, 1.372027, 1.390817, 1.425513, 1.480516, 1.549563, 1.630117", \
            "1.285880, 1.291427, 1.310217, 1.344913, 1.399916, 1.468963, 1.549517" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.012584, 2.018131, 2.036921, 2.071617, 2.126621, 2.195668, 2.276222", \
            "2.007037, 2.012584, 2.031374, 2.066070, 2.121074, 2.190121, 2.270675", \
            "1.988247, 1.993794, 2.012584, 2.047281, 2.102284, 2.171331, 2.251885", \
            "1.953546, 1.959093, 1.977882, 2.012579, 2.067582, 2.136629, 2.217183", \
            "1.898543, 1.904090, 1.922880, 1.957576, 2.012579, 2.081626, 2.162180", \
            "1.829543, 1.835090, 1.853880, 1.888577, 1.943580, 2.012627, 2.093181", \
            "1.748943, 1.754490, 1.773280, 1.807977, 1.862980, 1.932027, 2.012581" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.185501, 2.191048, 2.209838, 2.244534, 2.299537, 2.368584, 2.449138", \
            "2.179954, 2.185501, 2.204291, 2.238987, 2.293990, 2.363037, 2.443591", \
            "2.161164, 2.166711, 2.185501, 2.220197, 2.275200, 2.344247, 2.424801", \
            "2.126462, 2.132009, 2.150799, 2.185496, 2.240499, 2.309546, 2.390100", \
            "2.071459, 2.077006, 2.095796, 2.130493, 2.185496, 2.254543, 2.335097", \
            "2.002460, 2.008007, 2.026797, 2.061494, 2.116497, 2.185544, 2.266098", \
            "1.921860, 1.927407, 1.946197, 1.980893, 2.035897, 2.104944, 2.185498" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.297816, 2.303362, 2.322152, 2.356849, 2.411852, 2.480899, 2.561453", \
            "2.292268, 2.297815, 2.316605, 2.351302, 2.406305, 2.475352, 2.555906", \
            "2.273479, 2.279026, 2.297815, 2.332512, 2.387515, 2.456562, 2.537116", \
            "2.238777, 2.244324, 2.263114, 2.297810, 2.352813, 2.421860, 2.502414", \
            "2.183774, 2.189321, 2.208111, 2.242807, 2.297811, 2.366857, 2.447411", \
            "2.114775, 2.120322, 2.139112, 2.173808, 2.228811, 2.297858, 2.378412", \
            "2.034175, 2.039722, 2.058512, 2.093208, 2.148211, 2.217258, 2.297812" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.762021, 1.767567, 1.786357, 1.821054, 1.876057, 1.945104, 2.025658", \
            "1.756473, 1.762020, 1.780810, 1.815507, 1.870510, 1.939557, 2.020111", \
            "1.737684, 1.743231, 1.762020, 1.796717, 1.851720, 1.920767, 2.001321", \
            "1.702982, 1.708529, 1.727319, 1.762015, 1.817018, 1.886065, 1.966619", \
            "1.647979, 1.653526, 1.672316, 1.707012, 1.762016, 1.831062, 1.911616", \
            "1.578980, 1.584527, 1.603317, 1.638013, 1.693016, 1.762063, 1.842617", \
            "1.498380, 1.503927, 1.522717, 1.557413, 1.612416, 1.681463, 1.762017" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.225084, 2.230631, 2.249421, 2.284117, 2.339120, 2.408167, 2.488721", \
            "2.219537, 2.225084, 2.243874, 2.278570, 2.333573, 2.402620, 2.483174", \
            "2.200747, 2.206294, 2.225084, 2.259780, 2.314784, 2.383830, 2.464384", \
            "2.166045, 2.171592, 2.190382, 2.225079, 2.280082, 2.349129, 2.429683", \
            "2.111042, 2.116589, 2.135379, 2.170076, 2.225079, 2.294126, 2.374680", \
            "2.042043, 2.047590, 2.066380, 2.101077, 2.156080, 2.225127, 2.305681", \
            "1.961443, 1.966990, 1.985780, 2.020477, 2.075480, 2.144527, 2.225081" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.398001, 2.403548, 2.422338, 2.457034, 2.512037, 2.581084, 2.661638", \
            "2.392454, 2.398001, 2.416791, 2.451487, 2.506490, 2.575537, 2.656091", \
            "2.373664, 2.379211, 2.398001, 2.432697, 2.487700, 2.556747, 2.637301", \
            "2.338962, 2.344509, 2.363299, 2.397996, 2.452999, 2.522046, 2.602600", \
            "2.283959, 2.289506, 2.308296, 2.342993, 2.397996, 2.467043, 2.547597", \
            "2.214960, 2.220507, 2.239297, 2.273993, 2.328997, 2.398043, 2.478597", \
            "2.134360, 2.139907, 2.158697, 2.193393, 2.248396, 2.317443, 2.397997" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.510315, 2.515862, 2.534652, 2.569349, 2.624352, 2.693399, 2.773953", \
            "2.504768, 2.510315, 2.529105, 2.563802, 2.618805, 2.687852, 2.768406", \
            "2.485978, 2.491525, 2.510315, 2.545012, 2.600015, 2.669062, 2.749616", \
            "2.451277, 2.456824, 2.475614, 2.510310, 2.565313, 2.634360, 2.714914", \
            "2.396274, 2.401821, 2.420611, 2.455307, 2.510310, 2.579357, 2.659911", \
            "2.327275, 2.332822, 2.351612, 2.386308, 2.441311, 2.510358, 2.590912", \
            "2.246675, 2.252222, 2.271011, 2.305708, 2.360711, 2.429758, 2.510312" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.894331, 1.899878, 1.918668, 1.953364, 2.008367, 2.077414, 2.157968", \
            "1.888784, 1.894331, 1.913121, 1.947817, 2.002820, 2.071867, 2.152421", \
            "1.869994, 1.875541, 1.894331, 1.929027, 1.984030, 2.053077, 2.133631", \
            "1.835292, 1.840839, 1.859629, 1.894326, 1.949329, 2.018376, 2.098930", \
            "1.780289, 1.785836, 1.804626, 1.839323, 1.894326, 1.963373, 2.043927", \
            "1.711290, 1.716837, 1.735627, 1.770323, 1.825327, 1.894373, 1.974927", \
            "1.630690, 1.636237, 1.655027, 1.689723, 1.744726, 1.813773, 1.894327" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.357394, 2.362941, 2.381731, 2.416428, 2.471431, 2.540478, 2.621032", \
            "2.351847, 2.357394, 2.376184, 2.410881, 2.465884, 2.534931, 2.615485", \
            "2.333057, 2.338604, 2.357394, 2.392091, 2.447094, 2.516141, 2.596695", \
            "2.298356, 2.303903, 2.322693, 2.357389, 2.412392, 2.481439, 2.561993", \
            "2.243353, 2.248900, 2.267690, 2.302386, 2.357389, 2.426436, 2.506990", \
            "2.174353, 2.179900, 2.198690, 2.233387, 2.288390, 2.357437, 2.437991", \
            "2.093753, 2.099300, 2.118090, 2.152787, 2.207790, 2.276837, 2.357391" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.530311, 2.535858, 2.554648, 2.589344, 2.644348, 2.713394, 2.793948", \
            "2.524764, 2.530311, 2.549101, 2.583797, 2.638801, 2.707847, 2.788401", \
            "2.505974, 2.511521, 2.530311, 2.565007, 2.620011, 2.689057, 2.769611", \
            "2.471272, 2.476819, 2.495609, 2.530306, 2.585309, 2.654356, 2.734910", \
            "2.416270, 2.421817, 2.440606, 2.475303, 2.530306, 2.599353, 2.679907", \
            "2.347270, 2.352817, 2.371607, 2.406304, 2.461307, 2.530354, 2.610908", \
            "2.266670, 2.272217, 2.291007, 2.325704, 2.380707, 2.449754, 2.530308" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.642626, 2.648173, 2.666963, 2.701659, 2.756662, 2.825709, 2.906263", \
            "2.637079, 2.642626, 2.661416, 2.696112, 2.751115, 2.820162, 2.900716", \
            "2.618289, 2.623836, 2.642626, 2.677322, 2.732325, 2.801372, 2.881926", \
            "2.583587, 2.589134, 2.607924, 2.642620, 2.697624, 2.766670, 2.847224", \
            "2.528584, 2.534131, 2.552921, 2.587618, 2.642621, 2.711668, 2.792222", \
            "2.459585, 2.465132, 2.483922, 2.518618, 2.573621, 2.642668, 2.723222", \
            "2.378985, 2.384532, 2.403322, 2.438018, 2.493021, 2.562068, 2.642622" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.059360, 2.064907, 2.083697, 2.118394, 2.173397, 2.242444, 2.322998", \
            "2.053813, 2.059360, 2.078150, 2.112847, 2.167850, 2.236897, 2.317451", \
            "2.035023, 2.040570, 2.059360, 2.094057, 2.149060, 2.218107, 2.298661", \
            "2.000322, 2.005869, 2.024659, 2.059355, 2.114358, 2.183405, 2.263959", \
            "1.945319, 1.950866, 1.969656, 2.004352, 2.059355, 2.128402, 2.208956", \
            "1.876320, 1.881867, 1.900657, 1.935353, 1.990356, 2.059403, 2.139957", \
            "1.795720, 1.801267, 1.820057, 1.854753, 1.909756, 1.978803, 2.059357" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.522424, 2.527971, 2.546761, 2.581457, 2.636460, 2.705507, 2.786061", \
            "2.516877, 2.522424, 2.541214, 2.575910, 2.630913, 2.699960, 2.780514", \
            "2.498087, 2.503634, 2.522424, 2.557120, 2.612123, 2.681170, 2.761724", \
            "2.463385, 2.468932, 2.487722, 2.522419, 2.577422, 2.646469, 2.727023", \
            "2.408382, 2.413929, 2.432719, 2.467416, 2.522419, 2.591466, 2.672020", \
            "2.339383, 2.344930, 2.363720, 2.398417, 2.453420, 2.522467, 2.603021", \
            "2.258783, 2.264330, 2.283120, 2.317816, 2.372820, 2.441866, 2.522420" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.695341, 2.700888, 2.719678, 2.754374, 2.809377, 2.878424, 2.958978", \
            "2.689794, 2.695341, 2.714131, 2.748827, 2.803830, 2.872877, 2.953431", \
            "2.671004, 2.676551, 2.695341, 2.730037, 2.785040, 2.854087, 2.934641", \
            "2.636302, 2.641849, 2.660639, 2.695335, 2.750339, 2.819385, 2.899939", \
            "2.581299, 2.586846, 2.605636, 2.640333, 2.695336, 2.764383, 2.844937", \
            "2.512300, 2.517847, 2.536637, 2.571333, 2.626336, 2.695383, 2.775937", \
            "2.431700, 2.437247, 2.456037, 2.490733, 2.545736, 2.614783, 2.695337" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.807655, 2.813202, 2.831992, 2.866689, 2.921692, 2.990739, 3.071293", \
            "2.802108, 2.807655, 2.826445, 2.861142, 2.916145, 2.985192, 3.065746", \
            "2.783318, 2.788865, 2.807655, 2.842352, 2.897355, 2.966402, 3.046956", \
            "2.748617, 2.754164, 2.772954, 2.807650, 2.862653, 2.931700, 3.012254", \
            "2.693614, 2.699161, 2.717951, 2.752647, 2.807650, 2.876697, 2.957251", \
            "2.624615, 2.630161, 2.648951, 2.683648, 2.738651, 2.807698, 2.888252", \
            "2.544014, 2.549561, 2.568351, 2.603048, 2.658051, 2.727098, 2.807652" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.170610, 2.176157, 2.194947, 2.229644, 2.284647, 2.353694, 2.434248", \
            "2.165063, 2.170610, 2.189400, 2.224097, 2.279100, 2.348147, 2.428701", \
            "2.146273, 2.151820, 2.170610, 2.205307, 2.260310, 2.329357, 2.409911", \
            "2.111572, 2.117119, 2.135909, 2.170605, 2.225608, 2.294655, 2.375209", \
            "2.056569, 2.062116, 2.080906, 2.115602, 2.170605, 2.239652, 2.320206", \
            "1.987569, 1.993116, 2.011906, 2.046603, 2.101606, 2.170653, 2.251207", \
            "1.906969, 1.912516, 1.931306, 1.966003, 2.021006, 2.090053, 2.170607" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.633674, 2.639221, 2.658011, 2.692707, 2.747710, 2.816757, 2.897311", \
            "2.628127, 2.633674, 2.652464, 2.687160, 2.742163, 2.811210, 2.891764", \
            "2.609337, 2.614884, 2.633674, 2.668370, 2.723373, 2.792420, 2.872974", \
            "2.574635, 2.580182, 2.598972, 2.633668, 2.688672, 2.757718, 2.838272", \
            "2.519632, 2.525179, 2.543969, 2.578666, 2.633669, 2.702716, 2.783270", \
            "2.450633, 2.456180, 2.474970, 2.509666, 2.564669, 2.633716, 2.714270", \
            "2.370033, 2.375580, 2.394370, 2.429066, 2.484069, 2.553116, 2.633670" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.806590, 2.812137, 2.830927, 2.865624, 2.920627, 2.989674, 3.070228", \
            "2.801043, 2.806590, 2.825380, 2.860077, 2.915080, 2.984127, 3.064681", \
            "2.782253, 2.787800, 2.806590, 2.841287, 2.896290, 2.965337, 3.045891", \
            "2.747552, 2.753099, 2.771889, 2.806585, 2.861588, 2.930635, 3.011189", \
            "2.692549, 2.698096, 2.716886, 2.751582, 2.806585, 2.875632, 2.956186", \
            "2.623550, 2.629097, 2.647887, 2.682583, 2.737586, 2.806633, 2.887187", \
            "2.542950, 2.548497, 2.567287, 2.601983, 2.656986, 2.726033, 2.806587" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.918905, 2.924452, 2.943242, 2.977938, 3.032942, 3.101988, 3.182542", \
            "2.913358, 2.918905, 2.937695, 2.972391, 3.027395, 3.096441, 3.176995", \
            "2.894568, 2.900115, 2.918905, 2.953601, 3.008605, 3.077651, 3.158205", \
            "2.859866, 2.865413, 2.884203, 2.918900, 2.973903, 3.042950, 3.123504", \
            "2.804864, 2.810411, 2.829201, 2.863897, 2.918900, 2.987947, 3.068501", \
            "2.735864, 2.741411, 2.760201, 2.794898, 2.849901, 2.918948, 2.999502", \
            "2.655264, 2.660811, 2.679601, 2.714298, 2.769301, 2.838348, 2.918902" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.489;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.601;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.681;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.825;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.952;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.038;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.064;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.125;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.144;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.170;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.237;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.237;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.288;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.317;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.335;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.350;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.429;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.446;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.461;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.501;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.574;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.633;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.674;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.786;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.798;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.806;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.909;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.918;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.971;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.082;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.083;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.195;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.176710, 9.176710, 9.176710, 9.176710, 9.176710, 9.176710, 9.176710");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.266441, 9.266441, 9.266441, 9.266441, 9.266441, 9.266441, 9.266441");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.356173, 9.356173, 9.356173, 9.356173, 9.356173, 9.356173, 9.356173");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.445904, 9.445904, 9.445904, 9.445904, 9.445904, 9.445904, 9.445904");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.535635, 9.535635, 9.535635, 9.535635, 9.535635, 9.535635, 9.535635");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.625367, 9.625367, 9.625367, 9.625367, 9.625367, 9.625367, 9.625367");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.715098, 9.715098, 9.715098, 9.715098, 9.715098, 9.715098, 9.715098");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.804829, 9.804829, 9.804829, 9.804829, 9.804829, 9.804829, 9.804829");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.014592, 0.014592, 0.014592, 0.014592, 0.014592, 0.014592, 0.014592");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.722075, 1.722075, 1.722075, 1.722075, 1.722075, 1.722075, 1.722075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003127;
      max_transition : 0.760000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.445373, 0.445313, 0.447769, 0.473234, 0.529405, 0.615470, 0.707730", \
            "0.439997, 0.439937, 0.442393, 0.467858, 0.524029, 0.610094, 0.702354", \
            "0.425315, 0.425256, 0.427712, 0.453177, 0.509348, 0.595413, 0.687673", \
            "0.408813, 0.408753, 0.411210, 0.436675, 0.492846, 0.578911, 0.671171", \
            "0.388138, 0.388079, 0.390535, 0.416000, 0.472171, 0.558236, 0.650496", \
            "0.370679, 0.370619, 0.373076, 0.398541, 0.454711, 0.540776, 0.633037", \
            "0.341946, 0.341887, 0.344343, 0.369808, 0.425979, 0.512044, 0.604304" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.312510, 0.311646, 0.309579, 0.302773, 0.278367, 0.244132, 0.198908", \
            "0.317927, 0.317063, 0.314996, 0.308191, 0.283784, 0.249549, 0.204326", \
            "0.337550, 0.336686, 0.334619, 0.327814, 0.303407, 0.269173, 0.223949", \
            "0.370380, 0.369516, 0.367449, 0.360643, 0.336237, 0.302002, 0.256778", \
            "0.426594, 0.425730, 0.423663, 0.416858, 0.392451, 0.358217, 0.312993", \
            "0.496561, 0.495697, 0.493630, 0.486825, 0.462418, 0.428183, 0.382960", \
            "0.581967, 0.581104, 0.579037, 0.572231, 0.547824, 0.513590, 0.468366" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.307241, 0.306121, 0.303180, 0.297471, 0.272320, 0.235674, 0.184492", \
            "0.312659, 0.311539, 0.308597, 0.302888, 0.277737, 0.241092, 0.189909", \
            "0.332282, 0.331162, 0.328220, 0.322511, 0.297361, 0.260715, 0.209532", \
            "0.365111, 0.363991, 0.361050, 0.355341, 0.330190, 0.293544, 0.242362", \
            "0.421326, 0.420206, 0.417264, 0.411555, 0.386405, 0.349759, 0.298576", \
            "0.491293, 0.490173, 0.487231, 0.481522, 0.456371, 0.419725, 0.368543", \
            "0.576699, 0.575579, 0.572637, 0.566928, 0.541778, 0.505132, 0.453950" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737643, 0.737703, 0.735246, 0.709781, 0.653610, 0.567545, 0.475285", \
            "0.743019, 0.743079, 0.740622, 0.715157, 0.658986, 0.572921, 0.480661", \
            "0.757700, 0.757760, 0.755303, 0.729838, 0.673668, 0.587602, 0.495342", \
            "0.774202, 0.774262, 0.771806, 0.746341, 0.690170, 0.604105, 0.511845", \
            "0.794877, 0.794937, 0.792480, 0.767015, 0.710845, 0.624780, 0.532519", \
            "0.812337, 0.812396, 0.809940, 0.784475, 0.728304, 0.642239, 0.549979", \
            "0.841069, 0.841129, 0.838672, 0.813207, 0.757037, 0.670972, 0.578711" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002873;
      max_transition : 0.760000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298331, 0.303025, 0.319399, 0.350105, 0.399966, 0.465406, 0.543376", \
           "0.292845, 0.297538, 0.313913, 0.344619, 0.394480, 0.459919, 0.537890", \
           "0.274011, 0.278705, 0.295080, 0.325786, 0.375647, 0.441086, 0.519057", \
           "0.239364, 0.244058, 0.260433, 0.291139, 0.341000, 0.406439, 0.484410", \
           "0.184189, 0.188882, 0.205257, 0.235963, 0.285824, 0.351263, 0.429234", \
           "0.112912, 0.117605, 0.133980, 0.164686, 0.214547, 0.279986, 0.357957", \
           "0.029385, 0.034078, 0.050453, 0.081159, 0.131020, 0.196459, 0.274430" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299165, 0.303355, 0.319573, 0.350752, 0.402359, 0.471359, 0.552444", \
           "0.293679, 0.297868, 0.314087, 0.345265, 0.396873, 0.465872, 0.546958", \
           "0.274846, 0.279035, 0.295254, 0.326432, 0.378039, 0.447039, 0.528124", \
           "0.240199, 0.244388, 0.260607, 0.291785, 0.343392, 0.412392, 0.493478", \
           "0.185023, 0.189212, 0.205431, 0.236609, 0.288216, 0.357216, 0.438302", \
           "0.113746, 0.117935, 0.134154, 0.165332, 0.216940, 0.285939, 0.367025", \
           "0.030219, 0.034408, 0.050627, 0.081805, 0.133412, 0.202412, 0.283498" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334527, 0.330083, 0.312649, 0.286622, 0.254832, 0.219219, 0.179071", \
           "0.339913, 0.335469, 0.318035, 0.292007, 0.260218, 0.224604, 0.184457", \
           "0.358743, 0.354299, 0.336865, 0.310838, 0.279048, 0.243435, 0.203288", \
           "0.393426, 0.388982, 0.371548, 0.345520, 0.313731, 0.278117, 0.237970", \
           "0.448608, 0.444164, 0.426730, 0.400702, 0.368913, 0.333299, 0.293152", \
           "0.519895, 0.515451, 0.498017, 0.471990, 0.440200, 0.404587, 0.364439", \
           "0.603378, 0.598934, 0.581499, 0.555472, 0.523683, 0.488069, 0.447922" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.327984, 0.323805, 0.307195, 0.280117, 0.249052, 0.215723, 0.181447", \
           "0.333370, 0.329191, 0.312581, 0.285503, 0.254438, 0.221109, 0.186833", \
           "0.352200, 0.348021, 0.331411, 0.304333, 0.273268, 0.239939, 0.205663", \
           "0.386883, 0.382704, 0.366094, 0.339016, 0.307951, 0.274622, 0.240346", \
           "0.442065, 0.437885, 0.421276, 0.394198, 0.363133, 0.329804, 0.295528", \
           "0.513352, 0.509173, 0.492563, 0.465485, 0.434420, 0.401091, 0.366815", \
           "0.596834, 0.592655, 0.576045, 0.548968, 0.517902, 0.484573, 0.450297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003199;
      max_transition : 0.760000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.396975, 0.401261, 0.418095, 0.449693, 0.501072, 0.570289, 0.657302", \
           "0.391428, 0.395714, 0.412548, 0.444146, 0.495525, 0.564742, 0.651755", \
           "0.372638, 0.376924, 0.393758, 0.425356, 0.476735, 0.545952, 0.632965", \
           "0.337936, 0.342222, 0.359056, 0.390655, 0.442034, 0.511251, 0.598264", \
           "0.282933, 0.287219, 0.304053, 0.335652, 0.387031, 0.456248, 0.543261", \
           "0.213885, 0.218171, 0.235005, 0.266604, 0.317983, 0.387200, 0.474213", \
           "0.133331, 0.137617, 0.154451, 0.186050, 0.237429, 0.306646, 0.393659" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.402695, 0.406375, 0.422381, 0.452936, 0.503955, 0.572444, 0.657787", \
           "0.397148, 0.400828, 0.416834, 0.447389, 0.498408, 0.566897, 0.652240", \
           "0.378358, 0.382038, 0.398044, 0.428599, 0.479619, 0.548107, 0.633450", \
           "0.343657, 0.347336, 0.363342, 0.393898, 0.444917, 0.513406, 0.598749", \
           "0.288654, 0.292333, 0.308339, 0.338895, 0.389914, 0.458403, 0.543746", \
           "0.219606, 0.223285, 0.239291, 0.269847, 0.320866, 0.389355, 0.474698", \
           "0.139052, 0.142731, 0.158737, 0.189293, 0.240312, 0.308801, 0.394144" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.344029, 0.339491, 0.321164, 0.292469, 0.256543, 0.216049, 0.169683", \
           "0.349134, 0.344597, 0.326270, 0.297574, 0.261649, 0.221155, 0.174788", \
           "0.367948, 0.363411, 0.345084, 0.316388, 0.280463, 0.239969, 0.193602", \
           "0.402634, 0.398096, 0.379769, 0.351074, 0.315148, 0.274654, 0.228288", \
           "0.457807, 0.453269, 0.434942, 0.406247, 0.370321, 0.329827, 0.283460", \
           "0.529431, 0.524894, 0.506567, 0.477871, 0.441945, 0.401452, 0.355085", \
           "0.612651, 0.608114, 0.589787, 0.561091, 0.525165, 0.484672, 0.438305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.335382, 0.331196, 0.314490, 0.286270, 0.253644, 0.218758, 0.183261", \
           "0.340488, 0.336302, 0.319596, 0.291376, 0.258750, 0.223864, 0.188367", \
           "0.359302, 0.355116, 0.338410, 0.310190, 0.277564, 0.242678, 0.207181", \
           "0.393987, 0.389801, 0.373095, 0.344875, 0.312249, 0.277363, 0.241866", \
           "0.449160, 0.444974, 0.428268, 0.400048, 0.367422, 0.332536, 0.297039", \
           "0.520785, 0.516598, 0.499892, 0.471673, 0.439047, 0.404160, 0.368664", \
           "0.604005, 0.599819, 0.583113, 0.554893, 0.522267, 0.487380, 0.451884" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.396975, 0.401261, 0.418095, 0.449693, 0.501072, 0.570289, 0.657302", \
           "0.391428, 0.395714, 0.412548, 0.444146, 0.495525, 0.564742, 0.651755", \
           "0.372638, 0.376924, 0.393758, 0.425356, 0.476735, 0.545952, 0.632965", \
           "0.337936, 0.342222, 0.359056, 0.390655, 0.442034, 0.511251, 0.598264", \
           "0.282933, 0.287219, 0.304053, 0.335652, 0.387031, 0.456248, 0.543261", \
           "0.213885, 0.218171, 0.235005, 0.266604, 0.317983, 0.387200, 0.474213", \
           "0.133331, 0.137617, 0.154451, 0.186050, 0.237429, 0.306646, 0.393659" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.402695, 0.406375, 0.422381, 0.452936, 0.503955, 0.572444, 0.657787", \
           "0.397148, 0.400828, 0.416834, 0.447389, 0.498408, 0.566897, 0.652240", \
           "0.378358, 0.382038, 0.398044, 0.428599, 0.479619, 0.548107, 0.633450", \
           "0.343657, 0.347336, 0.363342, 0.393898, 0.444917, 0.513406, 0.598749", \
           "0.288654, 0.292333, 0.308339, 0.338895, 0.389914, 0.458403, 0.543746", \
           "0.219606, 0.223285, 0.239291, 0.269847, 0.320866, 0.389355, 0.474698", \
           "0.139052, 0.142731, 0.158737, 0.189293, 0.240312, 0.308801, 0.394144" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.344029, 0.339491, 0.321164, 0.292469, 0.256543, 0.216049, 0.169683", \
           "0.349134, 0.344597, 0.326270, 0.297574, 0.261649, 0.221155, 0.174788", \
           "0.367948, 0.363411, 0.345084, 0.316388, 0.280463, 0.239969, 0.193602", \
           "0.402634, 0.398096, 0.379769, 0.351074, 0.315148, 0.274654, 0.228288", \
           "0.457807, 0.453269, 0.434942, 0.406247, 0.370321, 0.329827, 0.283460", \
           "0.529431, 0.524894, 0.506567, 0.477871, 0.441945, 0.401452, 0.355085", \
           "0.612651, 0.608114, 0.589787, 0.561091, 0.525165, 0.484672, 0.438305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.335382, 0.331196, 0.314490, 0.286270, 0.253644, 0.218758, 0.183261", \
           "0.340488, 0.336302, 0.319596, 0.291376, 0.258750, 0.223864, 0.188367", \
           "0.359302, 0.355116, 0.338410, 0.310190, 0.277564, 0.242678, 0.207181", \
           "0.393987, 0.389801, 0.373095, 0.344875, 0.312249, 0.277363, 0.241866", \
           "0.449160, 0.444974, 0.428268, 0.400048, 0.367422, 0.332536, 0.297039", \
           "0.520785, 0.516598, 0.499892, 0.471673, 0.439047, 0.404160, 0.368664", \
           "0.604005, 0.599819, 0.583113, 0.554893, 0.522267, 0.487380, 0.451884" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004008;
      max_transition : 0.760000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.125343, 0.130624, 0.147639, 0.178826, 0.228339, 0.296298, 0.383057", \
           "0.120573, 0.125853, 0.142869, 0.174056, 0.223568, 0.291528, 0.378287", \
           "0.104414, 0.109694, 0.126709, 0.157896, 0.207409, 0.275368, 0.362127", \
           "0.074570, 0.079851, 0.096866, 0.128053, 0.177565, 0.245525, 0.332284", \
           "0.027268, 0.032548, 0.049563, 0.080751, 0.130263, 0.198222, 0.284981", \
           "0.000000, 0.000000, 0.000000, 0.021369, 0.070882, 0.138841, 0.225600", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.001605, 0.069564, 0.156323" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.145748, 0.151888, 0.171673, 0.207937, 0.265510, 0.344533, 0.445415", \
           "0.140201, 0.146341, 0.166126, 0.202390, 0.259963, 0.338985, 0.439868", \
           "0.121411, 0.127551, 0.147336, 0.183601, 0.241173, 0.320196, 0.421078", \
           "0.086710, 0.092850, 0.112635, 0.148899, 0.206471, 0.285494, 0.386376", \
           "0.031707, 0.037847, 0.057632, 0.093896, 0.151469, 0.230491, 0.331374", \
           "0.000000, 0.000000, 0.000000, 0.024848, 0.082420, 0.161443, 0.262325", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.001866, 0.080889, 0.181771" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.384529, 0.378195, 0.358179, 0.321575, 0.269944, 0.207642, 0.135192", \
           "0.389945, 0.383610, 0.363594, 0.326991, 0.275359, 0.213058, 0.140608", \
           "0.408753, 0.402419, 0.382403, 0.345799, 0.294168, 0.231867, 0.159417", \
           "0.443472, 0.437138, 0.417122, 0.380518, 0.328887, 0.266585, 0.194135", \
           "0.498709, 0.492374, 0.472358, 0.435755, 0.384123, 0.321822, 0.249372", \
           "0.570069, 0.563735, 0.543719, 0.507115, 0.455484, 0.393183, 0.320733", \
           "0.653799, 0.647465, 0.627449, 0.590845, 0.539214, 0.476912, 0.404462" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367779, 0.361647, 0.341863, 0.305638, 0.250029, 0.183151, 0.107299", \
           "0.373194, 0.367063, 0.347279, 0.311053, 0.255444, 0.188567, 0.112715", \
           "0.392003, 0.385872, 0.366088, 0.329862, 0.274253, 0.207375, 0.131524", \
           "0.426722, 0.420590, 0.400806, 0.364581, 0.308972, 0.242094, 0.166242", \
           "0.481958, 0.475827, 0.456043, 0.419817, 0.364208, 0.297330, 0.221479", \
           "0.553319, 0.547188, 0.527404, 0.491178, 0.435569, 0.368691, 0.292840", \
           "0.637049, 0.630918, 0.611133, 0.574908, 0.519299, 0.452421, 0.376569" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030215, 0.030215, 0.030215, 0.030215, 0.030215, 0.030215, 0.030215");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012675;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.338;
      min_pulse_width_low : 0.296;
      /*min_period : 3.446;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.346977, 0.352524, 0.371313, 0.406015, 0.461018, 0.530066, 0.610620");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265, 0.090265");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.417848, 0.423395, 0.442185, 0.476886, 0.531889, 0.600937, 0.681491");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758, 0.082758");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.213071, 1.218618, 1.237408, 1.272105, 1.327108, 1.396155, 1.476709", \
            "1.207524, 1.213071, 1.231861, 1.266558, 1.321561, 1.390608, 1.471162", \
            "1.188734, 1.194281, 1.213071, 1.247768, 1.302771, 1.371818, 1.452372", \
            "1.154033, 1.159580, 1.178370, 1.213066, 1.268069, 1.337116, 1.417670", \
            "1.099030, 1.104577, 1.123367, 1.158063, 1.213066, 1.282113, 1.362667", \
            "1.030031, 1.035578, 1.054368, 1.089064, 1.144067, 1.213114, 1.293668", \
            "0.949431, 0.954977, 0.973767, 1.008464, 1.063467, 1.132514, 1.213068" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.325543, 1.331090, 1.349880, 1.384576, 1.439579, 1.508626, 1.589180", \
            "1.319996, 1.325543, 1.344333, 1.379029, 1.434032, 1.503079, 1.583633", \
            "1.301206, 1.306753, 1.325543, 1.360239, 1.415242, 1.484289, 1.564843", \
            "1.266504, 1.272051, 1.290841, 1.325538, 1.380541, 1.449588, 1.530142", \
            "1.211501, 1.217048, 1.235838, 1.270535, 1.325538, 1.394585, 1.475139", \
            "1.142502, 1.148049, 1.166839, 1.201536, 1.256539, 1.325586, 1.406140", \
            "1.061902, 1.067449, 1.086239, 1.120935, 1.175939, 1.244986, 1.325540" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.405093, 1.410640, 1.429430, 1.464126, 1.519129, 1.588176, 1.668730", \
            "1.399546, 1.405093, 1.423883, 1.458579, 1.513582, 1.582629, 1.663183", \
            "1.380756, 1.386303, 1.405093, 1.439789, 1.494792, 1.563839, 1.644393", \
            "1.346054, 1.351601, 1.370391, 1.405088, 1.460091, 1.529138, 1.609692", \
            "1.291051, 1.296598, 1.315388, 1.350085, 1.405088, 1.474135, 1.554689", \
            "1.222052, 1.227599, 1.246389, 1.281086, 1.336089, 1.405136, 1.485690", \
            "1.141452, 1.146999, 1.165789, 1.200485, 1.255489, 1.324536, 1.405090" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.549521, 1.555068, 1.573858, 1.608554, 1.663557, 1.732604, 1.813158", \
            "1.543974, 1.549521, 1.568311, 1.603007, 1.658010, 1.727057, 1.807611", \
            "1.525184, 1.530731, 1.549521, 1.584217, 1.639220, 1.708267, 1.788821", \
            "1.490482, 1.496029, 1.514819, 1.549515, 1.604519, 1.673565, 1.754119", \
            "1.435479, 1.441026, 1.459816, 1.494513, 1.549516, 1.618563, 1.699117", \
            "1.366480, 1.372027, 1.390817, 1.425513, 1.480516, 1.549563, 1.630117", \
            "1.285880, 1.291427, 1.310217, 1.344913, 1.399916, 1.468963, 1.549517" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.762021, 1.767567, 1.786357, 1.821054, 1.876057, 1.945104, 2.025658", \
            "1.756473, 1.762020, 1.780810, 1.815507, 1.870510, 1.939557, 2.020111", \
            "1.737684, 1.743231, 1.762020, 1.796717, 1.851720, 1.920767, 2.001321", \
            "1.702982, 1.708529, 1.727319, 1.762015, 1.817018, 1.886065, 1.966619", \
            "1.647979, 1.653526, 1.672316, 1.707012, 1.762016, 1.831062, 1.911616", \
            "1.578980, 1.584527, 1.603317, 1.638013, 1.693016, 1.762063, 1.842617", \
            "1.498380, 1.503927, 1.522717, 1.557413, 1.612416, 1.681463, 1.762017" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.894331, 1.899878, 1.918668, 1.953364, 2.008367, 2.077414, 2.157968", \
            "1.888784, 1.894331, 1.913121, 1.947817, 2.002820, 2.071867, 2.152421", \
            "1.869994, 1.875541, 1.894331, 1.929027, 1.984030, 2.053077, 2.133631", \
            "1.835292, 1.840839, 1.859629, 1.894326, 1.949329, 2.018376, 2.098930", \
            "1.780289, 1.785836, 1.804626, 1.839323, 1.894326, 1.963373, 2.043927", \
            "1.711290, 1.716837, 1.735627, 1.770323, 1.825327, 1.894373, 1.974927", \
            "1.630690, 1.636237, 1.655027, 1.689723, 1.744726, 1.813773, 1.894327" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.059360, 2.064907, 2.083697, 2.118394, 2.173397, 2.242444, 2.322998", \
            "2.053813, 2.059360, 2.078150, 2.112847, 2.167850, 2.236897, 2.317451", \
            "2.035023, 2.040570, 2.059360, 2.094057, 2.149060, 2.218107, 2.298661", \
            "2.000322, 2.005869, 2.024659, 2.059355, 2.114358, 2.183405, 2.263959", \
            "1.945319, 1.950866, 1.969656, 2.004352, 2.059355, 2.128402, 2.208956", \
            "1.876320, 1.881867, 1.900657, 1.935353, 1.990356, 2.059403, 2.139957", \
            "1.795720, 1.801267, 1.820057, 1.854753, 1.909756, 1.978803, 2.059357" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.170610, 2.176157, 2.194947, 2.229644, 2.284647, 2.353694, 2.434248", \
            "2.165063, 2.170610, 2.189400, 2.224097, 2.279100, 2.348147, 2.428701", \
            "2.146273, 2.151820, 2.170610, 2.205307, 2.260310, 2.329357, 2.409911", \
            "2.111572, 2.117119, 2.135909, 2.170605, 2.225608, 2.294655, 2.375209", \
            "2.056569, 2.062116, 2.080906, 2.115602, 2.170605, 2.239652, 2.320206", \
            "1.987569, 1.993116, 2.011906, 2.046603, 2.101606, 2.170653, 2.251207", \
            "1.906969, 1.912516, 1.931306, 1.966003, 2.021006, 2.090053, 2.170607" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.213071, 1.218618, 1.237408, 1.272105, 1.327108, 1.396155, 1.476709", \
            "1.207524, 1.213071, 1.231861, 1.266558, 1.321561, 1.390608, 1.471162", \
            "1.188734, 1.194281, 1.213071, 1.247768, 1.302771, 1.371818, 1.452372", \
            "1.154033, 1.159580, 1.178370, 1.213066, 1.268069, 1.337116, 1.417670", \
            "1.099030, 1.104577, 1.123367, 1.158063, 1.213066, 1.282113, 1.362667", \
            "1.030031, 1.035578, 1.054368, 1.089064, 1.144067, 1.213114, 1.293668", \
            "0.949431, 0.954977, 0.973767, 1.008464, 1.063467, 1.132514, 1.213068" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.676135, 1.681682, 1.700472, 1.735168, 1.790171, 1.859218, 1.939772", \
            "1.670588, 1.676135, 1.694925, 1.729621, 1.784624, 1.853671, 1.934225", \
            "1.651798, 1.657345, 1.676135, 1.710831, 1.765834, 1.834881, 1.915435", \
            "1.617096, 1.622643, 1.641433, 1.676130, 1.731133, 1.800180, 1.880734", \
            "1.562093, 1.567640, 1.586430, 1.621127, 1.676130, 1.745177, 1.825731", \
            "1.493094, 1.498641, 1.517431, 1.552127, 1.607131, 1.676177, 1.756731", \
            "1.412494, 1.418041, 1.436831, 1.471527, 1.526531, 1.595577, 1.676131" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.849052, 1.854599, 1.873389, 1.908085, 1.963088, 2.032135, 2.112689", \
            "1.843505, 1.849052, 1.867842, 1.902538, 1.957541, 2.026588, 2.107142", \
            "1.824715, 1.830262, 1.849052, 1.883748, 1.938751, 2.007798, 2.088352", \
            "1.790013, 1.795560, 1.814350, 1.849046, 1.904050, 1.973096, 2.053650", \
            "1.735010, 1.740557, 1.759347, 1.794043, 1.849047, 1.918094, 1.998648", \
            "1.666011, 1.671558, 1.690348, 1.725044, 1.780047, 1.849094, 1.929648", \
            "1.585411, 1.590958, 1.609748, 1.644444, 1.699447, 1.768494, 1.849048" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.961366, 1.966913, 1.985703, 2.020400, 2.075403, 2.144450, 2.225004", \
            "1.955819, 1.961366, 1.980156, 2.014853, 2.069856, 2.138903, 2.219457", \
            "1.937029, 1.942576, 1.961366, 1.996063, 2.051066, 2.120113, 2.200667", \
            "1.902328, 1.907875, 1.926665, 1.961361, 2.016364, 2.085411, 2.165965", \
            "1.847325, 1.852872, 1.871662, 1.906358, 1.961361, 2.030408, 2.110962", \
            "1.778325, 1.783872, 1.802662, 1.837359, 1.892362, 1.961409, 2.041963", \
            "1.697725, 1.703272, 1.722062, 1.756759, 1.811762, 1.880809, 1.961363" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.325543, 1.331090, 1.349880, 1.384576, 1.439579, 1.508626, 1.589180", \
            "1.319996, 1.325543, 1.344333, 1.379029, 1.434032, 1.503079, 1.583633", \
            "1.301206, 1.306753, 1.325543, 1.360239, 1.415242, 1.484289, 1.564843", \
            "1.266504, 1.272051, 1.290841, 1.325538, 1.380541, 1.449588, 1.530142", \
            "1.211501, 1.217048, 1.235838, 1.270535, 1.325538, 1.394585, 1.475139", \
            "1.142502, 1.148049, 1.166839, 1.201536, 1.256539, 1.325586, 1.406140", \
            "1.061902, 1.067449, 1.086239, 1.120935, 1.175939, 1.244986, 1.325540" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.788606, 1.794153, 1.812943, 1.847640, 1.902643, 1.971690, 2.052244", \
            "1.783059, 1.788606, 1.807396, 1.842093, 1.897096, 1.966143, 2.046697", \
            "1.764269, 1.769816, 1.788606, 1.823303, 1.878306, 1.947353, 2.027907", \
            "1.729568, 1.735115, 1.753905, 1.788601, 1.843604, 1.912651, 1.993205", \
            "1.674565, 1.680112, 1.698902, 1.733598, 1.788601, 1.857648, 1.938202", \
            "1.605566, 1.611113, 1.629903, 1.664599, 1.719602, 1.788649, 1.869203", \
            "1.524966, 1.530513, 1.549303, 1.583999, 1.639002, 1.708049, 1.788603" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.961523, 1.967070, 1.985860, 2.020557, 2.075560, 2.144607, 2.225161", \
            "1.955976, 1.961523, 1.980313, 2.015010, 2.070013, 2.139060, 2.219614", \
            "1.937186, 1.942733, 1.961523, 1.996220, 2.051223, 2.120270, 2.200824", \
            "1.902485, 1.908032, 1.926822, 1.961518, 2.016521, 2.085568, 2.166122", \
            "1.847482, 1.853029, 1.871819, 1.906515, 1.961518, 2.030565, 2.111119", \
            "1.778482, 1.784029, 1.802819, 1.837516, 1.892519, 1.961566, 2.042120", \
            "1.697882, 1.703429, 1.722219, 1.756916, 1.811919, 1.880966, 1.961520" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.073838, 2.079385, 2.098175, 2.132871, 2.187874, 2.256921, 2.337475", \
            "2.068291, 2.073838, 2.092628, 2.127324, 2.182327, 2.251374, 2.331928", \
            "2.049501, 2.055048, 2.073838, 2.108534, 2.163537, 2.232584, 2.313138", \
            "2.014799, 2.020346, 2.039136, 2.073833, 2.128836, 2.197883, 2.278437", \
            "1.959796, 1.965343, 1.984133, 2.018830, 2.073833, 2.142880, 2.223434", \
            "1.890797, 1.896344, 1.915134, 1.949830, 2.004834, 2.073880, 2.154434", \
            "1.810197, 1.815744, 1.834534, 1.869230, 1.924233, 1.993280, 2.073834" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.405093, 1.410640, 1.429430, 1.464126, 1.519129, 1.588176, 1.668730", \
            "1.399546, 1.405093, 1.423883, 1.458579, 1.513582, 1.582629, 1.663183", \
            "1.380756, 1.386303, 1.405093, 1.439789, 1.494792, 1.563839, 1.644393", \
            "1.346054, 1.351601, 1.370391, 1.405088, 1.460091, 1.529138, 1.609692", \
            "1.291051, 1.296598, 1.315388, 1.350085, 1.405088, 1.474135, 1.554689", \
            "1.222052, 1.227599, 1.246389, 1.281086, 1.336089, 1.405136, 1.485690", \
            "1.141452, 1.146999, 1.165789, 1.200485, 1.255489, 1.324536, 1.405090" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.868156, 1.873703, 1.892493, 1.927190, 1.982193, 2.051240, 2.131794", \
            "1.862609, 1.868156, 1.886946, 1.921643, 1.976646, 2.045693, 2.126247", \
            "1.843819, 1.849366, 1.868156, 1.902853, 1.957856, 2.026903, 2.107457", \
            "1.809118, 1.814665, 1.833455, 1.868151, 1.923154, 1.992201, 2.072755", \
            "1.754115, 1.759662, 1.778452, 1.813148, 1.868151, 1.937198, 2.017752", \
            "1.685116, 1.690663, 1.709453, 1.744149, 1.799152, 1.868199, 1.948753", \
            "1.604516, 1.610063, 1.628852, 1.663549, 1.718552, 1.787599, 1.868153" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.041073, 2.046620, 2.065410, 2.100107, 2.155110, 2.224157, 2.304711", \
            "2.035526, 2.041073, 2.059863, 2.094560, 2.149563, 2.218610, 2.299164", \
            "2.016736, 2.022283, 2.041073, 2.075770, 2.130773, 2.199820, 2.280374", \
            "1.982035, 1.987582, 2.006372, 2.041068, 2.096071, 2.165118, 2.245672", \
            "1.927032, 1.932579, 1.951369, 1.986065, 2.041068, 2.110115, 2.190669", \
            "1.858032, 1.863579, 1.882369, 1.917066, 1.972069, 2.041116, 2.121670", \
            "1.777432, 1.782979, 1.801769, 1.836466, 1.891469, 1.960516, 2.041070" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.153388, 2.158935, 2.177725, 2.212421, 2.267424, 2.336471, 2.417025", \
            "2.147841, 2.153388, 2.172178, 2.206874, 2.261877, 2.330924, 2.411478", \
            "2.129051, 2.134598, 2.153388, 2.188084, 2.243087, 2.312134, 2.392688", \
            "2.094349, 2.099896, 2.118686, 2.153383, 2.208386, 2.277433, 2.357987", \
            "2.039346, 2.044893, 2.063683, 2.098380, 2.153383, 2.222430, 2.302984", \
            "1.970347, 1.975894, 1.994684, 2.029380, 2.084384, 2.153430, 2.233984", \
            "1.889747, 1.895294, 1.914084, 1.948780, 2.003783, 2.072830, 2.153384" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.549521, 1.555068, 1.573858, 1.608554, 1.663557, 1.732604, 1.813158", \
            "1.543974, 1.549521, 1.568311, 1.603007, 1.658010, 1.727057, 1.807611", \
            "1.525184, 1.530731, 1.549521, 1.584217, 1.639220, 1.708267, 1.788821", \
            "1.490482, 1.496029, 1.514819, 1.549515, 1.604519, 1.673565, 1.754119", \
            "1.435479, 1.441026, 1.459816, 1.494513, 1.549516, 1.618563, 1.699117", \
            "1.366480, 1.372027, 1.390817, 1.425513, 1.480516, 1.549563, 1.630117", \
            "1.285880, 1.291427, 1.310217, 1.344913, 1.399916, 1.468963, 1.549517" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.012584, 2.018131, 2.036921, 2.071617, 2.126621, 2.195668, 2.276222", \
            "2.007037, 2.012584, 2.031374, 2.066070, 2.121074, 2.190121, 2.270675", \
            "1.988247, 1.993794, 2.012584, 2.047281, 2.102284, 2.171331, 2.251885", \
            "1.953546, 1.959093, 1.977882, 2.012579, 2.067582, 2.136629, 2.217183", \
            "1.898543, 1.904090, 1.922880, 1.957576, 2.012579, 2.081626, 2.162180", \
            "1.829543, 1.835090, 1.853880, 1.888577, 1.943580, 2.012627, 2.093181", \
            "1.748943, 1.754490, 1.773280, 1.807977, 1.862980, 1.932027, 2.012581" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.185501, 2.191048, 2.209838, 2.244534, 2.299537, 2.368584, 2.449138", \
            "2.179954, 2.185501, 2.204291, 2.238987, 2.293990, 2.363037, 2.443591", \
            "2.161164, 2.166711, 2.185501, 2.220197, 2.275200, 2.344247, 2.424801", \
            "2.126462, 2.132009, 2.150799, 2.185496, 2.240499, 2.309546, 2.390100", \
            "2.071459, 2.077006, 2.095796, 2.130493, 2.185496, 2.254543, 2.335097", \
            "2.002460, 2.008007, 2.026797, 2.061494, 2.116497, 2.185544, 2.266098", \
            "1.921860, 1.927407, 1.946197, 1.980893, 2.035897, 2.104944, 2.185498" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.297816, 2.303362, 2.322152, 2.356849, 2.411852, 2.480899, 2.561453", \
            "2.292268, 2.297815, 2.316605, 2.351302, 2.406305, 2.475352, 2.555906", \
            "2.273479, 2.279026, 2.297815, 2.332512, 2.387515, 2.456562, 2.537116", \
            "2.238777, 2.244324, 2.263114, 2.297810, 2.352813, 2.421860, 2.502414", \
            "2.183774, 2.189321, 2.208111, 2.242807, 2.297811, 2.366857, 2.447411", \
            "2.114775, 2.120322, 2.139112, 2.173808, 2.228811, 2.297858, 2.378412", \
            "2.034175, 2.039722, 2.058512, 2.093208, 2.148211, 2.217258, 2.297812" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.762021, 1.767567, 1.786357, 1.821054, 1.876057, 1.945104, 2.025658", \
            "1.756473, 1.762020, 1.780810, 1.815507, 1.870510, 1.939557, 2.020111", \
            "1.737684, 1.743231, 1.762020, 1.796717, 1.851720, 1.920767, 2.001321", \
            "1.702982, 1.708529, 1.727319, 1.762015, 1.817018, 1.886065, 1.966619", \
            "1.647979, 1.653526, 1.672316, 1.707012, 1.762016, 1.831062, 1.911616", \
            "1.578980, 1.584527, 1.603317, 1.638013, 1.693016, 1.762063, 1.842617", \
            "1.498380, 1.503927, 1.522717, 1.557413, 1.612416, 1.681463, 1.762017" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.225084, 2.230631, 2.249421, 2.284117, 2.339120, 2.408167, 2.488721", \
            "2.219537, 2.225084, 2.243874, 2.278570, 2.333573, 2.402620, 2.483174", \
            "2.200747, 2.206294, 2.225084, 2.259780, 2.314784, 2.383830, 2.464384", \
            "2.166045, 2.171592, 2.190382, 2.225079, 2.280082, 2.349129, 2.429683", \
            "2.111042, 2.116589, 2.135379, 2.170076, 2.225079, 2.294126, 2.374680", \
            "2.042043, 2.047590, 2.066380, 2.101077, 2.156080, 2.225127, 2.305681", \
            "1.961443, 1.966990, 1.985780, 2.020477, 2.075480, 2.144527, 2.225081" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.398001, 2.403548, 2.422338, 2.457034, 2.512037, 2.581084, 2.661638", \
            "2.392454, 2.398001, 2.416791, 2.451487, 2.506490, 2.575537, 2.656091", \
            "2.373664, 2.379211, 2.398001, 2.432697, 2.487700, 2.556747, 2.637301", \
            "2.338962, 2.344509, 2.363299, 2.397996, 2.452999, 2.522046, 2.602600", \
            "2.283959, 2.289506, 2.308296, 2.342993, 2.397996, 2.467043, 2.547597", \
            "2.214960, 2.220507, 2.239297, 2.273993, 2.328997, 2.398043, 2.478597", \
            "2.134360, 2.139907, 2.158697, 2.193393, 2.248396, 2.317443, 2.397997" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.510315, 2.515862, 2.534652, 2.569349, 2.624352, 2.693399, 2.773953", \
            "2.504768, 2.510315, 2.529105, 2.563802, 2.618805, 2.687852, 2.768406", \
            "2.485978, 2.491525, 2.510315, 2.545012, 2.600015, 2.669062, 2.749616", \
            "2.451277, 2.456824, 2.475614, 2.510310, 2.565313, 2.634360, 2.714914", \
            "2.396274, 2.401821, 2.420611, 2.455307, 2.510310, 2.579357, 2.659911", \
            "2.327275, 2.332822, 2.351612, 2.386308, 2.441311, 2.510358, 2.590912", \
            "2.246675, 2.252222, 2.271011, 2.305708, 2.360711, 2.429758, 2.510312" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.894331, 1.899878, 1.918668, 1.953364, 2.008367, 2.077414, 2.157968", \
            "1.888784, 1.894331, 1.913121, 1.947817, 2.002820, 2.071867, 2.152421", \
            "1.869994, 1.875541, 1.894331, 1.929027, 1.984030, 2.053077, 2.133631", \
            "1.835292, 1.840839, 1.859629, 1.894326, 1.949329, 2.018376, 2.098930", \
            "1.780289, 1.785836, 1.804626, 1.839323, 1.894326, 1.963373, 2.043927", \
            "1.711290, 1.716837, 1.735627, 1.770323, 1.825327, 1.894373, 1.974927", \
            "1.630690, 1.636237, 1.655027, 1.689723, 1.744726, 1.813773, 1.894327" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.357394, 2.362941, 2.381731, 2.416428, 2.471431, 2.540478, 2.621032", \
            "2.351847, 2.357394, 2.376184, 2.410881, 2.465884, 2.534931, 2.615485", \
            "2.333057, 2.338604, 2.357394, 2.392091, 2.447094, 2.516141, 2.596695", \
            "2.298356, 2.303903, 2.322693, 2.357389, 2.412392, 2.481439, 2.561993", \
            "2.243353, 2.248900, 2.267690, 2.302386, 2.357389, 2.426436, 2.506990", \
            "2.174353, 2.179900, 2.198690, 2.233387, 2.288390, 2.357437, 2.437991", \
            "2.093753, 2.099300, 2.118090, 2.152787, 2.207790, 2.276837, 2.357391" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.530311, 2.535858, 2.554648, 2.589344, 2.644348, 2.713394, 2.793948", \
            "2.524764, 2.530311, 2.549101, 2.583797, 2.638801, 2.707847, 2.788401", \
            "2.505974, 2.511521, 2.530311, 2.565007, 2.620011, 2.689057, 2.769611", \
            "2.471272, 2.476819, 2.495609, 2.530306, 2.585309, 2.654356, 2.734910", \
            "2.416270, 2.421817, 2.440606, 2.475303, 2.530306, 2.599353, 2.679907", \
            "2.347270, 2.352817, 2.371607, 2.406304, 2.461307, 2.530354, 2.610908", \
            "2.266670, 2.272217, 2.291007, 2.325704, 2.380707, 2.449754, 2.530308" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.642626, 2.648173, 2.666963, 2.701659, 2.756662, 2.825709, 2.906263", \
            "2.637079, 2.642626, 2.661416, 2.696112, 2.751115, 2.820162, 2.900716", \
            "2.618289, 2.623836, 2.642626, 2.677322, 2.732325, 2.801372, 2.881926", \
            "2.583587, 2.589134, 2.607924, 2.642620, 2.697624, 2.766670, 2.847224", \
            "2.528584, 2.534131, 2.552921, 2.587618, 2.642621, 2.711668, 2.792222", \
            "2.459585, 2.465132, 2.483922, 2.518618, 2.573621, 2.642668, 2.723222", \
            "2.378985, 2.384532, 2.403322, 2.438018, 2.493021, 2.562068, 2.642622" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.059360, 2.064907, 2.083697, 2.118394, 2.173397, 2.242444, 2.322998", \
            "2.053813, 2.059360, 2.078150, 2.112847, 2.167850, 2.236897, 2.317451", \
            "2.035023, 2.040570, 2.059360, 2.094057, 2.149060, 2.218107, 2.298661", \
            "2.000322, 2.005869, 2.024659, 2.059355, 2.114358, 2.183405, 2.263959", \
            "1.945319, 1.950866, 1.969656, 2.004352, 2.059355, 2.128402, 2.208956", \
            "1.876320, 1.881867, 1.900657, 1.935353, 1.990356, 2.059403, 2.139957", \
            "1.795720, 1.801267, 1.820057, 1.854753, 1.909756, 1.978803, 2.059357" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.522424, 2.527971, 2.546761, 2.581457, 2.636460, 2.705507, 2.786061", \
            "2.516877, 2.522424, 2.541214, 2.575910, 2.630913, 2.699960, 2.780514", \
            "2.498087, 2.503634, 2.522424, 2.557120, 2.612123, 2.681170, 2.761724", \
            "2.463385, 2.468932, 2.487722, 2.522419, 2.577422, 2.646469, 2.727023", \
            "2.408382, 2.413929, 2.432719, 2.467416, 2.522419, 2.591466, 2.672020", \
            "2.339383, 2.344930, 2.363720, 2.398417, 2.453420, 2.522467, 2.603021", \
            "2.258783, 2.264330, 2.283120, 2.317816, 2.372820, 2.441866, 2.522420" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.695341, 2.700888, 2.719678, 2.754374, 2.809377, 2.878424, 2.958978", \
            "2.689794, 2.695341, 2.714131, 2.748827, 2.803830, 2.872877, 2.953431", \
            "2.671004, 2.676551, 2.695341, 2.730037, 2.785040, 2.854087, 2.934641", \
            "2.636302, 2.641849, 2.660639, 2.695335, 2.750339, 2.819385, 2.899939", \
            "2.581299, 2.586846, 2.605636, 2.640333, 2.695336, 2.764383, 2.844937", \
            "2.512300, 2.517847, 2.536637, 2.571333, 2.626336, 2.695383, 2.775937", \
            "2.431700, 2.437247, 2.456037, 2.490733, 2.545736, 2.614783, 2.695337" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.807655, 2.813202, 2.831992, 2.866689, 2.921692, 2.990739, 3.071293", \
            "2.802108, 2.807655, 2.826445, 2.861142, 2.916145, 2.985192, 3.065746", \
            "2.783318, 2.788865, 2.807655, 2.842352, 2.897355, 2.966402, 3.046956", \
            "2.748617, 2.754164, 2.772954, 2.807650, 2.862653, 2.931700, 3.012254", \
            "2.693614, 2.699161, 2.717951, 2.752647, 2.807650, 2.876697, 2.957251", \
            "2.624615, 2.630161, 2.648951, 2.683648, 2.738651, 2.807698, 2.888252", \
            "2.544014, 2.549561, 2.568351, 2.603048, 2.658051, 2.727098, 2.807652" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.170610, 2.176157, 2.194947, 2.229644, 2.284647, 2.353694, 2.434248", \
            "2.165063, 2.170610, 2.189400, 2.224097, 2.279100, 2.348147, 2.428701", \
            "2.146273, 2.151820, 2.170610, 2.205307, 2.260310, 2.329357, 2.409911", \
            "2.111572, 2.117119, 2.135909, 2.170605, 2.225608, 2.294655, 2.375209", \
            "2.056569, 2.062116, 2.080906, 2.115602, 2.170605, 2.239652, 2.320206", \
            "1.987569, 1.993116, 2.011906, 2.046603, 2.101606, 2.170653, 2.251207", \
            "1.906969, 1.912516, 1.931306, 1.966003, 2.021006, 2.090053, 2.170607" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.633674, 2.639221, 2.658011, 2.692707, 2.747710, 2.816757, 2.897311", \
            "2.628127, 2.633674, 2.652464, 2.687160, 2.742163, 2.811210, 2.891764", \
            "2.609337, 2.614884, 2.633674, 2.668370, 2.723373, 2.792420, 2.872974", \
            "2.574635, 2.580182, 2.598972, 2.633668, 2.688672, 2.757718, 2.838272", \
            "2.519632, 2.525179, 2.543969, 2.578666, 2.633669, 2.702716, 2.783270", \
            "2.450633, 2.456180, 2.474970, 2.509666, 2.564669, 2.633716, 2.714270", \
            "2.370033, 2.375580, 2.394370, 2.429066, 2.484069, 2.553116, 2.633670" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.806590, 2.812137, 2.830927, 2.865624, 2.920627, 2.989674, 3.070228", \
            "2.801043, 2.806590, 2.825380, 2.860077, 2.915080, 2.984127, 3.064681", \
            "2.782253, 2.787800, 2.806590, 2.841287, 2.896290, 2.965337, 3.045891", \
            "2.747552, 2.753099, 2.771889, 2.806585, 2.861588, 2.930635, 3.011189", \
            "2.692549, 2.698096, 2.716886, 2.751582, 2.806585, 2.875632, 2.956186", \
            "2.623550, 2.629097, 2.647887, 2.682583, 2.737586, 2.806633, 2.887187", \
            "2.542950, 2.548497, 2.567287, 2.601983, 2.656986, 2.726033, 2.806587" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.918905, 2.924452, 2.943242, 2.977938, 3.032942, 3.101988, 3.182542", \
            "2.913358, 2.918905, 2.937695, 2.972391, 3.027395, 3.096441, 3.176995", \
            "2.894568, 2.900115, 2.918905, 2.953601, 3.008605, 3.077651, 3.158205", \
            "2.859866, 2.865413, 2.884203, 2.918900, 2.973903, 3.042950, 3.123504", \
            "2.804864, 2.810411, 2.829201, 2.863897, 2.918900, 2.987947, 3.068501", \
            "2.735864, 2.741411, 2.760201, 2.794898, 2.849901, 2.918948, 2.999502", \
            "2.655264, 2.660811, 2.679601, 2.714298, 2.769301, 2.838348, 2.918902" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.489;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.601;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.681;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.825;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.952;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.038;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.064;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.125;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.144;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.170;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.237;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.237;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.288;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.317;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.335;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.350;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.429;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.446;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.461;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.501;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.574;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.633;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.674;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.786;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.798;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.806;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.909;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.918;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.971;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.082;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.083;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.195;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.176710, 9.176710, 9.176710, 9.176710, 9.176710, 9.176710, 9.176710");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.266441, 9.266441, 9.266441, 9.266441, 9.266441, 9.266441, 9.266441");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.356173, 9.356173, 9.356173, 9.356173, 9.356173, 9.356173, 9.356173");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.445904, 9.445904, 9.445904, 9.445904, 9.445904, 9.445904, 9.445904");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.535635, 9.535635, 9.535635, 9.535635, 9.535635, 9.535635, 9.535635");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.625367, 9.625367, 9.625367, 9.625367, 9.625367, 9.625367, 9.625367");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.715098, 9.715098, 9.715098, 9.715098, 9.715098, 9.715098, 9.715098");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.804829, 9.804829, 9.804829, 9.804829, 9.804829, 9.804829, 9.804829");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202, 10.084202");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907, 10.182907");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611, 10.281611");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316, 10.380316");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020, 10.479020");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725, 10.577725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429, 10.676429");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134, 10.775134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.014592, 0.014592, 0.014592, 0.014592, 0.014592, 0.014592, 0.014592");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.722075, 1.722075, 1.722075, 1.722075, 1.722075, 1.722075, 1.722075");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311, 0.021311");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265, 0.013265");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003127;
      max_transition : 0.760000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.445373, 0.445313, 0.447769, 0.473234, 0.529405, 0.615470, 0.707730", \
            "0.439997, 0.439937, 0.442393, 0.467858, 0.524029, 0.610094, 0.702354", \
            "0.425315, 0.425256, 0.427712, 0.453177, 0.509348, 0.595413, 0.687673", \
            "0.408813, 0.408753, 0.411210, 0.436675, 0.492846, 0.578911, 0.671171", \
            "0.388138, 0.388079, 0.390535, 0.416000, 0.472171, 0.558236, 0.650496", \
            "0.370679, 0.370619, 0.373076, 0.398541, 0.454711, 0.540776, 0.633037", \
            "0.341946, 0.341887, 0.344343, 0.369808, 0.425979, 0.512044, 0.604304" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.312510, 0.311646, 0.309579, 0.302773, 0.278367, 0.244132, 0.198908", \
            "0.317927, 0.317063, 0.314996, 0.308191, 0.283784, 0.249549, 0.204326", \
            "0.337550, 0.336686, 0.334619, 0.327814, 0.303407, 0.269173, 0.223949", \
            "0.370380, 0.369516, 0.367449, 0.360643, 0.336237, 0.302002, 0.256778", \
            "0.426594, 0.425730, 0.423663, 0.416858, 0.392451, 0.358217, 0.312993", \
            "0.496561, 0.495697, 0.493630, 0.486825, 0.462418, 0.428183, 0.382960", \
            "0.581967, 0.581104, 0.579037, 0.572231, 0.547824, 0.513590, 0.468366" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.307241, 0.306121, 0.303180, 0.297471, 0.272320, 0.235674, 0.184492", \
            "0.312659, 0.311539, 0.308597, 0.302888, 0.277737, 0.241092, 0.189909", \
            "0.332282, 0.331162, 0.328220, 0.322511, 0.297361, 0.260715, 0.209532", \
            "0.365111, 0.363991, 0.361050, 0.355341, 0.330190, 0.293544, 0.242362", \
            "0.421326, 0.420206, 0.417264, 0.411555, 0.386405, 0.349759, 0.298576", \
            "0.491293, 0.490173, 0.487231, 0.481522, 0.456371, 0.419725, 0.368543", \
            "0.576699, 0.575579, 0.572637, 0.566928, 0.541778, 0.505132, 0.453950" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737643, 0.737703, 0.735246, 0.709781, 0.653610, 0.567545, 0.475285", \
            "0.743019, 0.743079, 0.740622, 0.715157, 0.658986, 0.572921, 0.480661", \
            "0.757700, 0.757760, 0.755303, 0.729838, 0.673668, 0.587602, 0.495342", \
            "0.774202, 0.774262, 0.771806, 0.746341, 0.690170, 0.604105, 0.511845", \
            "0.794877, 0.794937, 0.792480, 0.767015, 0.710845, 0.624780, 0.532519", \
            "0.812337, 0.812396, 0.809940, 0.784475, 0.728304, 0.642239, 0.549979", \
            "0.841069, 0.841129, 0.838672, 0.813207, 0.757037, 0.670972, 0.578711" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002873;
      max_transition : 0.760000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298331, 0.303025, 0.319399, 0.350105, 0.399966, 0.465406, 0.543376", \
           "0.292845, 0.297538, 0.313913, 0.344619, 0.394480, 0.459919, 0.537890", \
           "0.274011, 0.278705, 0.295080, 0.325786, 0.375647, 0.441086, 0.519057", \
           "0.239364, 0.244058, 0.260433, 0.291139, 0.341000, 0.406439, 0.484410", \
           "0.184189, 0.188882, 0.205257, 0.235963, 0.285824, 0.351263, 0.429234", \
           "0.112912, 0.117605, 0.133980, 0.164686, 0.214547, 0.279986, 0.357957", \
           "0.029385, 0.034078, 0.050453, 0.081159, 0.131020, 0.196459, 0.274430" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299165, 0.303355, 0.319573, 0.350752, 0.402359, 0.471359, 0.552444", \
           "0.293679, 0.297868, 0.314087, 0.345265, 0.396873, 0.465872, 0.546958", \
           "0.274846, 0.279035, 0.295254, 0.326432, 0.378039, 0.447039, 0.528124", \
           "0.240199, 0.244388, 0.260607, 0.291785, 0.343392, 0.412392, 0.493478", \
           "0.185023, 0.189212, 0.205431, 0.236609, 0.288216, 0.357216, 0.438302", \
           "0.113746, 0.117935, 0.134154, 0.165332, 0.216940, 0.285939, 0.367025", \
           "0.030219, 0.034408, 0.050627, 0.081805, 0.133412, 0.202412, 0.283498" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334527, 0.330083, 0.312649, 0.286622, 0.254832, 0.219219, 0.179071", \
           "0.339913, 0.335469, 0.318035, 0.292007, 0.260218, 0.224604, 0.184457", \
           "0.358743, 0.354299, 0.336865, 0.310838, 0.279048, 0.243435, 0.203288", \
           "0.393426, 0.388982, 0.371548, 0.345520, 0.313731, 0.278117, 0.237970", \
           "0.448608, 0.444164, 0.426730, 0.400702, 0.368913, 0.333299, 0.293152", \
           "0.519895, 0.515451, 0.498017, 0.471990, 0.440200, 0.404587, 0.364439", \
           "0.603378, 0.598934, 0.581499, 0.555472, 0.523683, 0.488069, 0.447922" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.327984, 0.323805, 0.307195, 0.280117, 0.249052, 0.215723, 0.181447", \
           "0.333370, 0.329191, 0.312581, 0.285503, 0.254438, 0.221109, 0.186833", \
           "0.352200, 0.348021, 0.331411, 0.304333, 0.273268, 0.239939, 0.205663", \
           "0.386883, 0.382704, 0.366094, 0.339016, 0.307951, 0.274622, 0.240346", \
           "0.442065, 0.437885, 0.421276, 0.394198, 0.363133, 0.329804, 0.295528", \
           "0.513352, 0.509173, 0.492563, 0.465485, 0.434420, 0.401091, 0.366815", \
           "0.596834, 0.592655, 0.576045, 0.548968, 0.517902, 0.484573, 0.450297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003199;
      max_transition : 0.760000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.396975, 0.401261, 0.418095, 0.449693, 0.501072, 0.570289, 0.657302", \
           "0.391428, 0.395714, 0.412548, 0.444146, 0.495525, 0.564742, 0.651755", \
           "0.372638, 0.376924, 0.393758, 0.425356, 0.476735, 0.545952, 0.632965", \
           "0.337936, 0.342222, 0.359056, 0.390655, 0.442034, 0.511251, 0.598264", \
           "0.282933, 0.287219, 0.304053, 0.335652, 0.387031, 0.456248, 0.543261", \
           "0.213885, 0.218171, 0.235005, 0.266604, 0.317983, 0.387200, 0.474213", \
           "0.133331, 0.137617, 0.154451, 0.186050, 0.237429, 0.306646, 0.393659" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.402695, 0.406375, 0.422381, 0.452936, 0.503955, 0.572444, 0.657787", \
           "0.397148, 0.400828, 0.416834, 0.447389, 0.498408, 0.566897, 0.652240", \
           "0.378358, 0.382038, 0.398044, 0.428599, 0.479619, 0.548107, 0.633450", \
           "0.343657, 0.347336, 0.363342, 0.393898, 0.444917, 0.513406, 0.598749", \
           "0.288654, 0.292333, 0.308339, 0.338895, 0.389914, 0.458403, 0.543746", \
           "0.219606, 0.223285, 0.239291, 0.269847, 0.320866, 0.389355, 0.474698", \
           "0.139052, 0.142731, 0.158737, 0.189293, 0.240312, 0.308801, 0.394144" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.344029, 0.339491, 0.321164, 0.292469, 0.256543, 0.216049, 0.169683", \
           "0.349134, 0.344597, 0.326270, 0.297574, 0.261649, 0.221155, 0.174788", \
           "0.367948, 0.363411, 0.345084, 0.316388, 0.280463, 0.239969, 0.193602", \
           "0.402634, 0.398096, 0.379769, 0.351074, 0.315148, 0.274654, 0.228288", \
           "0.457807, 0.453269, 0.434942, 0.406247, 0.370321, 0.329827, 0.283460", \
           "0.529431, 0.524894, 0.506567, 0.477871, 0.441945, 0.401452, 0.355085", \
           "0.612651, 0.608114, 0.589787, 0.561091, 0.525165, 0.484672, 0.438305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.335382, 0.331196, 0.314490, 0.286270, 0.253644, 0.218758, 0.183261", \
           "0.340488, 0.336302, 0.319596, 0.291376, 0.258750, 0.223864, 0.188367", \
           "0.359302, 0.355116, 0.338410, 0.310190, 0.277564, 0.242678, 0.207181", \
           "0.393987, 0.389801, 0.373095, 0.344875, 0.312249, 0.277363, 0.241866", \
           "0.449160, 0.444974, 0.428268, 0.400048, 0.367422, 0.332536, 0.297039", \
           "0.520785, 0.516598, 0.499892, 0.471673, 0.439047, 0.404160, 0.368664", \
           "0.604005, 0.599819, 0.583113, 0.554893, 0.522267, 0.487380, 0.451884" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.396975, 0.401261, 0.418095, 0.449693, 0.501072, 0.570289, 0.657302", \
           "0.391428, 0.395714, 0.412548, 0.444146, 0.495525, 0.564742, 0.651755", \
           "0.372638, 0.376924, 0.393758, 0.425356, 0.476735, 0.545952, 0.632965", \
           "0.337936, 0.342222, 0.359056, 0.390655, 0.442034, 0.511251, 0.598264", \
           "0.282933, 0.287219, 0.304053, 0.335652, 0.387031, 0.456248, 0.543261", \
           "0.213885, 0.218171, 0.235005, 0.266604, 0.317983, 0.387200, 0.474213", \
           "0.133331, 0.137617, 0.154451, 0.186050, 0.237429, 0.306646, 0.393659" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.402695, 0.406375, 0.422381, 0.452936, 0.503955, 0.572444, 0.657787", \
           "0.397148, 0.400828, 0.416834, 0.447389, 0.498408, 0.566897, 0.652240", \
           "0.378358, 0.382038, 0.398044, 0.428599, 0.479619, 0.548107, 0.633450", \
           "0.343657, 0.347336, 0.363342, 0.393898, 0.444917, 0.513406, 0.598749", \
           "0.288654, 0.292333, 0.308339, 0.338895, 0.389914, 0.458403, 0.543746", \
           "0.219606, 0.223285, 0.239291, 0.269847, 0.320866, 0.389355, 0.474698", \
           "0.139052, 0.142731, 0.158737, 0.189293, 0.240312, 0.308801, 0.394144" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.344029, 0.339491, 0.321164, 0.292469, 0.256543, 0.216049, 0.169683", \
           "0.349134, 0.344597, 0.326270, 0.297574, 0.261649, 0.221155, 0.174788", \
           "0.367948, 0.363411, 0.345084, 0.316388, 0.280463, 0.239969, 0.193602", \
           "0.402634, 0.398096, 0.379769, 0.351074, 0.315148, 0.274654, 0.228288", \
           "0.457807, 0.453269, 0.434942, 0.406247, 0.370321, 0.329827, 0.283460", \
           "0.529431, 0.524894, 0.506567, 0.477871, 0.441945, 0.401452, 0.355085", \
           "0.612651, 0.608114, 0.589787, 0.561091, 0.525165, 0.484672, 0.438305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.335382, 0.331196, 0.314490, 0.286270, 0.253644, 0.218758, 0.183261", \
           "0.340488, 0.336302, 0.319596, 0.291376, 0.258750, 0.223864, 0.188367", \
           "0.359302, 0.355116, 0.338410, 0.310190, 0.277564, 0.242678, 0.207181", \
           "0.393987, 0.389801, 0.373095, 0.344875, 0.312249, 0.277363, 0.241866", \
           "0.449160, 0.444974, 0.428268, 0.400048, 0.367422, 0.332536, 0.297039", \
           "0.520785, 0.516598, 0.499892, 0.471673, 0.439047, 0.404160, 0.368664", \
           "0.604005, 0.599819, 0.583113, 0.554893, 0.522267, 0.487380, 0.451884" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004008;
      max_transition : 0.760000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.125343, 0.130624, 0.147639, 0.178826, 0.228339, 0.296298, 0.383057", \
           "0.120573, 0.125853, 0.142869, 0.174056, 0.223568, 0.291528, 0.378287", \
           "0.104414, 0.109694, 0.126709, 0.157896, 0.207409, 0.275368, 0.362127", \
           "0.074570, 0.079851, 0.096866, 0.128053, 0.177565, 0.245525, 0.332284", \
           "0.027268, 0.032548, 0.049563, 0.080751, 0.130263, 0.198222, 0.284981", \
           "0.000000, 0.000000, 0.000000, 0.021369, 0.070882, 0.138841, 0.225600", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.001605, 0.069564, 0.156323" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.145748, 0.151888, 0.171673, 0.207937, 0.265510, 0.344533, 0.445415", \
           "0.140201, 0.146341, 0.166126, 0.202390, 0.259963, 0.338985, 0.439868", \
           "0.121411, 0.127551, 0.147336, 0.183601, 0.241173, 0.320196, 0.421078", \
           "0.086710, 0.092850, 0.112635, 0.148899, 0.206471, 0.285494, 0.386376", \
           "0.031707, 0.037847, 0.057632, 0.093896, 0.151469, 0.230491, 0.331374", \
           "0.000000, 0.000000, 0.000000, 0.024848, 0.082420, 0.161443, 0.262325", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.001866, 0.080889, 0.181771" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.384529, 0.378195, 0.358179, 0.321575, 0.269944, 0.207642, 0.135192", \
           "0.389945, 0.383610, 0.363594, 0.326991, 0.275359, 0.213058, 0.140608", \
           "0.408753, 0.402419, 0.382403, 0.345799, 0.294168, 0.231867, 0.159417", \
           "0.443472, 0.437138, 0.417122, 0.380518, 0.328887, 0.266585, 0.194135", \
           "0.498709, 0.492374, 0.472358, 0.435755, 0.384123, 0.321822, 0.249372", \
           "0.570069, 0.563735, 0.543719, 0.507115, 0.455484, 0.393183, 0.320733", \
           "0.653799, 0.647465, 0.627449, 0.590845, 0.539214, 0.476912, 0.404462" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367779, 0.361647, 0.341863, 0.305638, 0.250029, 0.183151, 0.107299", \
           "0.373194, 0.367063, 0.347279, 0.311053, 0.255444, 0.188567, 0.112715", \
           "0.392003, 0.385872, 0.366088, 0.329862, 0.274253, 0.207375, 0.131524", \
           "0.426722, 0.420590, 0.400806, 0.364581, 0.308972, 0.242094, 0.166242", \
           "0.481958, 0.475827, 0.456043, 0.419817, 0.364208, 0.297330, 0.221479", \
           "0.553319, 0.547188, 0.527404, 0.491178, 0.435569, 0.368691, 0.292840", \
           "0.637049, 0.630918, 0.611133, 0.574908, 0.519299, 0.452421, 0.376569" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030215, 0.030215, 0.030215, 0.030215, 0.030215, 0.030215, 0.030215");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003728;
      max_transition : 0.760000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003728;
      max_transition : 0.760000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003728;
      max_transition : 0.760000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003728;
      max_transition : 0.760000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
           "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
           "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005301;
      max_transition : 0.760000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.344077, 1.347755, 1.364540, 1.395351, 1.446176, 1.519786, 1.615606", \
            "1.333011, 1.336688, 1.353473, 1.384284, 1.435110, 1.508719, 1.604539", \
            "1.295525, 1.299202, 1.315987, 1.346798, 1.397624, 1.471233, 1.567054", \
            "1.226295, 1.229973, 1.246758, 1.277569, 1.328394, 1.402004, 1.497824", \
            "1.116564, 1.120242, 1.137027, 1.167838, 1.218663, 1.292273, 1.388093", \
            "1.002552, 1.002486, 1.005188, 1.033200, 1.094988, 1.189659, 1.291146", \
            "0.890392, 0.890327, 0.893029, 0.921040, 0.982828, 1.077500, 1.178986" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.414818, 1.418689, 1.436358, 1.468790, 1.522291, 1.599774, 1.700638", \
            "1.403169, 1.407040, 1.424709, 1.457141, 1.510642, 1.588126, 1.688989", \
            "1.363710, 1.367581, 1.385250, 1.417682, 1.471183, 1.548667, 1.649530", \
            "1.290837, 1.294708, 1.312377, 1.344809, 1.398310, 1.475793, 1.576657", \
            "1.175331, 1.179202, 1.196871, 1.229303, 1.282804, 1.360287, 1.461151", \
            "1.038167, 1.038024, 1.051869, 1.084302, 1.137803, 1.215286, 1.316149", \
            "0.926007, 0.925864, 0.927744, 0.949503, 0.992036, 1.075139, 1.166477" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.238854, 0.231978, 0.207934, 0.162325, 0.093977, 0.012321, 0.000000", \
            "0.245531, 0.238654, 0.214610, 0.169002, 0.100653, 0.018998, 0.000000", \
            "0.268131, 0.261254, 0.237210, 0.191602, 0.123253, 0.041598, 0.000000", \
            "0.309700, 0.302823, 0.278779, 0.233171, 0.164822, 0.083167, 0.000000", \
            "0.375918, 0.369042, 0.344998, 0.299389, 0.231041, 0.149385, 0.056023", \
            "0.461439, 0.454563, 0.430518, 0.384910, 0.316561, 0.234906, 0.141543", \
            "0.561640, 0.554763, 0.530719, 0.485111, 0.416762, 0.335107, 0.241744" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.221312, 0.214807, 0.191671, 0.147218, 0.076481, 0.000000, 0.000000", \
            "0.227988, 0.221483, 0.198347, 0.153894, 0.083158, 0.000000, 0.000000", \
            "0.250588, 0.244083, 0.220947, 0.176495, 0.105758, 0.020730, 0.000000", \
            "0.292157, 0.285652, 0.262516, 0.218064, 0.147327, 0.062298, 0.000000", \
            "0.358376, 0.351871, 0.328735, 0.284282, 0.213545, 0.128517, 0.032478", \
            "0.443896, 0.437391, 0.414255, 0.369803, 0.299066, 0.214038, 0.117998", \
            "0.544097, 0.537592, 0.514456, 0.470004, 0.399267, 0.314239, 0.218199" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.820038, 1.820038, 1.820038, 1.820038, 1.820038, 1.820038, 1.820038");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.220182, 3.220182, 3.220182, 3.220182, 3.220182, 3.220182, 3.220182");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001839;
      max_transition : 0.760000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.323377, 0.322166, 0.320644, 0.307277, 0.271068, 0.222977, 0.164432", \
            "0.328795, 0.327584, 0.326062, 0.312694, 0.276485, 0.228394, 0.169850", \
            "0.348418, 0.347207, 0.345685, 0.332317, 0.296108, 0.248018, 0.189473", \
            "0.381247, 0.380036, 0.378514, 0.365147, 0.328938, 0.280847, 0.222302", \
            "0.437462, 0.436251, 0.434729, 0.421361, 0.385152, 0.337062, 0.278517", \
            "0.507429, 0.506218, 0.504695, 0.491328, 0.455119, 0.407028, 0.348483", \
            "0.592835, 0.591624, 0.590102, 0.576734, 0.540525, 0.492435, 0.433890" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.319695, 0.318852, 0.316682, 0.307819, 0.273779, 0.227056, 0.164746", \
            "0.325112, 0.324269, 0.322100, 0.313236, 0.279197, 0.232474, 0.170163", \
            "0.344735, 0.343892, 0.341723, 0.332859, 0.298820, 0.252097, 0.189786", \
            "0.377565, 0.376722, 0.374552, 0.365689, 0.331649, 0.284926, 0.222616", \
            "0.433779, 0.432936, 0.430767, 0.421903, 0.387864, 0.341141, 0.278830", \
            "0.503746, 0.502903, 0.500734, 0.491870, 0.457831, 0.411108, 0.348797", \
            "0.589153, 0.588310, 0.586140, 0.577276, 0.543237, 0.496514, 0.434203" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737643, 0.737703, 0.735246, 0.709781, 0.653610, 0.567545, 0.475285", \
            "0.743019, 0.743079, 0.740622, 0.715157, 0.658986, 0.572921, 0.480661", \
            "0.757700, 0.757760, 0.755303, 0.729838, 0.673668, 0.587602, 0.495342", \
            "0.774202, 0.774262, 0.771806, 0.746341, 0.690170, 0.604105, 0.511845", \
            "0.794877, 0.794937, 0.792480, 0.767015, 0.710845, 0.624780, 0.532519", \
            "0.812337, 0.812396, 0.809940, 0.784475, 0.728304, 0.642239, 0.549979", \
            "0.841069, 0.841129, 0.838672, 0.813207, 0.757037, 0.670972, 0.578711" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001849;
      max_transition : 0.760000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298331, 0.303025, 0.319399, 0.350105, 0.399966, 0.465406, 0.543376", \
           "0.292845, 0.297538, 0.313913, 0.344619, 0.394480, 0.459919, 0.537890", \
           "0.274011, 0.278705, 0.295080, 0.325786, 0.375647, 0.441086, 0.519057", \
           "0.239364, 0.244058, 0.260433, 0.291139, 0.341000, 0.406439, 0.484410", \
           "0.184189, 0.188882, 0.205257, 0.235963, 0.285824, 0.351263, 0.429234", \
           "0.112912, 0.117605, 0.133980, 0.164686, 0.214547, 0.279986, 0.357957", \
           "0.029385, 0.034078, 0.050453, 0.081159, 0.131020, 0.196459, 0.274430" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299165, 0.303355, 0.319573, 0.350752, 0.402359, 0.471359, 0.552444", \
           "0.293679, 0.297868, 0.314087, 0.345265, 0.396873, 0.465872, 0.546958", \
           "0.274846, 0.279035, 0.295254, 0.326432, 0.378039, 0.447039, 0.528124", \
           "0.240199, 0.244388, 0.260607, 0.291785, 0.343392, 0.412392, 0.493478", \
           "0.185023, 0.189212, 0.205431, 0.236609, 0.288216, 0.357216, 0.438302", \
           "0.113746, 0.117935, 0.134154, 0.165332, 0.216940, 0.285939, 0.367025", \
           "0.030219, 0.034408, 0.050627, 0.081805, 0.133412, 0.202412, 0.283498" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.308305, 0.303377, 0.286348, 0.253721, 0.210209, 0.160743, 0.107338", \
           "0.313691, 0.308763, 0.291734, 0.259107, 0.215595, 0.166129, 0.112724", \
           "0.332521, 0.327593, 0.310564, 0.277937, 0.234425, 0.184959, 0.131554", \
           "0.367204, 0.362276, 0.345247, 0.312620, 0.269108, 0.219642, 0.166237", \
           "0.422386, 0.417458, 0.400429, 0.367802, 0.324290, 0.274824, 0.221419", \
           "0.493673, 0.488745, 0.471716, 0.439089, 0.395577, 0.346111, 0.292706", \
           "0.577156, 0.572228, 0.555198, 0.522572, 0.479059, 0.429594, 0.376188" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305391, 0.301392, 0.285496, 0.255245, 0.215385, 0.172132, 0.126849", \
           "0.310777, 0.306778, 0.290882, 0.260631, 0.220771, 0.177518, 0.132235", \
           "0.329607, 0.325608, 0.309712, 0.279461, 0.239601, 0.196348, 0.151065", \
           "0.364290, 0.360291, 0.344395, 0.314144, 0.274284, 0.231031, 0.185748", \
           "0.419472, 0.415473, 0.399577, 0.369326, 0.329466, 0.286213, 0.240930", \
           "0.490759, 0.486760, 0.470864, 0.440613, 0.400753, 0.357500, 0.312217", \
           "0.574242, 0.570242, 0.554346, 0.524096, 0.484235, 0.440983, 0.395700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001925;
      max_transition : 0.760000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.501414, 0.506435, 0.523379, 0.555091, 0.607216, 0.679909, 0.774294", \
           "0.495867, 0.500888, 0.517832, 0.549544, 0.601669, 0.674362, 0.768747", \
           "0.477077, 0.482098, 0.499042, 0.530754, 0.582879, 0.655572, 0.749957", \
           "0.442375, 0.447397, 0.464340, 0.496052, 0.548177, 0.620870, 0.715255", \
           "0.387372, 0.392394, 0.409337, 0.441049, 0.493174, 0.565867, 0.660252", \
           "0.318324, 0.323346, 0.340289, 0.372001, 0.424126, 0.496819, 0.591204", \
           "0.237770, 0.242792, 0.259735, 0.291447, 0.343572, 0.416265, 0.510650" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.529963, 0.533482, 0.549544, 0.579028, 0.627665, 0.698105, 0.789798", \
           "0.524416, 0.527935, 0.543997, 0.573481, 0.622118, 0.692557, 0.784251", \
           "0.505626, 0.509145, 0.525207, 0.554691, 0.603328, 0.673768, 0.765461", \
           "0.470924, 0.474443, 0.490505, 0.519989, 0.568626, 0.639066, 0.730760", \
           "0.415921, 0.419440, 0.435502, 0.464986, 0.513623, 0.584063, 0.675757", \
           "0.346873, 0.350392, 0.366454, 0.395938, 0.444575, 0.515015, 0.606709", \
           "0.266319, 0.269838, 0.285900, 0.315384, 0.364021, 0.434461, 0.526155" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.315880, 0.310797, 0.293645, 0.260284, 0.212313, 0.157745, 0.096905", \
           "0.320986, 0.315902, 0.298751, 0.265390, 0.217419, 0.162851, 0.102011", \
           "0.339800, 0.334716, 0.317565, 0.284203, 0.236233, 0.181665, 0.120825", \
           "0.374485, 0.369402, 0.352250, 0.318889, 0.270918, 0.216350, 0.155510", \
           "0.429658, 0.424574, 0.407423, 0.374062, 0.326091, 0.271523, 0.210683", \
           "0.501282, 0.496199, 0.479048, 0.445686, 0.397715, 0.343147, 0.282308", \
           "0.584502, 0.579419, 0.562268, 0.528906, 0.480936, 0.426367, 0.365528" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.309615, 0.305555, 0.289801, 0.259494, 0.217312, 0.171717, 0.123954", \
           "0.314721, 0.310661, 0.294907, 0.264599, 0.222417, 0.176822, 0.129060", \
           "0.333535, 0.329475, 0.313721, 0.283413, 0.241231, 0.195636, 0.147874", \
           "0.368220, 0.364160, 0.348406, 0.318099, 0.275917, 0.230322, 0.182559", \
           "0.423393, 0.419333, 0.403579, 0.373271, 0.331090, 0.285495, 0.237732", \
           "0.495017, 0.490957, 0.475203, 0.444896, 0.402714, 0.357119, 0.309356", \
           "0.578237, 0.574177, 0.558423, 0.528116, 0.485934, 0.440339, 0.392576" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.501414, 0.506435, 0.523379, 0.555091, 0.607216, 0.679909, 0.774294", \
           "0.495867, 0.500888, 0.517832, 0.549544, 0.601669, 0.674362, 0.768747", \
           "0.477077, 0.482098, 0.499042, 0.530754, 0.582879, 0.655572, 0.749957", \
           "0.442375, 0.447397, 0.464340, 0.496052, 0.548177, 0.620870, 0.715255", \
           "0.387372, 0.392394, 0.409337, 0.441049, 0.493174, 0.565867, 0.660252", \
           "0.318324, 0.323346, 0.340289, 0.372001, 0.424126, 0.496819, 0.591204", \
           "0.237770, 0.242792, 0.259735, 0.291447, 0.343572, 0.416265, 0.510650" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.529963, 0.533482, 0.549544, 0.579028, 0.627665, 0.698105, 0.789798", \
           "0.524416, 0.527935, 0.543997, 0.573481, 0.622118, 0.692557, 0.784251", \
           "0.505626, 0.509145, 0.525207, 0.554691, 0.603328, 0.673768, 0.765461", \
           "0.470924, 0.474443, 0.490505, 0.519989, 0.568626, 0.639066, 0.730760", \
           "0.415921, 0.419440, 0.435502, 0.464986, 0.513623, 0.584063, 0.675757", \
           "0.346873, 0.350392, 0.366454, 0.395938, 0.444575, 0.515015, 0.606709", \
           "0.266319, 0.269838, 0.285900, 0.315384, 0.364021, 0.434461, 0.526155" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.315880, 0.310797, 0.293645, 0.260284, 0.212313, 0.157745, 0.096905", \
           "0.320986, 0.315902, 0.298751, 0.265390, 0.217419, 0.162851, 0.102011", \
           "0.339800, 0.334716, 0.317565, 0.284203, 0.236233, 0.181665, 0.120825", \
           "0.374485, 0.369402, 0.352250, 0.318889, 0.270918, 0.216350, 0.155510", \
           "0.429658, 0.424574, 0.407423, 0.374062, 0.326091, 0.271523, 0.210683", \
           "0.501282, 0.496199, 0.479048, 0.445686, 0.397715, 0.343147, 0.282308", \
           "0.584502, 0.579419, 0.562268, 0.528906, 0.480936, 0.426367, 0.365528" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.309615, 0.305555, 0.289801, 0.259494, 0.217312, 0.171717, 0.123954", \
           "0.314721, 0.310661, 0.294907, 0.264599, 0.222417, 0.176822, 0.129060", \
           "0.333535, 0.329475, 0.313721, 0.283413, 0.241231, 0.195636, 0.147874", \
           "0.368220, 0.364160, 0.348406, 0.318099, 0.275917, 0.230322, 0.182559", \
           "0.423393, 0.419333, 0.403579, 0.373271, 0.331090, 0.285495, 0.237732", \
           "0.495017, 0.490957, 0.475203, 0.444896, 0.402714, 0.357119, 0.309356", \
           "0.578237, 0.574177, 0.558423, 0.528116, 0.485934, 0.440339, 0.392576" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004317;
      max_transition : 0.760000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.110147, 0.115228, 0.132071, 0.162624, 0.212071, 0.279738, 0.365470", \
           "0.105377, 0.110458, 0.127301, 0.157854, 0.207301, 0.274968, 0.360700", \
           "0.089218, 0.094298, 0.111141, 0.141694, 0.191141, 0.258809, 0.344540", \
           "0.059374, 0.064455, 0.081298, 0.111851, 0.161298, 0.228965, 0.314697", \
           "0.012072, 0.017152, 0.033995, 0.064548, 0.113996, 0.181663, 0.267394", \
           "0.000000, 0.000000, 0.000000, 0.005167, 0.054614, 0.122281, 0.208013", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.053005, 0.138737" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.128078, 0.133986, 0.153571, 0.189098, 0.246595, 0.325277, 0.424965", \
           "0.122531, 0.128439, 0.148024, 0.183551, 0.241047, 0.319730, 0.419418", \
           "0.103741, 0.109649, 0.129234, 0.164761, 0.222258, 0.300940, 0.400628", \
           "0.069040, 0.074948, 0.094533, 0.130059, 0.187556, 0.266239, 0.365927", \
           "0.014037, 0.019945, 0.039530, 0.075056, 0.132553, 0.211236, 0.310924", \
           "0.000000, 0.000000, 0.000000, 0.006008, 0.063505, 0.142188, 0.241876", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.061634, 0.161322" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.381667, 0.375317, 0.355577, 0.318919, 0.267390, 0.205207, 0.133006", \
           "0.387083, 0.380733, 0.360993, 0.324335, 0.272805, 0.210623, 0.138421", \
           "0.405892, 0.399541, 0.379802, 0.343144, 0.291614, 0.229431, 0.157230", \
           "0.440610, 0.434260, 0.414520, 0.377862, 0.326333, 0.264150, 0.191949", \
           "0.495847, 0.489496, 0.469757, 0.433099, 0.381569, 0.319386, 0.247185", \
           "0.567208, 0.560857, 0.541118, 0.504460, 0.452930, 0.390747, 0.318546", \
           "0.650937, 0.644587, 0.624848, 0.588189, 0.536660, 0.474477, 0.402276" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.365123, 0.359237, 0.339618, 0.303798, 0.248864, 0.183435, 0.109068", \
           "0.370538, 0.364652, 0.345034, 0.309213, 0.254279, 0.188851, 0.114483", \
           "0.389347, 0.383461, 0.363842, 0.328022, 0.273088, 0.207659, 0.133292", \
           "0.424066, 0.418180, 0.398561, 0.362741, 0.307807, 0.242378, 0.168011", \
           "0.479302, 0.473416, 0.453798, 0.417977, 0.363043, 0.297614, 0.223247", \
           "0.550663, 0.544777, 0.525158, 0.489338, 0.434404, 0.368975, 0.294608", \
           "0.634393, 0.628507, 0.608888, 0.573068, 0.518134, 0.452705, 0.378338" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030538, 0.030538, 0.030538, 0.030538, 0.030538, 0.030538, 0.030538");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005301;
      max_transition : 0.760000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.344077, 1.347755, 1.364540, 1.395351, 1.446176, 1.519786, 1.615606", \
            "1.333011, 1.336688, 1.353473, 1.384284, 1.435110, 1.508719, 1.604539", \
            "1.295525, 1.299202, 1.315987, 1.346798, 1.397624, 1.471233, 1.567054", \
            "1.226295, 1.229973, 1.246758, 1.277569, 1.328394, 1.402004, 1.497824", \
            "1.116564, 1.120242, 1.137027, 1.167838, 1.218663, 1.292273, 1.388093", \
            "1.002552, 1.002486, 1.005188, 1.033200, 1.094988, 1.189659, 1.291146", \
            "0.890392, 0.890327, 0.893029, 0.921040, 0.982828, 1.077500, 1.178986" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.414818, 1.418689, 1.436358, 1.468790, 1.522291, 1.599774, 1.700638", \
            "1.403169, 1.407040, 1.424709, 1.457141, 1.510642, 1.588126, 1.688989", \
            "1.363710, 1.367581, 1.385250, 1.417682, 1.471183, 1.548667, 1.649530", \
            "1.290837, 1.294708, 1.312377, 1.344809, 1.398310, 1.475793, 1.576657", \
            "1.175331, 1.179202, 1.196871, 1.229303, 1.282804, 1.360287, 1.461151", \
            "1.038167, 1.038024, 1.051869, 1.084302, 1.137803, 1.215286, 1.316149", \
            "0.926007, 0.925864, 0.927744, 0.949503, 0.992036, 1.075139, 1.166477" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.238854, 0.231978, 0.207934, 0.162325, 0.093977, 0.012321, 0.000000", \
            "0.245531, 0.238654, 0.214610, 0.169002, 0.100653, 0.018998, 0.000000", \
            "0.268131, 0.261254, 0.237210, 0.191602, 0.123253, 0.041598, 0.000000", \
            "0.309700, 0.302823, 0.278779, 0.233171, 0.164822, 0.083167, 0.000000", \
            "0.375918, 0.369042, 0.344998, 0.299389, 0.231041, 0.149385, 0.056023", \
            "0.461439, 0.454563, 0.430518, 0.384910, 0.316561, 0.234906, 0.141543", \
            "0.561640, 0.554763, 0.530719, 0.485111, 0.416762, 0.335107, 0.241744" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.221312, 0.214807, 0.191671, 0.147218, 0.076481, 0.000000, 0.000000", \
            "0.227988, 0.221483, 0.198347, 0.153894, 0.083158, 0.000000, 0.000000", \
            "0.250588, 0.244083, 0.220947, 0.176495, 0.105758, 0.020730, 0.000000", \
            "0.292157, 0.285652, 0.262516, 0.218064, 0.147327, 0.062298, 0.000000", \
            "0.358376, 0.351871, 0.328735, 0.284282, 0.213545, 0.128517, 0.032478", \
            "0.443896, 0.437391, 0.414255, 0.369803, 0.299066, 0.214038, 0.117998", \
            "0.544097, 0.537592, 0.514456, 0.470004, 0.399267, 0.314239, 0.218199" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.820038, 1.820038, 1.820038, 1.820038, 1.820038, 1.820038, 1.820038");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.220182, 3.220182, 3.220182, 3.220182, 3.220182, 3.220182, 3.220182");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001839;
      max_transition : 0.760000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428691, 0.428561, 0.430270, 0.450051, 0.488717, 0.557823, 0.636957", \
            "0.423315, 0.423185, 0.424894, 0.444675, 0.483341, 0.552447, 0.632119", \
            "0.408634, 0.408504, 0.410213, 0.429994, 0.468660, 0.537766, 0.618906", \
            "0.392132, 0.392001, 0.393710, 0.413492, 0.452158, 0.521264, 0.604054", \
            "0.371457, 0.371327, 0.373036, 0.392817, 0.431483, 0.502412, 0.585447", \
            "0.353997, 0.353867, 0.355576, 0.375357, 0.414023, 0.486699, 0.569733", \
            "0.325265, 0.325135, 0.326844, 0.346625, 0.385291, 0.460840, 0.543874" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.323377, 0.322166, 0.320644, 0.307277, 0.271068, 0.222977, 0.164432", \
            "0.328795, 0.327584, 0.326062, 0.312694, 0.276485, 0.228394, 0.169850", \
            "0.348418, 0.347207, 0.345685, 0.332317, 0.296108, 0.248018, 0.189473", \
            "0.381247, 0.380036, 0.378514, 0.365147, 0.328938, 0.280847, 0.222302", \
            "0.437462, 0.436251, 0.434729, 0.421361, 0.385152, 0.337062, 0.278517", \
            "0.507429, 0.506218, 0.504695, 0.491328, 0.455119, 0.407028, 0.348483", \
            "0.592835, 0.591624, 0.590102, 0.576734, 0.540525, 0.492435, 0.433890" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.319695, 0.318852, 0.316682, 0.307819, 0.273779, 0.227056, 0.164746", \
            "0.325112, 0.324269, 0.322100, 0.313236, 0.279197, 0.232474, 0.170163", \
            "0.344735, 0.343892, 0.341723, 0.332859, 0.298820, 0.252097, 0.189786", \
            "0.377565, 0.376722, 0.374552, 0.365689, 0.331649, 0.284926, 0.222616", \
            "0.433779, 0.432936, 0.430767, 0.421903, 0.387864, 0.341141, 0.278830", \
            "0.503746, 0.502903, 0.500734, 0.491870, 0.457831, 0.411108, 0.348797", \
            "0.589153, 0.588310, 0.586140, 0.577276, 0.543237, 0.496514, 0.434203" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737643, 0.737703, 0.735246, 0.709781, 0.653610, 0.567545, 0.475285", \
            "0.743019, 0.743079, 0.740622, 0.715157, 0.658986, 0.572921, 0.480661", \
            "0.757700, 0.757760, 0.755303, 0.729838, 0.673668, 0.587602, 0.495342", \
            "0.774202, 0.774262, 0.771806, 0.746341, 0.690170, 0.604105, 0.511845", \
            "0.794877, 0.794937, 0.792480, 0.767015, 0.710845, 0.624780, 0.532519", \
            "0.812337, 0.812396, 0.809940, 0.784475, 0.728304, 0.642239, 0.549979", \
            "0.841069, 0.841129, 0.838672, 0.813207, 0.757037, 0.670972, 0.578711" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669, 0.109669");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654, 0.215654");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001849;
      max_transition : 0.760000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298331, 0.303025, 0.319399, 0.350105, 0.399966, 0.465406, 0.543376", \
           "0.292845, 0.297538, 0.313913, 0.344619, 0.394480, 0.459919, 0.537890", \
           "0.274011, 0.278705, 0.295080, 0.325786, 0.375647, 0.441086, 0.519057", \
           "0.239364, 0.244058, 0.260433, 0.291139, 0.341000, 0.406439, 0.484410", \
           "0.184189, 0.188882, 0.205257, 0.235963, 0.285824, 0.351263, 0.429234", \
           "0.112912, 0.117605, 0.133980, 0.164686, 0.214547, 0.279986, 0.357957", \
           "0.029385, 0.034078, 0.050453, 0.081159, 0.131020, 0.196459, 0.274430" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299165, 0.303355, 0.319573, 0.350752, 0.402359, 0.471359, 0.552444", \
           "0.293679, 0.297868, 0.314087, 0.345265, 0.396873, 0.465872, 0.546958", \
           "0.274846, 0.279035, 0.295254, 0.326432, 0.378039, 0.447039, 0.528124", \
           "0.240199, 0.244388, 0.260607, 0.291785, 0.343392, 0.412392, 0.493478", \
           "0.185023, 0.189212, 0.205431, 0.236609, 0.288216, 0.357216, 0.438302", \
           "0.113746, 0.117935, 0.134154, 0.165332, 0.216940, 0.285939, 0.367025", \
           "0.030219, 0.034408, 0.050627, 0.081805, 0.133412, 0.202412, 0.283498" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.308305, 0.303377, 0.286348, 0.253721, 0.210209, 0.160743, 0.107338", \
           "0.313691, 0.308763, 0.291734, 0.259107, 0.215595, 0.166129, 0.112724", \
           "0.332521, 0.327593, 0.310564, 0.277937, 0.234425, 0.184959, 0.131554", \
           "0.367204, 0.362276, 0.345247, 0.312620, 0.269108, 0.219642, 0.166237", \
           "0.422386, 0.417458, 0.400429, 0.367802, 0.324290, 0.274824, 0.221419", \
           "0.493673, 0.488745, 0.471716, 0.439089, 0.395577, 0.346111, 0.292706", \
           "0.577156, 0.572228, 0.555198, 0.522572, 0.479059, 0.429594, 0.376188" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305391, 0.301392, 0.285496, 0.255245, 0.215385, 0.172132, 0.126849", \
           "0.310777, 0.306778, 0.290882, 0.260631, 0.220771, 0.177518, 0.132235", \
           "0.329607, 0.325608, 0.309712, 0.279461, 0.239601, 0.196348, 0.151065", \
           "0.364290, 0.360291, 0.344395, 0.314144, 0.274284, 0.231031, 0.185748", \
           "0.419472, 0.415473, 0.399577, 0.369326, 0.329466, 0.286213, 0.240930", \
           "0.490759, 0.486760, 0.470864, 0.440613, 0.400753, 0.357500, 0.312217", \
           "0.574242, 0.570242, 0.554346, 0.524096, 0.484235, 0.440983, 0.395700" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996, 0.121996");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561, 0.138561");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001925;
      max_transition : 0.760000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.501414, 0.506435, 0.523379, 0.555091, 0.607216, 0.679909, 0.774294", \
           "0.495867, 0.500888, 0.517832, 0.549544, 0.601669, 0.674362, 0.768747", \
           "0.477077, 0.482098, 0.499042, 0.530754, 0.582879, 0.655572, 0.749957", \
           "0.442375, 0.447397, 0.464340, 0.496052, 0.548177, 0.620870, 0.715255", \
           "0.387372, 0.392394, 0.409337, 0.441049, 0.493174, 0.565867, 0.660252", \
           "0.318324, 0.323346, 0.340289, 0.372001, 0.424126, 0.496819, 0.591204", \
           "0.237770, 0.242792, 0.259735, 0.291447, 0.343572, 0.416265, 0.510650" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.529963, 0.533482, 0.549544, 0.579028, 0.627665, 0.698105, 0.789798", \
           "0.524416, 0.527935, 0.543997, 0.573481, 0.622118, 0.692557, 0.784251", \
           "0.505626, 0.509145, 0.525207, 0.554691, 0.603328, 0.673768, 0.765461", \
           "0.470924, 0.474443, 0.490505, 0.519989, 0.568626, 0.639066, 0.730760", \
           "0.415921, 0.419440, 0.435502, 0.464986, 0.513623, 0.584063, 0.675757", \
           "0.346873, 0.350392, 0.366454, 0.395938, 0.444575, 0.515015, 0.606709", \
           "0.266319, 0.269838, 0.285900, 0.315384, 0.364021, 0.434461, 0.526155" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.315880, 0.310797, 0.293645, 0.260284, 0.212313, 0.157745, 0.096905", \
           "0.320986, 0.315902, 0.298751, 0.265390, 0.217419, 0.162851, 0.102011", \
           "0.339800, 0.334716, 0.317565, 0.284203, 0.236233, 0.181665, 0.120825", \
           "0.374485, 0.369402, 0.352250, 0.318889, 0.270918, 0.216350, 0.155510", \
           "0.429658, 0.424574, 0.407423, 0.374062, 0.326091, 0.271523, 0.210683", \
           "0.501282, 0.496199, 0.479048, 0.445686, 0.397715, 0.343147, 0.282308", \
           "0.584502, 0.579419, 0.562268, 0.528906, 0.480936, 0.426367, 0.365528" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.309615, 0.305555, 0.289801, 0.259494, 0.217312, 0.171717, 0.123954", \
           "0.314721, 0.310661, 0.294907, 0.264599, 0.222417, 0.176822, 0.129060", \
           "0.333535, 0.329475, 0.313721, 0.283413, 0.241231, 0.195636, 0.147874", \
           "0.368220, 0.364160, 0.348406, 0.318099, 0.275917, 0.230322, 0.182559", \
           "0.423393, 0.419333, 0.403579, 0.373271, 0.331090, 0.285495, 0.237732", \
           "0.495017, 0.490957, 0.475203, 0.444896, 0.402714, 0.357119, 0.309356", \
           "0.578237, 0.574177, 0.558423, 0.528116, 0.485934, 0.440339, 0.392576" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.501414, 0.506435, 0.523379, 0.555091, 0.607216, 0.679909, 0.774294", \
           "0.495867, 0.500888, 0.517832, 0.549544, 0.601669, 0.674362, 0.768747", \
           "0.477077, 0.482098, 0.499042, 0.530754, 0.582879, 0.655572, 0.749957", \
           "0.442375, 0.447397, 0.464340, 0.496052, 0.548177, 0.620870, 0.715255", \
           "0.387372, 0.392394, 0.409337, 0.441049, 0.493174, 0.565867, 0.660252", \
           "0.318324, 0.323346, 0.340289, 0.372001, 0.424126, 0.496819, 0.591204", \
           "0.237770, 0.242792, 0.259735, 0.291447, 0.343572, 0.416265, 0.510650" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.529963, 0.533482, 0.549544, 0.579028, 0.627665, 0.698105, 0.789798", \
           "0.524416, 0.527935, 0.543997, 0.573481, 0.622118, 0.692557, 0.784251", \
           "0.505626, 0.509145, 0.525207, 0.554691, 0.603328, 0.673768, 0.765461", \
           "0.470924, 0.474443, 0.490505, 0.519989, 0.568626, 0.639066, 0.730760", \
           "0.415921, 0.419440, 0.435502, 0.464986, 0.513623, 0.584063, 0.675757", \
           "0.346873, 0.350392, 0.366454, 0.395938, 0.444575, 0.515015, 0.606709", \
           "0.266319, 0.269838, 0.285900, 0.315384, 0.364021, 0.434461, 0.526155" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.315880, 0.310797, 0.293645, 0.260284, 0.212313, 0.157745, 0.096905", \
           "0.320986, 0.315902, 0.298751, 0.265390, 0.217419, 0.162851, 0.102011", \
           "0.339800, 0.334716, 0.317565, 0.284203, 0.236233, 0.181665, 0.120825", \
           "0.374485, 0.369402, 0.352250, 0.318889, 0.270918, 0.216350, 0.155510", \
           "0.429658, 0.424574, 0.407423, 0.374062, 0.326091, 0.271523, 0.210683", \
           "0.501282, 0.496199, 0.479048, 0.445686, 0.397715, 0.343147, 0.282308", \
           "0.584502, 0.579419, 0.562268, 0.528906, 0.480936, 0.426367, 0.365528" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.309615, 0.305555, 0.289801, 0.259494, 0.217312, 0.171717, 0.123954", \
           "0.314721, 0.310661, 0.294907, 0.264599, 0.222417, 0.176822, 0.129060", \
           "0.333535, 0.329475, 0.313721, 0.283413, 0.241231, 0.195636, 0.147874", \
           "0.368220, 0.364160, 0.348406, 0.318099, 0.275917, 0.230322, 0.182559", \
           "0.423393, 0.419333, 0.403579, 0.373271, 0.331090, 0.285495, 0.237732", \
           "0.495017, 0.490957, 0.475203, 0.444896, 0.402714, 0.357119, 0.309356", \
           "0.578237, 0.574177, 0.558423, 0.528116, 0.485934, 0.440339, 0.392576" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095, 0.224095");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021, 0.115021");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004317;
      max_transition : 0.760000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.110147, 0.115228, 0.132071, 0.162624, 0.212071, 0.279738, 0.365470", \
           "0.105377, 0.110458, 0.127301, 0.157854, 0.207301, 0.274968, 0.360700", \
           "0.089218, 0.094298, 0.111141, 0.141694, 0.191141, 0.258809, 0.344540", \
           "0.059374, 0.064455, 0.081298, 0.111851, 0.161298, 0.228965, 0.314697", \
           "0.012072, 0.017152, 0.033995, 0.064548, 0.113996, 0.181663, 0.267394", \
           "0.000000, 0.000000, 0.000000, 0.005167, 0.054614, 0.122281, 0.208013", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.053005, 0.138737" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.128078, 0.133986, 0.153571, 0.189098, 0.246595, 0.325277, 0.424965", \
           "0.122531, 0.128439, 0.148024, 0.183551, 0.241047, 0.319730, 0.419418", \
           "0.103741, 0.109649, 0.129234, 0.164761, 0.222258, 0.300940, 0.400628", \
           "0.069040, 0.074948, 0.094533, 0.130059, 0.187556, 0.266239, 0.365927", \
           "0.014037, 0.019945, 0.039530, 0.075056, 0.132553, 0.211236, 0.310924", \
           "0.000000, 0.000000, 0.000000, 0.006008, 0.063505, 0.142188, 0.241876", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.061634, 0.161322" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.381667, 0.375317, 0.355577, 0.318919, 0.267390, 0.205207, 0.133006", \
           "0.387083, 0.380733, 0.360993, 0.324335, 0.272805, 0.210623, 0.138421", \
           "0.405892, 0.399541, 0.379802, 0.343144, 0.291614, 0.229431, 0.157230", \
           "0.440610, 0.434260, 0.414520, 0.377862, 0.326333, 0.264150, 0.191949", \
           "0.495847, 0.489496, 0.469757, 0.433099, 0.381569, 0.319386, 0.247185", \
           "0.567208, 0.560857, 0.541118, 0.504460, 0.452930, 0.390747, 0.318546", \
           "0.650937, 0.644587, 0.624848, 0.588189, 0.536660, 0.474477, 0.402276" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.365123, 0.359237, 0.339618, 0.303798, 0.248864, 0.183435, 0.109068", \
           "0.370538, 0.364652, 0.345034, 0.309213, 0.254279, 0.188851, 0.114483", \
           "0.389347, 0.383461, 0.363842, 0.328022, 0.273088, 0.207659, 0.133292", \
           "0.424066, 0.418180, 0.398561, 0.362741, 0.307807, 0.242378, 0.168011", \
           "0.479302, 0.473416, 0.453798, 0.417977, 0.363043, 0.297614, 0.223247", \
           "0.550663, 0.544777, 0.525158, 0.489338, 0.434404, 0.368975, 0.294608", \
           "0.634393, 0.628507, 0.608888, 0.573068, 0.518134, 0.452705, 0.378338" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245, 0.050245");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175, 0.032175");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318, 0.051318");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030538, 0.030538, 0.030538, 0.030538, 0.030538, 0.030538, 0.030538");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002512;
      max_transition : 0.760000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016", \
            "1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016, 1.183016" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393", \
            "1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393, 1.017393" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.111343, 0.111328, 0.111942, 0.118309, 0.132351, 0.153868, 0.176933", \
            "0.109999, 0.109984, 0.110598, 0.116965, 0.131007, 0.152524, 0.175589", \
            "0.106329, 0.106314, 0.106928, 0.113294, 0.127337, 0.148853, 0.171918", \
            "0.102203, 0.102188, 0.102802, 0.109169, 0.123211, 0.144728, 0.167793", \
            "0.097035, 0.097020, 0.097634, 0.104000, 0.118043, 0.139559, 0.162624", \
            "0.092670, 0.092655, 0.093269, 0.099635, 0.113678, 0.135194, 0.158259", \
            "0.085487, 0.085472, 0.086086, 0.092452, 0.106495, 0.128011, 0.151076" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.111343, 0.111328, 0.111942, 0.118309, 0.132351, 0.153868, 0.176933", \
            "0.109999, 0.109984, 0.110598, 0.116965, 0.131007, 0.152524, 0.175589", \
            "0.106329, 0.106314, 0.106928, 0.113294, 0.127337, 0.148853, 0.171918", \
            "0.102203, 0.102188, 0.102802, 0.109169, 0.123211, 0.144728, 0.167793", \
            "0.097035, 0.097020, 0.097634, 0.104000, 0.118043, 0.139559, 0.162624", \
            "0.092670, 0.092655, 0.093269, 0.099635, 0.113678, 0.135194, 0.158259", \
            "0.085487, 0.085472, 0.086086, 0.092452, 0.106495, 0.128011, 0.151076" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.111343, 0.111328, 0.111942, 0.118309, 0.132351, 0.153868, 0.176933", \
            "0.109999, 0.109984, 0.110598, 0.116965, 0.131007, 0.152524, 0.175589", \
            "0.106329, 0.106314, 0.106928, 0.113294, 0.127337, 0.148853, 0.171918", \
            "0.102203, 0.102188, 0.102802, 0.109169, 0.123211, 0.144728, 0.167793", \
            "0.097035, 0.097020, 0.097634, 0.104000, 0.118043, 0.139559, 0.162624", \
            "0.092670, 0.092655, 0.093269, 0.099635, 0.113678, 0.135194, 0.158259", \
            "0.085487, 0.085472, 0.086086, 0.092452, 0.106495, 0.128011, 0.151076" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.111343, 0.111328, 0.111942, 0.118309, 0.132351, 0.153868, 0.176933", \
            "0.109999, 0.109984, 0.110598, 0.116965, 0.131007, 0.152524, 0.175589", \
            "0.106329, 0.106314, 0.106928, 0.113294, 0.127337, 0.148853, 0.171918", \
            "0.102203, 0.102188, 0.102802, 0.109169, 0.123211, 0.144728, 0.167793", \
            "0.097035, 0.097020, 0.097634, 0.104000, 0.118043, 0.139559, 0.162624", \
            "0.092670, 0.092655, 0.093269, 0.099635, 0.113678, 0.135194, 0.158259", \
            "0.085487, 0.085472, 0.086086, 0.092452, 0.106495, 0.128011, 0.151076" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.111343, 0.111328, 0.111942, 0.118309, 0.132351, 0.153868, 0.176933", \
            "0.109999, 0.109984, 0.110598, 0.116965, 0.131007, 0.152524, 0.175589", \
            "0.106329, 0.106314, 0.106928, 0.113294, 0.127337, 0.148853, 0.171918", \
            "0.102203, 0.102188, 0.102802, 0.109169, 0.123211, 0.144728, 0.167793", \
            "0.097035, 0.097020, 0.097634, 0.104000, 0.118043, 0.139559, 0.162624", \
            "0.092670, 0.092655, 0.093269, 0.099635, 0.113678, 0.135194, 0.158259", \
            "0.085487, 0.085472, 0.086086, 0.092452, 0.106495, 0.128011, 0.151076" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("32.110834, 32.110834, 32.110834, 32.110834, 32.110834, 32.110834, 32.110834");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.459742, 1.459742, 1.459742, 1.459742, 1.459742, 1.459742, 1.459742");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004008;
      max_transition : 0.760000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.118463, 0.123744, 0.140759, 0.171946, 0.221459, 0.289418, 0.376177", \
           "0.113693, 0.118973, 0.135989, 0.167176, 0.216688, 0.284648, 0.371407", \
           "0.097534, 0.102814, 0.119829, 0.151016, 0.200529, 0.268488, 0.355247", \
           "0.067690, 0.072971, 0.089986, 0.121173, 0.170685, 0.238645, 0.325404", \
           "0.020388, 0.025668, 0.042683, 0.073871, 0.123383, 0.191342, 0.278101", \
           "0.000000, 0.000000, 0.000000, 0.014489, 0.064002, 0.131961, 0.218720", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.062684, 0.149443" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.137748, 0.143888, 0.163673, 0.199937, 0.257510, 0.336533, 0.437415", \
           "0.132201, 0.138341, 0.158126, 0.194390, 0.251963, 0.330985, 0.431868", \
           "0.113411, 0.119551, 0.139336, 0.175601, 0.233173, 0.312196, 0.413078", \
           "0.078710, 0.084850, 0.104635, 0.140899, 0.198471, 0.277494, 0.378376", \
           "0.023707, 0.029847, 0.049632, 0.085896, 0.143469, 0.222491, 0.323374", \
           "0.000000, 0.000000, 0.000000, 0.016848, 0.074420, 0.153443, 0.254325", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.072889, 0.173771" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.381529, 0.375195, 0.355179, 0.318575, 0.266944, 0.204642, 0.132192", \
           "0.386945, 0.380610, 0.360594, 0.323991, 0.272359, 0.210058, 0.137608", \
           "0.405753, 0.399419, 0.379403, 0.342799, 0.291168, 0.228867, 0.156417", \
           "0.440472, 0.434138, 0.414122, 0.377518, 0.325887, 0.263585, 0.191135", \
           "0.495709, 0.489374, 0.469358, 0.432755, 0.381123, 0.318822, 0.246372", \
           "0.567069, 0.560735, 0.540719, 0.504115, 0.452484, 0.390183, 0.317733", \
           "0.650799, 0.644465, 0.624449, 0.587845, 0.536214, 0.473912, 0.401462" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.362779, 0.356647, 0.336863, 0.300638, 0.245029, 0.178151, 0.102299", \
           "0.368194, 0.362063, 0.342279, 0.306053, 0.250444, 0.183567, 0.107715", \
           "0.387003, 0.380872, 0.361088, 0.324862, 0.269253, 0.202375, 0.126524", \
           "0.421722, 0.415590, 0.395806, 0.359581, 0.303972, 0.237094, 0.161242", \
           "0.476958, 0.470827, 0.451043, 0.414817, 0.359208, 0.292330, 0.216479", \
           "0.548319, 0.542188, 0.522404, 0.486178, 0.430569, 0.363691, 0.287840", \
           "0.632049, 0.625918, 0.606133, 0.569908, 0.514299, 0.447421, 0.371569" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.068916, 0.068916, 0.068916, 0.068916, 0.068916, 0.068916, 0.068916");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.043641, 0.043641, 0.043641, 0.043641, 0.043641, 0.043641, 0.043641");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007723;
      max_transition : 0.760000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.478485, 1.482530, 1.500994, 1.534886, 1.590794, 1.671764, 1.777166", \
            "1.466312, 1.470357, 1.488821, 1.522713, 1.578621, 1.659591, 1.764993", \
            "1.425077, 1.429123, 1.447586, 1.481478, 1.537386, 1.618357, 1.723759", \
            "1.348925, 1.352970, 1.371434, 1.405325, 1.461234, 1.542204, 1.647606", \
            "1.228221, 1.232266, 1.250730, 1.284622, 1.340530, 1.421500, 1.526902", \
            "1.102807, 1.102735, 1.105707, 1.136520, 1.204487, 1.308625, 1.420260", \
            "0.979432, 0.979359, 0.982332, 1.013144, 1.081111, 1.185250, 1.296885" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.556300, 1.560558, 1.579993, 1.615669, 1.674520, 1.759752, 1.870701", \
            "1.543486, 1.547744, 1.567180, 1.602855, 1.661706, 1.746938, 1.857888", \
            "1.500082, 1.504340, 1.523775, 1.559451, 1.618301, 1.703533, 1.814483", \
            "1.419921, 1.424179, 1.443614, 1.479290, 1.538141, 1.623373, 1.734322", \
            "1.292864, 1.297122, 1.316558, 1.352233, 1.411084, 1.496316, 1.607266", \
            "1.141984, 1.141826, 1.157056, 1.192732, 1.251583, 1.336815, 1.447764", \
            "1.018608, 1.018450, 1.020518, 1.044454, 1.091239, 1.182653, 1.283125" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.262740, 0.255176, 0.228727, 0.178558, 0.103374, 0.013554, 0.000000", \
            "0.270084, 0.262520, 0.236071, 0.185902, 0.110718, 0.020897, 0.000000", \
            "0.294944, 0.287380, 0.260931, 0.210762, 0.135578, 0.045758, 0.000000", \
            "0.340670, 0.333106, 0.306657, 0.256488, 0.181304, 0.091483, 0.000000", \
            "0.413510, 0.405946, 0.379498, 0.329328, 0.254145, 0.164324, 0.061625", \
            "0.507583, 0.500019, 0.473570, 0.423401, 0.348217, 0.258396, 0.155697", \
            "0.617804, 0.610240, 0.583791, 0.533622, 0.458438, 0.368617, 0.265918" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.243443, 0.236287, 0.210838, 0.161940, 0.084130, 0.000000, 0.000000", \
            "0.250787, 0.243631, 0.218182, 0.169284, 0.091473, 0.000000, 0.000000", \
            "0.275647, 0.268491, 0.243042, 0.194144, 0.116334, 0.022803, 0.000000", \
            "0.321373, 0.314217, 0.288768, 0.239870, 0.162059, 0.068528, 0.000000", \
            "0.394213, 0.387058, 0.361608, 0.312711, 0.234900, 0.141369, 0.035726", \
            "0.488286, 0.481130, 0.455681, 0.406783, 0.328972, 0.235441, 0.129798", \
            "0.598507, 0.591351, 0.565902, 0.517004, 0.439194, 0.345662, 0.240019" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.456031, 1.456031, 1.456031, 1.456031, 1.456031, 1.456031, 1.456031");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.576145, 2.576145, 2.576145, 2.576145, 2.576145, 2.576145, 2.576145");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.025632;
      max_transition : 0.760000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.351637, 0.351506, 0.353215, 0.372997, 0.411662, 0.480768, 0.532486", \
            "0.346261, 0.346130, 0.347839, 0.367621, 0.406286, 0.475392, 0.527110", \
            "0.331579, 0.331449, 0.333158, 0.352939, 0.391605, 0.460711, 0.512429", \
            "0.315077, 0.314947, 0.316655, 0.336437, 0.375103, 0.444209, 0.495926", \
            "0.294402, 0.294272, 0.295981, 0.315762, 0.354428, 0.423534, 0.475251", \
            "0.276943, 0.276813, 0.278521, 0.298303, 0.336969, 0.406075, 0.457792", \
            "0.248210, 0.248080, 0.249789, 0.269570, 0.308236, 0.377342, 0.429059" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304254, 0.304194, 0.306651, 0.332116, 0.388287, 0.474352, 0.566612", \
            "0.298878, 0.298818, 0.301275, 0.326740, 0.382911, 0.468976, 0.561236", \
            "0.284197, 0.284137, 0.286594, 0.312059, 0.368229, 0.454294, 0.546555", \
            "0.267694, 0.267635, 0.270091, 0.295556, 0.351727, 0.437792, 0.530052", \
            "0.247020, 0.246960, 0.249417, 0.274882, 0.331052, 0.417117, 0.509378", \
            "0.229560, 0.229501, 0.231957, 0.257422, 0.313593, 0.399658, 0.491918", \
            "0.200828, 0.200768, 0.203225, 0.228690, 0.284860, 0.370925, 0.463186" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.322996, 0.322132, 0.320065, 0.313260, 0.288853, 0.254618, 0.209395", \
            "0.328414, 0.327550, 0.325483, 0.318677, 0.294270, 0.260036, 0.214812", \
            "0.348037, 0.347173, 0.345106, 0.338300, 0.313894, 0.279659, 0.234436", \
            "0.380866, 0.380002, 0.377935, 0.371130, 0.346723, 0.312488, 0.267265", \
            "0.437081, 0.436217, 0.434150, 0.427344, 0.402938, 0.368703, 0.323480", \
            "0.507047, 0.506184, 0.504116, 0.497311, 0.472904, 0.438670, 0.393446", \
            "0.592454, 0.591590, 0.589523, 0.582718, 0.558311, 0.524076, 0.478853" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.329639, 0.328519, 0.325578, 0.319869, 0.294718, 0.258072, 0.206890", \
            "0.335057, 0.333937, 0.330995, 0.325286, 0.300135, 0.263490, 0.212307", \
            "0.354680, 0.353560, 0.350618, 0.344909, 0.319758, 0.283113, 0.231930", \
            "0.387509, 0.386389, 0.383448, 0.377739, 0.352588, 0.315942, 0.264760", \
            "0.443724, 0.442604, 0.439662, 0.433953, 0.408803, 0.372157, 0.320974", \
            "0.513691, 0.512571, 0.509629, 0.503920, 0.478769, 0.442123, 0.390941", \
            "0.599097, 0.597977, 0.595035, 0.589326, 0.564176, 0.527530, 0.476347" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.351637, 0.351506, 0.353215, 0.372997, 0.411662, 0.480768, 0.532486", \
            "0.346261, 0.346130, 0.347839, 0.367621, 0.406286, 0.475392, 0.527110", \
            "0.331579, 0.331449, 0.333158, 0.352939, 0.391605, 0.460711, 0.512429", \
            "0.315077, 0.314947, 0.316655, 0.336437, 0.375103, 0.444209, 0.495926", \
            "0.294402, 0.294272, 0.295981, 0.315762, 0.354428, 0.423534, 0.475251", \
            "0.276943, 0.276813, 0.278521, 0.298303, 0.336969, 0.406075, 0.457792", \
            "0.248210, 0.248080, 0.249789, 0.269570, 0.308236, 0.377342, 0.429059" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304254, 0.304194, 0.306651, 0.332116, 0.388287, 0.474352, 0.566612", \
            "0.298878, 0.298818, 0.301275, 0.326740, 0.382911, 0.468976, 0.561236", \
            "0.284197, 0.284137, 0.286594, 0.312059, 0.368229, 0.454294, 0.546555", \
            "0.267694, 0.267635, 0.270091, 0.295556, 0.351727, 0.437792, 0.530052", \
            "0.247020, 0.246960, 0.249417, 0.274882, 0.331052, 0.417117, 0.509378", \
            "0.229560, 0.229501, 0.231957, 0.257422, 0.313593, 0.399658, 0.491918", \
            "0.200828, 0.200768, 0.203225, 0.228690, 0.284860, 0.370925, 0.463186" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.322996, 0.322132, 0.320065, 0.313260, 0.288853, 0.254618, 0.209395", \
            "0.328414, 0.327550, 0.325483, 0.318677, 0.294270, 0.260036, 0.214812", \
            "0.348037, 0.347173, 0.345106, 0.338300, 0.313894, 0.279659, 0.234436", \
            "0.380866, 0.380002, 0.377935, 0.371130, 0.346723, 0.312488, 0.267265", \
            "0.437081, 0.436217, 0.434150, 0.427344, 0.402938, 0.368703, 0.323480", \
            "0.507047, 0.506184, 0.504116, 0.497311, 0.472904, 0.438670, 0.393446", \
            "0.592454, 0.591590, 0.589523, 0.582718, 0.558311, 0.524076, 0.478853" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.329639, 0.328519, 0.325578, 0.319869, 0.294718, 0.258072, 0.206890", \
            "0.335057, 0.333937, 0.330995, 0.325286, 0.300135, 0.263490, 0.212307", \
            "0.354680, 0.353560, 0.350618, 0.344909, 0.319758, 0.283113, 0.231930", \
            "0.387509, 0.386389, 0.383448, 0.377739, 0.352588, 0.315942, 0.264760", \
            "0.443724, 0.442604, 0.439662, 0.433953, 0.408803, 0.372157, 0.320974", \
            "0.513691, 0.512571, 0.509629, 0.503920, 0.478769, 0.442123, 0.390941", \
            "0.599097, 0.597977, 0.595035, 0.589326, 0.564176, 0.527530, 0.476347" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737643, 0.737703, 0.735246, 0.709781, 0.653610, 0.567545, 0.475285", \
            "0.743019, 0.743079, 0.740622, 0.715157, 0.658986, 0.572921, 0.480661", \
            "0.757700, 0.757760, 0.755303, 0.729838, 0.673668, 0.587602, 0.495342", \
            "0.774202, 0.774262, 0.771806, 0.746341, 0.690170, 0.604105, 0.511845", \
            "0.794877, 0.794937, 0.792480, 0.767015, 0.710845, 0.624780, 0.532519", \
            "0.812337, 0.812396, 0.809940, 0.784475, 0.728304, 0.642239, 0.549979", \
            "0.841069, 0.841129, 0.838672, 0.813207, 0.757037, 0.670972, 0.578711" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.809751, 0.809751, 0.809751, 0.809751, 0.809751, 0.809751, 0.809751");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.677564, 0.677564, 0.677564, 0.677564, 0.677564, 0.677564, 0.677564");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004008;
      max_transition : 0.760000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.118463, 0.123744, 0.140759, 0.171946, 0.221459, 0.289418, 0.376177", \
           "0.113693, 0.118973, 0.135989, 0.167176, 0.216688, 0.284648, 0.371407", \
           "0.097534, 0.102814, 0.119829, 0.151016, 0.200529, 0.268488, 0.355247", \
           "0.067690, 0.072971, 0.089986, 0.121173, 0.170685, 0.238645, 0.325404", \
           "0.020388, 0.025668, 0.042683, 0.073871, 0.123383, 0.191342, 0.278101", \
           "0.000000, 0.000000, 0.000000, 0.014489, 0.064002, 0.131961, 0.218720", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.062684, 0.149443" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.137748, 0.143888, 0.163673, 0.199937, 0.257510, 0.336533, 0.437415", \
           "0.132201, 0.138341, 0.158126, 0.194390, 0.251963, 0.330985, 0.431868", \
           "0.113411, 0.119551, 0.139336, 0.175601, 0.233173, 0.312196, 0.413078", \
           "0.078710, 0.084850, 0.104635, 0.140899, 0.198471, 0.277494, 0.378376", \
           "0.023707, 0.029847, 0.049632, 0.085896, 0.143469, 0.222491, 0.323374", \
           "0.000000, 0.000000, 0.000000, 0.016848, 0.074420, 0.153443, 0.254325", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.072889, 0.173771" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.381529, 0.375195, 0.355179, 0.318575, 0.266944, 0.204642, 0.132192", \
           "0.386945, 0.380610, 0.360594, 0.323991, 0.272359, 0.210058, 0.137608", \
           "0.405753, 0.399419, 0.379403, 0.342799, 0.291168, 0.228867, 0.156417", \
           "0.440472, 0.434138, 0.414122, 0.377518, 0.325887, 0.263585, 0.191135", \
           "0.495709, 0.489374, 0.469358, 0.432755, 0.381123, 0.318822, 0.246372", \
           "0.567069, 0.560735, 0.540719, 0.504115, 0.452484, 0.390183, 0.317733", \
           "0.650799, 0.644465, 0.624449, 0.587845, 0.536214, 0.473912, 0.401462" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.362779, 0.356647, 0.336863, 0.300638, 0.245029, 0.178151, 0.102299", \
           "0.368194, 0.362063, 0.342279, 0.306053, 0.250444, 0.183567, 0.107715", \
           "0.387003, 0.380872, 0.361088, 0.324862, 0.269253, 0.202375, 0.126524", \
           "0.421722, 0.415590, 0.395806, 0.359581, 0.303972, 0.237094, 0.161242", \
           "0.476958, 0.470827, 0.451043, 0.414817, 0.359208, 0.292330, 0.216479", \
           "0.548319, 0.542188, 0.522404, 0.486178, 0.430569, 0.363691, 0.287840", \
           "0.632049, 0.625918, 0.606133, 0.569908, 0.514299, 0.447421, 0.371569" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.068916, 0.068916, 0.068916, 0.068916, 0.068916, 0.068916, 0.068916");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.043641, 0.043641, 0.043641, 0.043641, 0.043641, 0.043641, 0.043641");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007723;
      max_transition : 0.760000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.478485, 1.482530, 1.500994, 1.534886, 1.590794, 1.671764, 1.777166", \
            "1.466312, 1.470357, 1.488821, 1.522713, 1.578621, 1.659591, 1.764993", \
            "1.425077, 1.429123, 1.447586, 1.481478, 1.537386, 1.618357, 1.723759", \
            "1.348925, 1.352970, 1.371434, 1.405325, 1.461234, 1.542204, 1.647606", \
            "1.228221, 1.232266, 1.250730, 1.284622, 1.340530, 1.421500, 1.526902", \
            "1.102807, 1.102735, 1.105707, 1.136520, 1.204487, 1.308625, 1.420260", \
            "0.979432, 0.979359, 0.982332, 1.013144, 1.081111, 1.185250, 1.296885" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.556300, 1.560558, 1.579993, 1.615669, 1.674520, 1.759752, 1.870701", \
            "1.543486, 1.547744, 1.567180, 1.602855, 1.661706, 1.746938, 1.857888", \
            "1.500082, 1.504340, 1.523775, 1.559451, 1.618301, 1.703533, 1.814483", \
            "1.419921, 1.424179, 1.443614, 1.479290, 1.538141, 1.623373, 1.734322", \
            "1.292864, 1.297122, 1.316558, 1.352233, 1.411084, 1.496316, 1.607266", \
            "1.141984, 1.141826, 1.157056, 1.192732, 1.251583, 1.336815, 1.447764", \
            "1.018608, 1.018450, 1.020518, 1.044454, 1.091239, 1.182653, 1.283125" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.262740, 0.255176, 0.228727, 0.178558, 0.103374, 0.013554, 0.000000", \
            "0.270084, 0.262520, 0.236071, 0.185902, 0.110718, 0.020897, 0.000000", \
            "0.294944, 0.287380, 0.260931, 0.210762, 0.135578, 0.045758, 0.000000", \
            "0.340670, 0.333106, 0.306657, 0.256488, 0.181304, 0.091483, 0.000000", \
            "0.413510, 0.405946, 0.379498, 0.329328, 0.254145, 0.164324, 0.061625", \
            "0.507583, 0.500019, 0.473570, 0.423401, 0.348217, 0.258396, 0.155697", \
            "0.617804, 0.610240, 0.583791, 0.533622, 0.458438, 0.368617, 0.265918" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.243443, 0.236287, 0.210838, 0.161940, 0.084130, 0.000000, 0.000000", \
            "0.250787, 0.243631, 0.218182, 0.169284, 0.091473, 0.000000, 0.000000", \
            "0.275647, 0.268491, 0.243042, 0.194144, 0.116334, 0.022803, 0.000000", \
            "0.321373, 0.314217, 0.288768, 0.239870, 0.162059, 0.068528, 0.000000", \
            "0.394213, 0.387058, 0.361608, 0.312711, 0.234900, 0.141369, 0.035726", \
            "0.488286, 0.481130, 0.455681, 0.406783, 0.328972, 0.235441, 0.129798", \
            "0.598507, 0.591351, 0.565902, 0.517004, 0.439194, 0.345662, 0.240019" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.456031, 1.456031, 1.456031, 1.456031, 1.456031, 1.456031, 1.456031");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.576145, 2.576145, 2.576145, 2.576145, 2.576145, 2.576145, 2.576145");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002418;
      max_transition : 0.760000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908", \
            "2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908, 2.680908" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721", \
            "4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721, 4.194721" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 6.425e-05;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 1.631e-04;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 1.528e-04;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 1.631e-04;
    }
  }
}
