// fpgac, 1.0.beta-3A  SVN: $Revision: 53 $, "Tue Aug  1 18:09:05 2006"
// part=4003pc84
sixtyfourbit_1_Running^CLK = VCC;
sixtyfourbit_1_T1__Start^CLK = ~sixtyfourbit_1_Running;
sixtyfourbit_1__state_C1 = sixtyfourbit_1_T1__Start;
port(port_0)^CLK = GND;
port(port_1)^CLK = GND;
port(port_2)^CLK = GND;
port(port_3)^CLK = GND;
port(port_4)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_5)^CLK = GND;
port(port_6)^CLK = GND;
port(port_7)^CLK = GND;
port(port_8)^CLK = GND;
port(port_9)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_10)^CLK = GND;
port(port_11)^CLK = GND;
port(port_12)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_13)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_14)^CLK = GND;
port(port_15)^CLK = GND;
port(port_16)^CLK = GND;
port(port_17)^CLK = GND;
port(port_18)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_19)^CLK = GND;
port(port_20)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_21)^CLK = GND;
port(port_22)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_23)^CLK = GND;
port(port_24)^CLK = GND;
port(port_25)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_26)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_27)^CLK = GND;
port(port_28)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_29)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_30)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_31)^CLK = GND;
port(port_32)^CLK = GND;
port(port_33)^CLK = GND;
port(port_34)^CLK = GND;
port(port_35)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_36)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_37)^CLK = GND;
port(port_38)^CLK = GND;
port(port_39)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_40)^CLK = GND;
port(port_41)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_42)^CLK = GND;
port(port_43)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_44)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_45)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_46)^CLK = GND;
port(port_47)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_48)^CLK = GND;
port(port_49)^CLK = GND;
port(port_50)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_51)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_52)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_53)^CLK = GND;
port(port_54)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_55)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_56)^CLK = GND;
port(port_57)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_58)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_59)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_60)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_61)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_62)^(CLK*sixtyfourbit_1__state_C1) = VCC;
port(port_63)^(CLK*sixtyfourbit_1__state_C1) = VCC;
