{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09238,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09727,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00762053,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0109962,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0047498,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0109962,
	"finish__design__instance__count__class:buffer": 13,
	"finish__design__instance__area__class:buffer": 27.398,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 109,
	"finish__design__instance__area__class:timing_repair_buffer": 113.848,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 62.244,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.394,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 524.552,
	"finish__design__instance__count": 619,
	"finish__design__instance__area": 895.888,
	"finish__timing__setup__tns": -0.95032,
	"finish__timing__setup__ws": -0.0601914,
	"finish__clock__skew__setup": 0.000675765,
	"finish__clock__skew__hold": 0.000675765,
	"finish__timing__drv__max_slew_limit": 0.749952,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.760124,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 34,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00183566,
	"finish__power__switching__total": 0.0015448,
	"finish__power__leakage__total": 2.49137e-05,
	"finish__power__total": 0.00340537,
	"finish__design__io": 54,
	"finish__design__die__area": 1790.56,
	"finish__design__core__area": 1571.53,
	"finish__design__instance__count": 675,
	"finish__design__instance__area": 910.784,
	"finish__design__instance__count__stdcell": 675,
	"finish__design__instance__area__stdcell": 910.784,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.579553,
	"finish__design__instance__utilization__stdcell": 0.579553,
	"finish__design__rows": 28,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 28,
	"finish__design__sites": 5908,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5908,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}