INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:23:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.061ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer23/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.964ns (30.071%)  route 4.567ns (69.929%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X18Y144        FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y144        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/out_reg_reg[0][3]/Q
                         net (fo=3, routed)           0.436     1.198    mem_controller4/read_arbiter/data/out_reg_reg[0][31]_0[1]
    SLICE_X18Y144        LUT5 (Prop_lut5_I1_O)        0.043     1.241 r  mem_controller4/read_arbiter/data/data_tehb/dataReg[5]_i_4/O
                         net (fo=1, routed)           0.355     1.596    addi2/lhs[1]
    SLICE_X15Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     1.838 r  addi2/dataReg_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    addi2/dataReg_reg[5]_i_1_n_0
    SLICE_X15Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.887 r  addi2/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.887    addi2/dataReg_reg[8]_i_2_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.936 r  addi2/i___0_i_63/CO[3]
                         net (fo=1, routed)           0.000     1.936    addi2/i___0_i_63_n_0
    SLICE_X15Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.985 r  addi2/i___0_i_59/CO[3]
                         net (fo=1, routed)           0.000     1.985    addi2/i___0_i_59_n_0
    SLICE_X15Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.034 r  addi2/i___0_i_52/CO[3]
                         net (fo=1, routed)           0.000     2.034    addi2/i___0_i_52_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.083 r  addi2/i___0_i_44/CO[3]
                         net (fo=1, routed)           0.001     2.083    addi2/i___0_i_44_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.228 r  addi2/i___0_i_40/O[3]
                         net (fo=4, routed)           0.399     2.627    init18/control/i___1_i_15[27]
    SLICE_X19Y148        LUT6 (Prop_lut6_I5_O)        0.120     2.747 r  init18/control/i___0_i_81/O
                         net (fo=1, routed)           0.332     3.079    cmpi2/i___0_i_26_1
    SLICE_X19Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.122 r  cmpi2/i___0_i_43/O
                         net (fo=1, routed)           0.180     3.302    cmpi2/i___0_i_43_n_0
    SLICE_X18Y149        LUT6 (Prop_lut6_I5_O)        0.043     3.345 r  cmpi2/i___0_i_26/O
                         net (fo=1, routed)           0.000     3.345    cmpi2/i___0_i_26_n_0
    SLICE_X18Y149        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.622 r  cmpi2/i___0_i_13/CO[2]
                         net (fo=9, routed)           0.164     3.787    buffer30/result[0]
    SLICE_X19Y149        LUT2 (Prop_lut2_I1_O)        0.122     3.909 r  buffer30/i___0_i_15/O
                         net (fo=1, routed)           0.225     4.133    buffer95/fifo/Head_reg[0]_1
    SLICE_X19Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.176 f  buffer95/fifo/i___0_i_4/O
                         net (fo=12, routed)          0.194     4.370    fork26/control/generateBlocks[0].regblock/buffer95_outs_ready
    SLICE_X18Y151        LUT6 (Prop_lut6_I4_O)        0.043     4.413 f  fork26/control/generateBlocks[0].regblock/join_inputs//i___0/O
                         net (fo=4, routed)           0.177     4.590    fork52/control/generateBlocks[0].regblock/mux22_outs_ready
    SLICE_X19Y149        LUT5 (Prop_lut5_I4_O)        0.043     4.633 r  fork52/control/generateBlocks[0].regblock/transmitValue_i_5__15/O
                         net (fo=1, routed)           0.310     4.942    buffer48/control/transmitValue_reg_27
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.043     4.985 r  buffer48/control/transmitValue_i_2__72/O
                         net (fo=5, routed)           0.405     5.390    fork56/control/generateBlocks[3].regblock/transmitValue_i_2__109
    SLICE_X15Y153        LUT6 (Prop_lut6_I1_O)        0.043     5.433 r  fork56/control/generateBlocks[3].regblock/transmitValue_i_4__11/O
                         net (fo=2, routed)           0.391     5.824    fork56/control/generateBlocks[2].regblock/fullReg_i_6_1
    SLICE_X13Y157        LUT6 (Prop_lut6_I5_O)        0.043     5.867 r  fork56/control/generateBlocks[2].regblock/fullReg_i_8/O
                         net (fo=1, routed)           0.183     6.049    fork45/control/generateBlocks[1].regblock/fullReg_i_5__0_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.043     6.092 r  fork45/control/generateBlocks[1].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.342     6.434    fork45/control/generateBlocks[7].regblock/fullReg_i_2__3_2
    SLICE_X10Y157        LUT6 (Prop_lut6_I4_O)        0.043     6.477 r  fork45/control/generateBlocks[7].regblock/fullReg_i_5__0/O
                         net (fo=1, routed)           0.095     6.573    fork45/control/generateBlocks[8].regblock/transmitValue_reg_6
    SLICE_X10Y157        LUT6 (Prop_lut6_I4_O)        0.043     6.616 f  fork45/control/generateBlocks[8].regblock/fullReg_i_2__3/O
                         net (fo=6, routed)           0.196     6.812    fork15/control/generateBlocks[0].regblock/dataReg_reg[5]_0
    SLICE_X8Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.855 r  fork15/control/generateBlocks[0].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.184     7.039    buffer23/E[0]
    SLICE_X8Y158         FDRE                                         r  buffer23/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1361, unset)         0.483     5.183    buffer23/clk
    SLICE_X8Y158         FDRE                                         r  buffer23/dataReg_reg[1]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X8Y158         FDRE (Setup_fdre_C_CE)      -0.169     4.978    buffer23/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                 -2.061    




