// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) Qualcomm Innovation Center, Inc. All rights reserved.
 * Copyright (c) 2025 Linaro Ltd
 */

#include "iris_core.h"
#include "iris_ctrls.h"
#include "iris_hfi_gen2.h"
#include "iris_hfi_gen2_defines.h"
#include "iris_platform_common.h"
#include "iris_vpu_buffer.h"
#include "iris_vpu_common.h"

#include "iris_platform_qcs8300.h"
#include "iris_platform_sm8550.h"
#include "iris_platform_sm8650.h"
#include "iris_platform_sm8750.h"

#define WRAPPER_INTR_STATUS_A2HWD_BMSK		BIT(3)

const struct iris_firmware_desc iris_vpu30_p4_s6_gen2_desc = {
	.firmware_data = &iris_hfi_gen2_data,
	.get_vpu_buffer_size = iris_vpu_buf_size,
	.fwname = "qcom/vpu/vpu30_p4_s6.mbn",
};

const struct iris_firmware_desc iris_vpu30_p4_gen2_desc = {
	.firmware_data = &iris_hfi_gen2_data,
	.get_vpu_buffer_size = iris_vpu_buf_size,
	.fwname = "qcom/vpu/vpu30_p4.mbn",
};

const struct iris_firmware_desc iris_vpu33_p4_gen2_desc = {
	.firmware_data = &iris_hfi_gen2_data,
	.get_vpu_buffer_size = iris_vpu33_buf_size,
	.fwname = "qcom/vpu/vpu33_p4.mbn",
};

const struct iris_firmware_desc iris_vpu35_p4_gen2_desc = {
	.firmware_data = &iris_hfi_gen2_data,
	.get_vpu_buffer_size = iris_vpu33_buf_size,
	.fwname = "qcom/vpu/vpu35_p4.mbn",
};

static struct iris_fmt iris_fmts_vpu3x_dec[] = {
	[IRIS_FMT_H264] = {
		.pixfmt = V4L2_PIX_FMT_H264,
		.type = V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE,
	},
	[IRIS_FMT_HEVC] = {
		.pixfmt = V4L2_PIX_FMT_HEVC,
		.type = V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE,
	},
	[IRIS_FMT_VP9] = {
		.pixfmt = V4L2_PIX_FMT_VP9,
		.type = V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE,
	},
	[IRIS_FMT_AV1] = {
		.pixfmt = V4L2_PIX_FMT_AV1,
		.type = V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE,
	},
};

static const struct icc_info iris_icc_info_vpu3x[] = {
	{ "cpu-cfg",    1000, 1000     },
	{ "video-mem",  1000, 15000000 },
};

static const struct bw_info iris_bw_table_dec_vpu3x[] = {
	{ ((4096 * 2160) / 256) * 60, 1608000 },
	{ ((4096 * 2160) / 256) * 30,  826000 },
	{ ((1920 * 1080) / 256) * 60,  567000 },
	{ ((1920 * 1080) / 256) * 30,  294000 },
};

static const char * const iris_pmdomain_table_vpu3x[] = { "venus", "vcodec0" };

static const char * const iris_opp_pd_table_vpu3x[] = { "mxc", "mmcx" };

static const char * const iris_opp_clk_table_vpu3x[] = {
	"vcodec0_core",
	NULL,
};

static struct ubwc_config_data iris_ubwc_config_vpu3x = {
	.max_channels = 8,
	.mal_length = 32,
	.highest_bank_bit = 16,
	.bank_swzl_level = 0,
	.bank_swz2_level = 1,
	.bank_swz3_level = 1,
	.bank_spreading = 1,
};

static const struct tz_cp_config tz_cp_config_vpu3[] = {
	{
		.cp_start = 0,
		.cp_size = 0x25800000,
		.cp_nonpixel_start = 0x01000000,
		.cp_nonpixel_size = 0x24800000,
	},
};

static int sm8550_init_cb_devs(struct iris_core *core)
{
	const u32 f_id_np = 0; /* IRIS_NON_PIXEL_VCODEC */
	const u32 f_id_p = 1;  /* IRIS_PIXEL */
	struct device *dev;

	dev = iris_create_cb_dev(core, "iris_non_pixel", &f_id_np);
	if (IS_ERR(dev))
		return PTR_ERR(dev);

	core->dev_np = dev;
	core->dev_bs = core->dev_np;

	dev = iris_create_cb_dev(core, "iris_pixel", &f_id_p);
	if (IS_ERR(dev))
		goto err_unreg_dev_np;

	core->dev_p = dev;

	return 0;

err_unreg_dev_np:
	platform_device_unregister(to_platform_device(core->dev_np));
	core->dev_np = NULL;
	core->dev_bs = NULL;

	return PTR_ERR(dev);
}

static void sm8550_deinit_cb_devs(struct iris_core *core)
{
	if (core->dev_np)
		platform_device_unregister(to_platform_device(core->dev_np));
	if (core->dev_p)
		platform_device_unregister(to_platform_device(core->dev_p));

	core->dev_np = NULL;
	core->dev_bs = NULL;
	core->dev_p = NULL;
}

/*
 * Shares most of SM8550 data except:
 * - inst_caps to platform_inst_cap_qcs8300
 */
const struct iris_platform_data qcs8300_data = {
	.firmware_desc = &iris_vpu30_p4_s6_gen2_desc,
	.vpu_ops = &iris_vpu3_ops,
	.icc_tbl = iris_icc_info_vpu3x,
	.icc_tbl_size = ARRAY_SIZE(iris_icc_info_vpu3x),
	.clk_rst_tbl = sm8550_clk_reset_table,
	.clk_rst_tbl_size = ARRAY_SIZE(sm8550_clk_reset_table),
	.bw_tbl_dec = iris_bw_table_dec_vpu3x,
	.bw_tbl_dec_size = ARRAY_SIZE(iris_bw_table_dec_vpu3x),
	.pmdomain_tbl = iris_pmdomain_table_vpu3x,
	.pmdomain_tbl_size = ARRAY_SIZE(iris_pmdomain_table_vpu3x),
	.opp_pd_tbl = iris_opp_pd_table_vpu3x,
	.opp_pd_tbl_size = ARRAY_SIZE(iris_opp_pd_table_vpu3x),
	.clk_tbl = sm8550_clk_table,
	.clk_tbl_size = ARRAY_SIZE(sm8550_clk_table),
	.opp_clk_tbl = iris_opp_clk_table_vpu3x,
	/* Upper bound of DMA address range */
	.dma_mask = 0xe0000000 - 1,
	.inst_iris_fmts = iris_fmts_vpu3x_dec,
	.inst_iris_fmts_size = ARRAY_SIZE(iris_fmts_vpu3x_dec),
	.inst_caps = &platform_inst_cap_qcs8300,
	.tz_cp_config_data = tz_cp_config_vpu3,
	.tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_vpu3),
	.ubwc_config = &iris_ubwc_config_vpu3x,
	.num_vpp_pipe = 2,
	.wd_intr_mask = WRAPPER_INTR_STATUS_A2HWD_BMSK,
	.max_session_count = 16,
	.max_core_mbpf = ((4096 * 2176) / 256) * 4,
	.max_core_mbps = (((3840 * 2176) / 256) * 120),
};

const struct iris_platform_data sm8550_data = {
	.firmware_desc = &iris_vpu30_p4_gen2_desc,
	.vpu_ops = &iris_vpu3_ops,
	.init_cb_devs = sm8550_init_cb_devs,
	.deinit_cb_devs = sm8550_deinit_cb_devs,
	.icc_tbl = iris_icc_info_vpu3x,
	.icc_tbl_size = ARRAY_SIZE(iris_icc_info_vpu3x),
	.clk_rst_tbl = sm8550_clk_reset_table,
	.clk_rst_tbl_size = ARRAY_SIZE(sm8550_clk_reset_table),
	.bw_tbl_dec = iris_bw_table_dec_vpu3x,
	.bw_tbl_dec_size = ARRAY_SIZE(iris_bw_table_dec_vpu3x),
	.pmdomain_tbl = iris_pmdomain_table_vpu3x,
	.pmdomain_tbl_size = ARRAY_SIZE(iris_pmdomain_table_vpu3x),
	.opp_pd_tbl = iris_opp_pd_table_vpu3x,
	.opp_pd_tbl_size = ARRAY_SIZE(iris_opp_pd_table_vpu3x),
	.clk_tbl = sm8550_clk_table,
	.clk_tbl_size = ARRAY_SIZE(sm8550_clk_table),
	.opp_clk_tbl = iris_opp_clk_table_vpu3x,
	/* Upper bound of DMA address range */
	.dma_mask = 0xe0000000 - 1,
	.inst_iris_fmts = iris_fmts_vpu3x_dec,
	.inst_iris_fmts_size = ARRAY_SIZE(iris_fmts_vpu3x_dec),
	.inst_caps = &platform_inst_cap_sm8550,
	.tz_cp_config_data = tz_cp_config_vpu3,
	.tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_vpu3),
	.ubwc_config = &iris_ubwc_config_vpu3x,
	.num_vpp_pipe = 4,
	.wd_intr_mask = WRAPPER_INTR_STATUS_A2HWD_BMSK,
	.max_session_count = 16,
	.max_core_mbpf = NUM_MBS_8K * 2,
	.max_core_mbps = ((7680 * 4320) / 256) * 60,
};

/*
 * Shares most of SM8550 data except:
 * - vpu_ops to iris_vpu33_ops
 * - clk_rst_tbl to sm8650_clk_reset_table
 * - controller_rst_tbl to sm8650_controller_reset_table
 */
const struct iris_platform_data sm8650_data = {
	.firmware_desc = &iris_vpu33_p4_gen2_desc,
	.vpu_ops = &iris_vpu33_ops,
	.icc_tbl = iris_icc_info_vpu3x,
	.icc_tbl_size = ARRAY_SIZE(iris_icc_info_vpu3x),
	.clk_rst_tbl = sm8650_clk_reset_table,
	.clk_rst_tbl_size = ARRAY_SIZE(sm8650_clk_reset_table),
	.controller_rst_tbl = sm8650_controller_reset_table,
	.controller_rst_tbl_size = ARRAY_SIZE(sm8650_controller_reset_table),
	.bw_tbl_dec = iris_bw_table_dec_vpu3x,
	.bw_tbl_dec_size = ARRAY_SIZE(iris_bw_table_dec_vpu3x),
	.pmdomain_tbl = iris_pmdomain_table_vpu3x,
	.pmdomain_tbl_size = ARRAY_SIZE(iris_pmdomain_table_vpu3x),
	.opp_pd_tbl = iris_opp_pd_table_vpu3x,
	.opp_pd_tbl_size = ARRAY_SIZE(iris_opp_pd_table_vpu3x),
	.clk_tbl = sm8550_clk_table,
	.clk_tbl_size = ARRAY_SIZE(sm8550_clk_table),
	.opp_clk_tbl = iris_opp_clk_table_vpu3x,
	/* Upper bound of DMA address range */
	.dma_mask = 0xe0000000 - 1,
	.inst_iris_fmts = iris_fmts_vpu3x_dec,
	.inst_iris_fmts_size = ARRAY_SIZE(iris_fmts_vpu3x_dec),
	.inst_caps = &platform_inst_cap_sm8550,
	.tz_cp_config_data = tz_cp_config_vpu3,
	.tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_vpu3),
	.ubwc_config = &iris_ubwc_config_vpu3x,
	.num_vpp_pipe = 4,
	.wd_intr_mask = WRAPPER_INTR_STATUS_A2HWD_BMSK,
	.max_session_count = 16,
	.max_core_mbpf = NUM_MBS_8K * 2,
	.max_core_mbps = ((7680 * 4320) / 256) * 60,
};

const struct iris_platform_data sm8750_data = {
	.firmware_desc = &iris_vpu35_p4_gen2_desc,
	.vpu_ops = &iris_vpu35_ops,
	.icc_tbl = iris_icc_info_vpu3x,
	.icc_tbl_size = ARRAY_SIZE(iris_icc_info_vpu3x),
	.clk_rst_tbl = sm8750_clk_reset_table,
	.clk_rst_tbl_size = ARRAY_SIZE(sm8750_clk_reset_table),
	.bw_tbl_dec = iris_bw_table_dec_vpu3x,
	.bw_tbl_dec_size = ARRAY_SIZE(iris_bw_table_dec_vpu3x),
	.pmdomain_tbl = iris_pmdomain_table_vpu3x,
	.pmdomain_tbl_size = ARRAY_SIZE(iris_pmdomain_table_vpu3x),
	.opp_pd_tbl = iris_opp_pd_table_vpu3x,
	.opp_pd_tbl_size = ARRAY_SIZE(iris_opp_pd_table_vpu3x),
	.clk_tbl = sm8750_clk_table,
	.clk_tbl_size = ARRAY_SIZE(sm8750_clk_table),
	.opp_clk_tbl = iris_opp_clk_table_vpu3x,
	/* Upper bound of DMA address range */
	.dma_mask = 0xe0000000 - 1,
	.inst_iris_fmts = iris_fmts_vpu3x_dec,
	.inst_iris_fmts_size = ARRAY_SIZE(iris_fmts_vpu3x_dec),
	.inst_caps = &platform_inst_cap_sm8550,
	.tz_cp_config_data = tz_cp_config_vpu3,
	.tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_vpu3),
	.ubwc_config = &iris_ubwc_config_vpu3x,
	.num_vpp_pipe = 4,
	.wd_intr_mask = WRAPPER_INTR_STATUS_A2HWD_BMSK,
	.max_session_count = 16,
	.max_core_mbpf = NUM_MBS_8K * 2,
	.max_core_mbps = ((7680 * 4320) / 256) * 60,
};
