// Baseline without mux info

module instruct_reg(
	input clk, 
	input instr_en, // PC fetch
	input wire [15:0] instruct_data, 
	output reg [11:0] instructions,
	output reg [3:0] opcode); 

	
	always @(posedge clk) begin
		if(instr_en) begin
			instructions <= instruct_data[11:0]; 
			opcode <= instruct_data[15:12]; 
		
		end
	end
	
endmodule
