DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 1224,0
)
(Instance
name "Usmx4"
duLibraryName "locallink"
duName "ll_smx4"
elements [
]
mwi 0
uid 1425,0
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4"
)
(vvPair
variable "date"
value "05/07/14"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "ll_syncmux4"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "05/07/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:39:54"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "locallink"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../locallink/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../locallink/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "ll_syncmux4"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux4/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:41:44"
)
(vvPair
variable "unit"
value "ll_syncmux4"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,46000,81000,47000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,46000,74600,47000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,42000,85000,43000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,42000,84100,43000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,44000,81000,45000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,44000,74100,45000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,44000,64000,45000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,44000,61900,45000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,43000,101000,47000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,43200,90300,44200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,42000,101000,43000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,42000,86800,43000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,42000,81000,44000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "67050,42500,73950,43500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,45000,64000,46000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,45000,62200,46000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,46000,64000,47000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,46000,62900,47000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,45000,81000,46000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,45000,74800,46000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "60000,42000,101000,47000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 211,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,32000,-9400,33200"
st "clk          : std_logic"
)
)
*13 (Net
uid 258,0
decl (Decl
n "data_o"
t "slv16"
o 10
suid 2,0
)
declText (MLText
uid 259,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,42800,-10200,44000"
st "data_o       : slv16"
)
)
*14 (Net
uid 266,0
decl (Decl
n "data_len_o"
t "slv16"
o 9
suid 3,0
)
declText (MLText
uid 267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,41600,-9500,42800"
st "data_len_o   : slv16"
)
)
*15 (Net
uid 274,0
decl (Decl
n "sof_o"
t "std_logic"
o 14
suid 4,0
)
declText (MLText
uid 275,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,46400,-8900,47600"
st "sof_o        : std_logic"
)
)
*16 (Net
uid 282,0
decl (Decl
n "eof_o"
t "std_logic"
o 11
suid 5,0
)
declText (MLText
uid 283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,44000,-8800,45200"
st "eof_o        : std_logic"
)
)
*17 (Net
uid 290,0
decl (Decl
n "src_rdy_o"
t "std_logic"
o 15
suid 6,0
)
declText (MLText
uid 291,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,47600,-8000,48800"
st "src_rdy_o    : std_logic"
)
)
*18 (Net
uid 314,0
decl (Decl
n "s_data_i"
t "slv16_array"
b "(3 DOWNTO 0)"
o 4
suid 9,0
)
declText (MLText
uid 315,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,35600,4900,36800"
st "s_data_i     : slv16_array(2**NLEVELS-1 downto 0)"
)
)
*19 (Net
uid 322,0
decl (Decl
n "s_data_len_i"
t "slv16_array"
b "(3 DOWNTO 0)"
o 5
suid 10,0
)
declText (MLText
uid 323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,36800,5600,38000"
st "s_data_len_i : slv16_array(2**NLEVELS-1 downto 0)"
)
)
*20 (Net
uid 330,0
decl (Decl
n "s_sof_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 11,0
)
declText (MLText
uid 331,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,39200,6700,40400"
st "s_sof_i      : std_logic_vector(2**NLEVELS-1 downto 0)"
)
)
*21 (Net
uid 338,0
decl (Decl
n "s_eof_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 12,0
)
declText (MLText
uid 339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,38000,6800,39200"
st "s_eof_i      : std_logic_vector(2**NLEVELS-1 downto 0)"
)
)
*22 (Net
uid 346,0
decl (Decl
n "s_src_rdy_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 13,0
)
declText (MLText
uid 347,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,40400,7600,41600"
st "s_src_rdy_i  : std_logic_vector(2**NLEVELS-1 downto 0)"
)
)
*23 (Net
uid 354,0
decl (Decl
n "s_dst_rdy_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 14,0
)
declText (MLText
uid 355,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,45200,8000,46400"
st "s_dst_rdy_o  : std_logic_vector(2**NLEVELS-1 downto 0)"
)
)
*24 (PortIoIn
uid 362,0
shape (CompositeShape
uid 363,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 364,0
sl 0
ro 270
xt "32000,16625,33500,17375"
)
(Line
uid 365,0
sl 0
ro 270
xt "33500,17000,34000,17000"
pts [
"33500,17000"
"34000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 366,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 367,0
va (VaSet
isHidden 1
)
xt "27800,16500,31000,17500"
st "s_data_i"
ju 2
blo "31000,17300"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 368,0
shape (CompositeShape
uid 369,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 370,0
sl 0
ro 270
xt "32000,17625,33500,18375"
)
(Line
uid 371,0
sl 0
ro 270
xt "33500,18000,34000,18000"
pts [
"33500,18000"
"34000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 372,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
isHidden 1
)
xt "25700,17500,31000,18500"
st "s_data_len_i"
ju 2
blo "31000,18300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 374,0
shape (CompositeShape
uid 375,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 376,0
sl 0
ro 270
xt "32000,18625,33500,19375"
)
(Line
uid 377,0
sl 0
ro 270
xt "33500,19000,34000,19000"
pts [
"33500,19000"
"34000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 378,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
isHidden 1
)
xt "28200,18500,31000,19500"
st "s_sof_i"
ju 2
blo "31000,19300"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 380,0
shape (CompositeShape
uid 381,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 382,0
sl 0
ro 270
xt "32000,19625,33500,20375"
)
(Line
uid 383,0
sl 0
ro 270
xt "33500,20000,34000,20000"
pts [
"33500,20000"
"34000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 384,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
isHidden 1
)
xt "28200,19500,31000,20500"
st "s_eof_i"
ju 2
blo "31000,20300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 386,0
shape (CompositeShape
uid 387,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 388,0
sl 0
ro 270
xt "32000,20625,33500,21375"
)
(Line
uid 389,0
sl 0
ro 270
xt "33500,21000,34000,21000"
pts [
"33500,21000"
"34000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 390,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
isHidden 1
)
xt "26100,20500,31000,21500"
st "s_src_rdy_i"
ju 2
blo "31000,21300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 392,0
shape (CompositeShape
uid 393,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 394,0
sl 0
ro 90
xt "32000,33625,33500,34375"
)
(Line
uid 395,0
sl 0
ro 90
xt "33500,34000,34000,34000"
pts [
"34000,34000"
"33500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 396,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
isHidden 1
)
xt "25700,33500,31000,34500"
st "s_dst_rdy_o"
ju 2
blo "31000,34300"
tm "WireNameMgr"
)
)
)
*30 (PortIoOut
uid 398,0
shape (CompositeShape
uid 399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 400,0
sl 0
ro 270
xt "99500,15625,101000,16375"
)
(Line
uid 401,0
sl 0
ro 270
xt "99000,16000,99500,16000"
pts [
"99000,16000"
"99500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 402,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 403,0
va (VaSet
isHidden 1
)
xt "102000,15500,104600,16500"
st "data_o"
blo "102000,16300"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 404,0
shape (CompositeShape
uid 405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 406,0
sl 0
ro 270
xt "99500,16625,101000,17375"
)
(Line
uid 407,0
sl 0
ro 270
xt "99000,17000,99500,17000"
pts [
"99000,17000"
"99500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 408,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
)
xt "102000,16500,106700,17500"
st "data_len_o"
blo "102000,17300"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 410,0
shape (CompositeShape
uid 411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 412,0
sl 0
ro 270
xt "99500,17625,101000,18375"
)
(Line
uid 413,0
sl 0
ro 270
xt "99000,18000,99500,18000"
pts [
"99000,18000"
"99500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 414,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 415,0
va (VaSet
isHidden 1
)
xt "102000,17500,104200,18500"
st "sof_o"
blo "102000,18300"
tm "WireNameMgr"
)
)
)
*33 (PortIoOut
uid 416,0
shape (CompositeShape
uid 417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 418,0
sl 0
ro 270
xt "99500,18625,101000,19375"
)
(Line
uid 419,0
sl 0
ro 270
xt "99000,19000,99500,19000"
pts [
"99000,19000"
"99500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 420,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
isHidden 1
)
xt "102000,18500,104200,19500"
st "eof_o"
blo "102000,19300"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 422,0
shape (CompositeShape
uid 423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 424,0
sl 0
ro 270
xt "99500,19625,101000,20375"
)
(Line
uid 425,0
sl 0
ro 270
xt "99000,20000,99500,20000"
pts [
"99000,20000"
"99500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 426,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
isHidden 1
)
xt "102000,19500,105800,20500"
st "src_rdy_o"
blo "102000,20300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 460,0
decl (Decl
n "rst"
t "std_logic"
o 3
suid 17,0
)
declText (MLText
uid 461,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,34400,-9600,35600"
st "rst          : std_logic"
)
)
*36 (Net
uid 516,0
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 downto 0)"
o 17
suid 19,0
)
declText (MLText
uid 517,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,33200,8400,34400"
st "SIGNAL sel          : std_logic_vector(NLEVELS-1 downto 0)"
)
)
*37 (Net
uid 518,0
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 2
suid 20,0
)
declText (MLText
uid 519,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-19000,33200,-8200,34400"
st "dst_rdy_i    : std_logic"
)
)
*38 (PortIoIn
uid 526,0
shape (CompositeShape
uid 527,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 528,0
sl 0
ro 90
xt "99500,36625,101000,37375"
)
(Line
uid 529,0
sl 0
ro 90
xt "99000,37000,99500,37000"
pts [
"99500,37000"
"99000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 530,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
isHidden 1
)
xt "102000,36500,105600,37500"
st "dst_rdy_i"
blo "102000,37300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 564,0
decl (Decl
n "freeze"
t "std_logic"
o 16
suid 21,0
)
declText (MLText
uid 565,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*40 (PortIoIn
uid 865,0
shape (CompositeShape
uid 866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 867,0
sl 0
ro 270
xt "32000,36625,33500,37375"
)
(Line
uid 868,0
sl 0
ro 270
xt "33500,37000,34000,37000"
pts [
"33500,37000"
"34000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 869,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 870,0
va (VaSet
isHidden 1
)
xt "30000,36500,31000,37500"
st "rst"
ju 2
blo "31000,37300"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 871,0
shape (CompositeShape
uid 872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 873,0
sl 0
ro 270
xt "32000,37625,33500,38375"
)
(Line
uid 874,0
sl 0
ro 270
xt "33500,38000,34000,38000"
pts [
"33500,38000"
"34000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
isHidden 1
)
xt "30000,37500,31000,38500"
st "clk"
ju 2
blo "31000,38300"
tm "WireNameMgr"
)
)
)
*42 (MWC
uid 1224,0
optionalChildren [
*43 (CptPort
uid 1207,0
optionalChildren [
*44 (Line
uid 1211,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,33000,82000,33000"
pts [
"81000,33000"
"82000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1208,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "80250,32625,81000,33375"
)
tg (CPTG
uid 1209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1210,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "78000,32500,79500,33400"
st "din"
blo "78000,33200"
)
s (Text
uid 1233,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "78000,33400,78000,33400"
blo "78000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(1 downto 0)"
o 17
suid 1,0
)
)
)
*45 (CptPort
uid 1212,0
optionalChildren [
*46 (Line
uid 1216,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,33000,86000,33000"
pts [
"86000,33000"
"85000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "86000,32625,86750,33375"
)
tg (CPTG
uid 1214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1215,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87000,32500,89000,33400"
st "dout"
ju 2
blo "89000,33200"
)
s (Text
uid 1234,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "89000,33400,89000,33400"
ju 2
blo "89000,33400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(1 downto 0)"
o 13
suid 2,0
)
)
)
*47 (Grouping
uid 1217,0
optionalChildren [
*48 (CommentGraphic
uid 1219,0
shape (CustomPolygon
pts [
"82000,31000"
"85000,33000"
"82000,35000"
"82000,31000"
]
uid 1220,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "82000,31000,85000,35000"
)
oxt "7000,6000,10000,10000"
)
*49 (CommentText
uid 1221,0
shape (Rectangle
uid 1222,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "82000,32000,84250,34000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 1223,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "82125,32550,84125,33450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 1218,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "82000,31000,85000,35000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 1225,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "81000,31000,86000,35000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 1226,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1227,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "83350,33200,88850,34100"
st "moduleware"
blo "83350,33900"
)
*51 (Text
uid 1228,0
va (VaSet
font "courier,8,0"
)
xt "83350,34100,85350,35000"
st "buff"
blo "83350,34800"
)
*52 (Text
uid 1229,0
va (VaSet
font "courier,8,0"
)
xt "83350,35000,84850,35900"
st "U_0"
blo "83350,35700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1230,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1231,0
text (MLText
uid 1232,0
va (VaSet
font "courier,8,0"
)
xt "78000,12300,78000,12300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*53 (PortIoOut
uid 1245,0
shape (CompositeShape
uid 1246,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1247,0
sl 0
ro 270
xt "99500,32625,101000,33375"
)
(Line
uid 1248,0
sl 0
ro 270
xt "99000,33000,99500,33000"
pts [
"99000,33000"
"99500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1249,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1250,0
va (VaSet
isHidden 1
)
xt "102000,32500,108000,33500"
st "selected_str_o"
blo "102000,33300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 1253,0
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(1 downto 0)"
o 13
suid 23,0
)
declText (MLText
uid 1254,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*55 (SaComponent
uid 1425,0
optionalChildren [
*56 (CptPort
uid 1369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,11625,90750,12375"
)
tg (CPTG
uid 1371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1372,0
va (VaSet
)
xt "86400,11500,89000,12500"
st "data_o"
ju 2
blo "89000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "slv16"
o 1
)
)
)
*57 (CptPort
uid 1373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,12625,90750,13375"
)
tg (CPTG
uid 1375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1376,0
va (VaSet
)
xt "84300,12500,89000,13500"
st "data_len_o"
ju 2
blo "89000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_len_o"
t "slv16"
o 2
)
)
)
*58 (CptPort
uid 1377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,13625,90750,14375"
)
tg (CPTG
uid 1379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1380,0
va (VaSet
)
xt "86800,13500,89000,14500"
st "sof_o"
ju 2
blo "89000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*59 (CptPort
uid 1381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,14625,90750,15375"
)
tg (CPTG
uid 1383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1384,0
va (VaSet
)
xt "86800,14500,89000,15500"
st "eof_o"
ju 2
blo "89000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 4
)
)
)
*60 (CptPort
uid 1385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,15625,90750,16375"
)
tg (CPTG
uid 1387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1388,0
va (VaSet
)
xt "85200,15500,89000,16500"
st "src_rdy_o"
ju 2
blo "89000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 5
)
)
)
*61 (CptPort
uid 1389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,11625,75000,12375"
)
tg (CPTG
uid 1391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1392,0
va (VaSet
)
xt "76000,11500,78900,12500"
st "freeze_i"
blo "76000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "freeze_i"
t "std_logic"
o 6
)
)
)
*62 (CptPort
uid 1393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,12625,75000,13375"
)
tg (CPTG
uid 1395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1396,0
va (VaSet
)
xt "76000,12500,82100,13500"
st "s_data_i : (3:0)"
blo "76000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "s_data_i"
t "slv16_array"
b "(3 downto 0)"
o 7
)
)
)
*63 (CptPort
uid 1397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,13625,75000,14375"
)
tg (CPTG
uid 1399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1400,0
va (VaSet
)
xt "76000,13500,83700,14500"
st "s_data_len_i : (3:0)"
blo "76000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "s_data_len_i"
t "slv16_array"
b "(3 downto 0)"
o 8
)
)
)
*64 (CptPort
uid 1401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,14625,75000,15375"
)
tg (CPTG
uid 1403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1404,0
va (VaSet
)
xt "76000,14500,81700,15500"
st "s_sof_i : (3:0)"
blo "76000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "s_sof_i"
t "std_logic_vector"
b "(3 downto 0)"
o 9
)
)
)
*65 (CptPort
uid 1405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,15625,75000,16375"
)
tg (CPTG
uid 1407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1408,0
va (VaSet
)
xt "76000,15500,81700,16500"
st "s_eof_i : (3:0)"
blo "76000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "s_eof_i"
t "std_logic_vector"
b "(3 downto 0)"
o 10
)
)
)
*66 (CptPort
uid 1409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,16625,75000,17375"
)
tg (CPTG
uid 1411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1412,0
va (VaSet
)
xt "76000,16500,83300,17500"
st "s_src_rdy_i : (3:0)"
blo "76000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "s_src_rdy_i"
t "std_logic_vector"
b "(3 downto 0)"
o 11
)
)
)
*67 (CptPort
uid 1413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,17625,75000,18375"
)
tg (CPTG
uid 1415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "76000,17500,80600,18500"
st "sel_i : (1:0)"
blo "76000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
o 12
)
)
)
*68 (CptPort
uid 1417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,18625,75000,19375"
)
tg (CPTG
uid 1419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1420,0
va (VaSet
)
xt "76000,18500,77000,19500"
st "clk"
blo "76000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
)
)
)
*69 (CptPort
uid 1421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74250,19625,75000,20375"
)
tg (CPTG
uid 1423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1424,0
va (VaSet
)
xt "76000,19500,77000,20500"
st "rst"
blo "76000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
)
)
)
]
shape (Rectangle
uid 1426,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,11000,90000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 1428,0
va (VaSet
font "helvetica,8,1"
)
xt "80900,21000,84100,22000"
st "locallink"
blo "80900,21800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 1429,0
va (VaSet
font "helvetica,8,1"
)
xt "80900,22000,84100,23000"
st "ll_smx4"
blo "80900,22800"
tm "CptNameMgr"
)
*72 (Text
uid 1430,0
va (VaSet
font "helvetica,8,1"
)
xt "80900,23000,83800,24000"
st "Usmx4"
blo "80900,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1431,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1432,0
text (MLText
uid 1433,0
va (VaSet
font "clean,8,0"
)
xt "82500,11000,82500,11000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*73 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "71000,19000,74250,19000"
pts [
"71000,19000"
"74250,19000"
]
)
end &68
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "72000,18000,73000,19000"
st "clk"
blo "72000,18800"
tm "WireNameMgr"
)
)
on &12
)
*74 (Wire
uid 260,0
shape (OrthoPolyLine
uid 261,0
va (VaSet
vasetType 3
)
xt "90750,12000,99000,16000"
pts [
"90750,12000"
"95000,12000"
"95000,16000"
"99000,16000"
]
)
start &56
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "92000,11000,94600,12000"
st "data_o"
blo "92000,11800"
tm "WireNameMgr"
)
)
on &13
)
*75 (Wire
uid 268,0
shape (OrthoPolyLine
uid 269,0
va (VaSet
vasetType 3
)
xt "90750,13000,99000,17000"
pts [
"90750,13000"
"95000,13000"
"95000,17000"
"99000,17000"
]
)
start &57
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "92000,12000,96700,13000"
st "data_len_o"
blo "92000,12800"
tm "WireNameMgr"
)
)
on &14
)
*76 (Wire
uid 276,0
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
)
xt "90750,14000,99000,18000"
pts [
"90750,14000"
"95000,14000"
"95000,18000"
"99000,18000"
]
)
start &58
end &32
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "92000,13000,94200,14000"
st "sof_o"
blo "92000,13800"
tm "WireNameMgr"
)
)
on &15
)
*77 (Wire
uid 284,0
shape (OrthoPolyLine
uid 285,0
va (VaSet
vasetType 3
)
xt "90750,15000,99000,19000"
pts [
"90750,15000"
"95000,15000"
"95000,19000"
"99000,19000"
]
)
start &59
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "92000,14000,94200,15000"
st "eof_o"
blo "92000,14800"
tm "WireNameMgr"
)
)
on &16
)
*78 (Wire
uid 292,0
shape (OrthoPolyLine
uid 293,0
va (VaSet
vasetType 3
)
xt "90750,16000,99000,20000"
pts [
"90750,16000"
"95000,16000"
"95000,20000"
"99000,20000"
]
)
start &60
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 297,0
va (VaSet
)
xt "92000,15000,95800,16000"
st "src_rdy_o"
blo "92000,15800"
tm "WireNameMgr"
)
)
on &17
)
*79 (Wire
uid 300,0
shape (OrthoPolyLine
uid 301,0
va (VaSet
vasetType 3
)
xt "66750,12000,74250,26000"
pts [
"66750,26000"
"71000,26000"
"71000,12000"
"74250,12000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "67000,25000,69200,26000"
st "freeze"
blo "67000,25800"
tm "WireNameMgr"
)
)
on &39
)
*80 (Wire
uid 308,0
optionalChildren [
*81 (BdJunction
uid 1205,0
ps "OnConnectorStrategy"
shape (Circle
uid 1206,0
va (VaSet
vasetType 1
)
xt "71600,17600,72400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,18000,74250,28000"
pts [
"66750,28000"
"71000,28000"
"71000,18000"
"74250,18000"
]
)
end &67
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
)
xt "67000,27000,70900,28000"
st "sel : (1:0)"
blo "67000,27800"
tm "WireNameMgr"
)
)
on &36
)
*82 (Wire
uid 316,0
shape (OrthoPolyLine
uid 317,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,13000,74250,17000"
pts [
"34000,17000"
"54000,17000"
"54000,13000"
"74250,13000"
]
)
start &24
end &62
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "35000,16000,41100,17000"
st "s_data_i : (3:0)"
blo "35000,16800"
tm "WireNameMgr"
)
)
on &18
)
*83 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,14000,74250,18000"
pts [
"34000,18000"
"54000,18000"
"54000,14000"
"74250,14000"
]
)
start &25
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329,0
va (VaSet
)
xt "35000,17000,42700,18000"
st "s_data_len_i : (3:0)"
blo "35000,17800"
tm "WireNameMgr"
)
)
on &19
)
*84 (Wire
uid 332,0
shape (OrthoPolyLine
uid 333,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,15000,74250,19000"
pts [
"34000,19000"
"54000,19000"
"54000,15000"
"74250,15000"
]
)
start &26
end &64
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 337,0
va (VaSet
)
xt "35000,18000,40700,19000"
st "s_sof_i : (3:0)"
blo "35000,18800"
tm "WireNameMgr"
)
)
on &20
)
*85 (Wire
uid 340,0
optionalChildren [
*86 (BdJunction
uid 452,0
ps "OnConnectorStrategy"
shape (Circle
uid 453,0
va (VaSet
vasetType 1
)
xt "42600,19600,43400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 341,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,16000,74250,20000"
pts [
"34000,20000"
"54000,20000"
"54000,16000"
"74250,16000"
]
)
start &27
end &65
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "35000,19000,40700,20000"
st "s_eof_i : (3:0)"
blo "35000,19800"
tm "WireNameMgr"
)
)
on &21
)
*87 (Wire
uid 348,0
optionalChildren [
*88 (BdJunction
uid 458,0
ps "OnConnectorStrategy"
shape (Circle
uid 459,0
va (VaSet
vasetType 1
)
xt "43600,20600,44400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,17000,74250,21000"
pts [
"34000,21000"
"54000,21000"
"54000,17000"
"74250,17000"
]
)
start &28
end &66
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 353,0
va (VaSet
)
xt "35000,20000,42300,21000"
st "s_src_rdy_i : (3:0)"
blo "35000,20800"
tm "WireNameMgr"
)
)
on &22
)
*89 (Wire
uid 356,0
shape (OrthoPolyLine
uid 357,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,34000,46250,34000"
pts [
"46250,34000"
"34000,34000"
]
)
end &29
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "35000,33000,42700,34000"
st "s_dst_rdy_o : (3:0)"
blo "35000,33800"
tm "WireNameMgr"
)
)
on &23
)
*90 (Wire
uid 446,0
shape (OrthoPolyLine
uid 447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,20000,46250,27000"
pts [
"46250,27000"
"43000,27000"
"43000,20000"
]
)
end &86
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
isHidden 1
)
xt "45000,31000,47800,32000"
st "s_eof_i"
blo "45000,31800"
tm "WireNameMgr"
)
)
on &21
)
*91 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,21000,46250,26000"
pts [
"44000,21000"
"44000,26000"
"46250,26000"
]
)
start &88
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
isHidden 1
)
xt "45000,30000,49900,31000"
st "s_src_rdy_i"
blo "45000,30800"
tm "WireNameMgr"
)
)
on &22
)
*92 (Wire
uid 462,0
shape (OrthoPolyLine
uid 463,0
va (VaSet
vasetType 3
)
xt "34000,37000,46250,37000"
pts [
"34000,37000"
"46250,37000"
]
)
start &40
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "35000,36000,36000,37000"
st "rst"
blo "35000,36800"
tm "WireNameMgr"
)
)
on &35
)
*93 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "34000,38000,46250,38000"
pts [
"34000,38000"
"46250,38000"
]
)
start &41
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "35000,37000,36000,38000"
st "clk"
blo "35000,37800"
tm "WireNameMgr"
)
)
on &12
)
*94 (Wire
uid 520,0
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "66750,37000,99000,37000"
pts [
"99000,37000"
"66750,37000"
]
)
start &38
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "92000,36000,95600,37000"
st "dst_rdy_i"
blo "92000,36800"
tm "WireNameMgr"
)
)
on &37
)
*95 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "71000,20000,74250,20000"
pts [
"71000,20000"
"74250,20000"
]
)
end &69
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "72000,19000,73000,20000"
st "rst"
blo "72000,19800"
tm "WireNameMgr"
)
)
on &35
)
*96 (Wire
uid 1199,0
shape (OrthoPolyLine
uid 1200,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,18000,81000,33000"
pts [
"72000,18000"
"72000,33000"
"81000,33000"
]
)
start &81
end &43
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
)
xt "79000,32000,80000,33000"
st "sel"
blo "79000,32800"
tm "WireNameMgr"
)
)
on &36
)
*97 (Wire
uid 1235,0
shape (OrthoPolyLine
uid 1236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,33000,99000,33000"
pts [
"86000,33000"
"99000,33000"
]
)
start &45
end &53
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1242,0
va (VaSet
)
xt "92000,32000,98000,33000"
st "selected_str_o"
blo "92000,32800"
tm "WireNameMgr"
)
)
on &54
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *98 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "14000,42100,20500,43000"
st "Package List"
blo "14000,42800"
)
*100 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "14000,43000,26100,54000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*102 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*103 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*105 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*107 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,4,1436,887"
viewArea "30900,9900,84448,40128"
cachedDiagramExtent "-21000,0,108000,54000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1487,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*109 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*110 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*112 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*113 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*116 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*118 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*119 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*121 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*122 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*124 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*126 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*128 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-15500,31000"
st "Declarations"
blo "-21000,30800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,31000,-18600,32000"
st "Ports:"
blo "-21000,31800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-17300,31000"
st "Pre User:"
blo "-21000,30800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-21000,30000,-21000,30000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,31000,-13800,32000"
st "Diagram Signals:"
blo "-21000,31800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-21000,30000,-16300,31000"
st "Post User:"
blo "-21000,30800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-21000,30000,-21000,30000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 23,0
usingSuid 1
emptyRow *129 (LEmptyRow
)
uid 54,0
optionalChildren [
*130 (RefLabelRowHdr
)
*131 (TitleRowHdr
)
*132 (FilterRowHdr
)
*133 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*134 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*135 (GroupColHdr
tm "GroupColHdrMgr"
)
*136 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*137 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*138 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*139 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*140 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*141 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 219,0
)
*143 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_o"
t "slv16"
o 10
suid 2,0
)
)
uid 486,0
)
*144 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_len_o"
t "slv16"
o 9
suid 3,0
)
)
uid 488,0
)
*145 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 14
suid 4,0
)
)
uid 490,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 11
suid 5,0
)
)
uid 492,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 15
suid 6,0
)
)
uid 494,0
)
*148 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_data_i"
t "slv16_array"
b "(3 DOWNTO 0)"
o 4
suid 9,0
)
)
uid 500,0
)
*149 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_data_len_i"
t "slv16_array"
b "(3 DOWNTO 0)"
o 5
suid 10,0
)
)
uid 502,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_sof_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 11,0
)
)
uid 504,0
)
*151 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_eof_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 12,0
)
)
uid 506,0
)
*152 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_src_rdy_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 13,0
)
)
uid 508,0
)
*153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s_dst_rdy_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 14,0
)
)
uid 510,0
)
*154 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 17,0
)
)
uid 512,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 downto 0)"
o 17
suid 19,0
)
)
uid 534,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 2
suid 20,0
)
)
uid 536,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "freeze"
t "std_logic"
o 16
suid 21,0
)
)
uid 566,0
)
*158 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(1 downto 0)"
o 13
suid 23,0
)
)
uid 1255,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*159 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *160 (MRCItem
litem &129
pos 17
dimension 20
)
uid 69,0
optionalChildren [
*161 (MRCItem
litem &130
pos 0
dimension 20
uid 70,0
)
*162 (MRCItem
litem &131
pos 1
dimension 23
uid 71,0
)
*163 (MRCItem
litem &132
pos 2
hidden 1
dimension 20
uid 72,0
)
*164 (MRCItem
litem &142
pos 0
dimension 20
uid 220,0
)
*165 (MRCItem
litem &143
pos 1
dimension 20
uid 487,0
)
*166 (MRCItem
litem &144
pos 2
dimension 20
uid 489,0
)
*167 (MRCItem
litem &145
pos 3
dimension 20
uid 491,0
)
*168 (MRCItem
litem &146
pos 4
dimension 20
uid 493,0
)
*169 (MRCItem
litem &147
pos 5
dimension 20
uid 495,0
)
*170 (MRCItem
litem &148
pos 6
dimension 20
uid 501,0
)
*171 (MRCItem
litem &149
pos 7
dimension 20
uid 503,0
)
*172 (MRCItem
litem &150
pos 8
dimension 20
uid 505,0
)
*173 (MRCItem
litem &151
pos 9
dimension 20
uid 507,0
)
*174 (MRCItem
litem &152
pos 10
dimension 20
uid 509,0
)
*175 (MRCItem
litem &153
pos 11
dimension 20
uid 511,0
)
*176 (MRCItem
litem &154
pos 12
dimension 20
uid 513,0
)
*177 (MRCItem
litem &155
pos 15
dimension 20
uid 535,0
)
*178 (MRCItem
litem &156
pos 13
dimension 20
uid 537,0
)
*179 (MRCItem
litem &157
pos 16
dimension 20
uid 567,0
)
*180 (MRCItem
litem &158
pos 14
dimension 20
uid 1256,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*181 (MRCItem
litem &133
pos 0
dimension 20
uid 74,0
)
*182 (MRCItem
litem &135
pos 1
dimension 50
uid 75,0
)
*183 (MRCItem
litem &136
pos 2
dimension 100
uid 76,0
)
*184 (MRCItem
litem &137
pos 3
dimension 50
uid 77,0
)
*185 (MRCItem
litem &138
pos 4
dimension 100
uid 78,0
)
*186 (MRCItem
litem &139
pos 5
dimension 100
uid 79,0
)
*187 (MRCItem
litem &140
pos 6
dimension 50
uid 80,0
)
*188 (MRCItem
litem &141
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *189 (LEmptyRow
)
uid 83,0
optionalChildren [
*190 (RefLabelRowHdr
)
*191 (TitleRowHdr
)
*192 (FilterRowHdr
)
*193 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*194 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*195 (GroupColHdr
tm "GroupColHdrMgr"
)
*196 (NameColHdr
tm "GenericNameColHdrMgr"
)
*197 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*198 (InitColHdr
tm "GenericValueColHdrMgr"
)
*199 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*200 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*201 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *202 (MRCItem
litem &189
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*203 (MRCItem
litem &190
pos 0
dimension 20
uid 98,0
)
*204 (MRCItem
litem &191
pos 1
dimension 23
uid 99,0
)
*205 (MRCItem
litem &192
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*206 (MRCItem
litem &193
pos 0
dimension 20
uid 102,0
)
*207 (MRCItem
litem &195
pos 1
dimension 50
uid 103,0
)
*208 (MRCItem
litem &196
pos 2
dimension 100
uid 104,0
)
*209 (MRCItem
litem &197
pos 3
dimension 100
uid 105,0
)
*210 (MRCItem
litem &198
pos 4
dimension 50
uid 106,0
)
*211 (MRCItem
litem &199
pos 5
dimension 50
uid 107,0
)
*212 (MRCItem
litem &200
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
