<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='839' type='void llvm::AArch64TargetLowering::saveVarArgRegisters(llvm::CCState &amp; CCInfo, llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue &amp; Chain) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4767' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4840' ll='4922' type='void llvm::AArch64TargetLowering::saveVarArgRegisters(llvm::CCState &amp; CCInfo, llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue &amp; Chain) const'/>
