library verilog;
use verilog.vl_types.all;
entity mult_select is
    port(
        adc_effective   : in     vl_logic_vector(31 downto 0);
        std_i           : in     vl_logic_vector(31 downto 0);
        mult_2          : out    vl_logic_vector(31 downto 0);
        count_global    : in     vl_logic_vector(4 downto 0);
        clk             : in     vl_logic
    );
end mult_select;
