

================================================================
== Vitis HLS Report for 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.878 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9437|     9437|  94.370 us|  94.370 us|  9437|  9437|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_1_VITIS_LOOP_110_2  |     9435|     9435|         5|          1|          1|  9432|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     3|        -|       -|    -|
|Expression           |        -|     -|        0|    1422|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |       44|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     237|    -|
|Register             |        -|     -|      996|     224|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       44|     3|      996|    1883|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------------+-----------------------------------------+---------------------+
    |                   Instance                  |                  Module                 |      Expression     |
    +---------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31  |ama_addmuladd_13ns_13ns_13s_13ns_13_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_13s_13s_13ns_13_4_1_U32           |mac_muladd_13s_13s_13ns_13_4_1           |         i0 * i1 + i2|
    |mac_muladd_13s_13s_13ns_13_4_1_U33           |mac_muladd_13s_13s_13ns_13_4_1           |         i0 * i1 + i2|
    +---------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_U  |Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W  |       44|  0|   0|    0|  6144|  128|     1|       786432|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                             |       44|  0|   0|    0|  6144|  128|     1|       786432|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_387_p2                 |         +|   0|  0|  67|          60|           1|
    |add_ln117_1_fu_915_p2               |         +|   0|  0|  17|          13|          13|
    |add_ln137_1_fu_793_p2               |         +|   0|  0|  17|          13|          13|
    |add_ln160_1_fu_879_p2               |         +|   0|  0|  17|          13|          13|
    |block_read_K_fu_761_p2              |         +|   0|  0|   9|           2|           2|
    |cnt_1_fu_457_p2                     |         +|   0|  0|  39|          32|           1|
    |count_simd_1_fu_476_p2              |         +|   0|  0|  39|          32|           1|
    |counter_internal_block_4_fu_592_p2  |         +|   0|  0|  39|          32|           1|
    |current_block_read_1_fu_821_p2      |         +|   0|  0|   9|           2|           1|
    |current_line_simd_1_fu_622_p2       |         +|   0|  0|  39|          32|           1|
    |current_line_simd_2_fu_556_p2       |         +|   0|  0|  39|          32|           1|
    |grp_fu_260_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_271_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_282_p2                       |         +|   0|  0|   9|           2|           1|
    |inp_4_fu_616_p2                     |         +|   0|  0|  39|          32|           1|
    |k_y_1_fu_809_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_x_1_fu_500_p2                   |         +|   0|  0|  39|          32|           1|
    |rep_5_fu_700_p2                     |         +|   0|  0|  39|          32|           1|
    |sub_ln117_fu_909_p2                 |         -|   0|  0|  17|          13|          13|
    |sub_ln137_fu_787_p2                 |         -|   0|  0|  17|          13|          13|
    |sub_ln160_fu_873_p2                 |         -|   0|  0|  17|          13|          13|
    |and_ln157_fu_547_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_condition_829                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op206_read_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op231_write_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred291_state5         |       and|   0|  0|   2|           1|           1|
    |grp_fu_266_p2                       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln107_fu_382_p2                |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln110_fu_411_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln114_fu_444_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln119_fu_628_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln132_fu_449_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln139_fu_463_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_482_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln145_fu_506_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln148_fu_815_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln157_1_fu_542_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln157_fu_537_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln162_fu_562_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln173_fu_598_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln178_fu_679_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_5_fu_603_p3  |    select|   0|  0|  32|           1|           1|
    |current_block_read_2_fu_827_p3      |    select|   0|  0|   2|           1|           2|
    |current_block_read_4_fu_928_p3      |    select|   0|  0|   2|           1|           1|
    |current_block_write_4_fu_739_p3     |    select|   0|  0|   2|           1|           1|
    |inp_6_fu_684_p3                     |    select|   0|  0|  32|           1|           1|
    |k_y_2_fu_835_p3                     |    select|   0|  0|  32|           1|           1|
    |read_block_8_fu_692_p3              |    select|   0|  0|  32|           1|           1|
    |select_ln94_fu_416_p3               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1422|        1021|         592|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_block_read_3   |   9|          2|    2|          4|
    |ap_sig_allocacmp_current_block_write_3  |   9|          2|    2|          4|
    |ap_sig_allocacmp_inp_5                  |   9|          2|   32|         64|
    |ap_sig_allocacmp_read_block_7           |   9|          2|   32|         64|
    |cnt_fu_116                              |   9|          2|   32|         64|
    |conv3_samepad_blk_n                     |   9|          2|    1|          2|
    |conv3_sild_blk_n                        |   9|          2|    1|          2|
    |count_simd_fu_108                       |   9|          2|   32|         64|
    |counter_internal_block_fu_120           |   9|          2|   32|         64|
    |current_block_read_fu_92                |  14|          3|    2|          6|
    |current_block_write_fu_104              |  14|          3|    2|          6|
    |current_line_simd_fu_132                |  14|          3|   32|         96|
    |current_line_w_fu_124                   |   9|          2|   32|         64|
    |indvar_flatten_fu_88                    |   9|          2|   60|        120|
    |inp_fu_128                              |  14|          3|   32|         96|
    |k_y_fu_96                               |   9|          2|   32|         64|
    |ofm_x_fu_100                            |   9|          2|   32|         64|
    |read_block_fu_112                       |  14|          3|   32|         96|
    |rep_fu_84                               |   9|          2|   32|         64|
    |row_buffer_address0                     |  14|          3|   13|         39|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 237|         52|  470|       1053|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln157_reg_1190                    |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_predicate_pred291_state5           |   1|   0|    1|          0|
    |cnt_fu_116                            |  32|   0|   32|          0|
    |count_simd_fu_108                     |  32|   0|   32|          0|
    |counter_internal_block_fu_120         |  32|   0|   32|          0|
    |current_block_read_fu_92              |   2|   0|    2|          0|
    |current_block_write_fu_104            |   2|   0|    2|          0|
    |current_line_simd_fu_132              |  32|   0|   32|          0|
    |current_line_w_fu_124                 |  32|   0|   32|          0|
    |cycles_read_block_1_cast_reg_1132     |  28|   0|   32|          4|
    |icmp_ln114_reg_1170                   |   1|   0|    1|          0|
    |icmp_ln119_reg_1202                   |   1|   0|    1|          0|
    |icmp_ln119_reg_1202_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln122_reg_1206                   |   1|   0|    1|          0|
    |icmp_ln122_reg_1206_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln132_reg_1174                   |   1|   0|    1|          0|
    |icmp_ln139_reg_1178                   |   1|   0|    1|          0|
    |icmp_ln142_reg_1182                   |   1|   0|    1|          0|
    |icmp_ln145_reg_1186                   |   1|   0|    1|          0|
    |icmp_ln162_reg_1194                   |   1|   0|    1|          0|
    |icmp_ln162_reg_1194_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln165_reg_1198                   |   1|   0|    1|          0|
    |icmp_ln165_reg_1198_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln178_reg_1210                   |   1|   0|    1|          0|
    |indvar_flatten_fu_88                  |  60|   0|   60|          0|
    |inp_fu_128                            |  32|   0|   32|          0|
    |k_y_fu_96                             |  32|   0|   32|          0|
    |ofm_x_fu_100                          |  32|   0|   32|          0|
    |p_cast_reg_1142                       |  28|   0|   32|          4|
    |read_block_fu_112                     |  32|   0|   32|          0|
    |reg_288                               |   2|   0|    2|          0|
    |rep_fu_84                             |  32|   0|   32|          0|
    |trunc_ln110_3_reg_1158                |  13|   0|   13|          0|
    |trunc_ln110_3_reg_1158_pp0_iter2_reg  |  13|   0|   13|          0|
    |trunc_ln110_reg_1153                  |  13|   0|   13|          0|
    |trunc_ln110_reg_1153_pp0_iter2_reg    |  13|   0|   13|          0|
    |zext_ln89_cast_reg_1137               |  28|   0|   32|          4|
    |and_ln157_reg_1190                    |  64|  32|    1|          0|
    |icmp_ln114_reg_1170                   |  64|  32|    1|          0|
    |icmp_ln132_reg_1174                   |  64|  32|    1|          0|
    |icmp_ln139_reg_1178                   |  64|  32|    1|          0|
    |icmp_ln142_reg_1182                   |  64|  32|    1|          0|
    |icmp_ln145_reg_1186                   |  64|  32|    1|          0|
    |icmp_ln178_reg_1210                   |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 996| 224|  567|         12|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|conv3_samepad_dout     |   in|  128|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_samepad_empty_n  |   in|    1|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_samepad_read     |  out|    1|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_sild_din         |  out|  128|     ap_fifo|                                          conv3_sild|       pointer|
|conv3_sild_full_n      |   in|    1|     ap_fifo|                                          conv3_sild|       pointer|
|conv3_sild_write       |  out|    1|     ap_fifo|                                          conv3_sild|       pointer|
|mul_ln84               |   in|   60|     ap_none|                                            mul_ln84|        scalar|
|sub                    |   in|   32|     ap_none|                                                 sub|        scalar|
|div30_cast             |   in|   13|     ap_none|                                          div30_cast|        scalar|
|empty                  |   in|   28|     ap_none|                                               empty|        scalar|
|baseIter               |   in|   32|     ap_none|                                            baseIter|        scalar|
|zext_ln89              |   in|   28|     ap_none|                                           zext_ln89|        scalar|
|add_ln87               |   in|   32|     ap_none|                                            add_ln87|        scalar|
|max_cycles             |   in|   32|     ap_none|                                          max_cycles|        scalar|
|cycles_read_block_1    |   in|   28|     ap_none|                                 cycles_read_block_1|        scalar|
|add80                  |   in|   32|     ap_none|                                               add80|        scalar|
|cycles_write_block     |   in|   32|     ap_none|                                  cycles_write_block|        scalar|
|C                      |   in|   32|     ap_none|                                                   C|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

