0.7
2020.2
Nov 18 2020
09:47:47
D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v,1680076599,verilog,,,,pc_test,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v,1680094130,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v,,ALU,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v,1680094095,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v,,Instruction_mem,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v,1680066656,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v,,RegisterFile,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v,1680093379,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v,,control,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v,1680021463,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v,,dff,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v,1680065209,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v,,instruction_decoder,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v,1680085574,verilog,,D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v,,pc_block,,,,,,,,
D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v,1680021317,verilog,,D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v,,pc_comb,,,,,,,,
