<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="accel_matprod_0_2_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/accel_matprod_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_axi_vip_0_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_axi_vip_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_s00_data_fifo_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_s01_data_fifo_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_s02_data_fifo_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s02_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_s03_data_fifo_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s03_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="interconnect_s01_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="interconnect_s04_data_fifo_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_s04_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="interconnect_auto_pc_0_synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/interconnect_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="accel_matprod_0_2_synth_1"/>
		<Parent Id="interconnect_axi_vip_0_0_synth_1"/>
		<Parent Id="interconnect_s00_data_fifo_0_synth_1"/>
		<Parent Id="interconnect_s01_data_fifo_0_synth_1"/>
		<Parent Id="interconnect_s02_data_fifo_0_synth_1"/>
		<Parent Id="interconnect_s03_data_fifo_0_synth_1"/>
		<Parent Id="interconnect_s04_data_fifo_0_synth_1"/>
		<Parent Id="interconnect_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

