# Projeto-SD-2024.2
A repository of the challenge to model a CPU in the Single-cycle MIPS architecture using Verilog.
Most of the repository is based on computer architeture content.
