
Dino-Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cc0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08004e60  08004e60  00014e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005008  08005008  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005008  08005008  00015008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005010  08005010  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005010  08005010  00015010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005014  08005014  00015014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005018  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000068  08005080  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08005080  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000af30  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002012  00000000  00000000  0002b00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002d020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000072f  00000000  00000000  0002d9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000180df  00000000  00000000  0002e0cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cbc4  00000000  00000000  000461ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092f87  00000000  00000000  00052d72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003064  00000000  00000000  000e5cfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e8d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004e48 	.word	0x08004e48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004e48 	.word	0x08004e48

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <game_init>:
#include "types.h"
#include "dino-game.h"
#include "joystick.h"
#include <stdlib.h>

void game_init(Lcd_HandleTypeDef *lcd, Dino *dino, Obstacles *obstacles) {
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
 8000592:	60f8      	str	r0, [r7, #12]
 8000594:	60b9      	str	r1, [r7, #8]
 8000596:	607a      	str	r2, [r7, #4]
    Lcd_init(lcd);
 8000598:	68f8      	ldr	r0, [r7, #12]
 800059a:	f000 fa95 	bl	8000ac8 <Lcd_init>

    set_dino_char(lcd); // Imposta i caratteri personalizzati
 800059e:	68f8      	ldr	r0, [r7, #12]
 80005a0:	f000 f98a 	bl	80008b8 <set_dino_char>

    dino->position_row = 0;
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
    dino->position_col = 0;
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
    dino->jump = false;
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	2200      	movs	r2, #0
 80005b4:	721a      	strb	r2, [r3, #8]
    dino->down = false;
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	2200      	movs	r2, #0
 80005ba:	725a      	strb	r2, [r3, #9]

    for (int i = 0; i < MAX_OBSTACLES; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]
 80005c0:	e020      	b.n	8000604 <game_init+0x78>
        obstacles->position_row[i] = rand() % 2; // Genera ostacoli casualmente tra row 0 e row 1
 80005c2:	f003 fa83 	bl	8003acc <rand>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	bfb8      	it	lt
 80005d0:	425b      	neglt	r3, r3
 80005d2:	4619      	mov	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	697a      	ldr	r2, [r7, #20]
 80005d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        obstacles->position_col[i] = 16 + (rand() % 32); // Genera ostacoli in posizioni casuali
 80005dc:	f003 fa76 	bl	8003acc <rand>
 80005e0:	4603      	mov	r3, r0
 80005e2:	425a      	negs	r2, r3
 80005e4:	f003 031f 	and.w	r3, r3, #31
 80005e8:	f002 021f 	and.w	r2, r2, #31
 80005ec:	bf58      	it	pl
 80005ee:	4253      	negpl	r3, r2
 80005f0:	f103 0110 	add.w	r1, r3, #16
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	697a      	ldr	r2, [r7, #20]
 80005f8:	320a      	adds	r2, #10
 80005fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MAX_OBSTACLES; i++) {
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	3301      	adds	r3, #1
 8000602:	617b      	str	r3, [r7, #20]
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	2b09      	cmp	r3, #9
 8000608:	dddb      	ble.n	80005c2 <game_init+0x36>
    }
}
 800060a:	bf00      	nop
 800060c:	bf00      	nop
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <game_update>:



void game_update(uint32_t *VR,Lcd_HandleTypeDef *lcd, Dino *dino, Obstacles *obstacles) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	60b9      	str	r1, [r7, #8]
 800061e:	607a      	str	r2, [r7, #4]
 8000620:	603b      	str	r3, [r7, #0]
    // Gestisci input dal joystick
    if (joystick_up(VR) == 1) {
 8000622:	68f8      	ldr	r0, [r7, #12]
 8000624:	f000 f9de 	bl	80009e4 <joystick_up>
 8000628:	4603      	mov	r3, r0
 800062a:	2b01      	cmp	r3, #1
 800062c:	d109      	bne.n	8000642 <game_update+0x2e>


        dino->jump = true;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2201      	movs	r2, #1
 8000632:	721a      	strb	r2, [r3, #8]
        dino->down = false;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	725a      	strb	r2, [r3, #9]
        dino->position_row = 0;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	e01e      	b.n	8000680 <game_update+0x6c>
    }
    else if (joystick_down(VR) == 1) {
 8000642:	68f8      	ldr	r0, [r7, #12]
 8000644:	f000 f9e6 	bl	8000a14 <joystick_down>
 8000648:	4603      	mov	r3, r0
 800064a:	2b01      	cmp	r3, #1
 800064c:	d109      	bne.n	8000662 <game_update+0x4e>

        dino->jump = false;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2200      	movs	r2, #0
 8000652:	721a      	strb	r2, [r3, #8]
        dino->down = true;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2201      	movs	r2, #1
 8000658:	725a      	strb	r2, [r3, #9]
        dino->position_row = 1;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2201      	movs	r2, #1
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	e00e      	b.n	8000680 <game_update+0x6c>

    } else if(joystick_stable(VR) == 1 ){
 8000662:	68f8      	ldr	r0, [r7, #12]
 8000664:	f000 f9eb 	bl	8000a3e <joystick_stable>
 8000668:	4603      	mov	r3, r0
 800066a:	2b01      	cmp	r3, #1
 800066c:	d108      	bne.n	8000680 <game_update+0x6c>

        dino->jump = false;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2200      	movs	r2, #0
 8000672:	721a      	strb	r2, [r3, #8]
        dino->down = false;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2200      	movs	r2, #0
 8000678:	725a      	strb	r2, [r3, #9]
        dino->position_row = 1;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2201      	movs	r2, #1
 800067e:	601a      	str	r2, [r3, #0]
    }

    // Muovi gli ostacoli
    for (int i = 0; i < MAX_OBSTACLES; i++) {
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
 8000684:	e032      	b.n	80006ec <game_update+0xd8>
        obstacles->position_col[i]--;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	320a      	adds	r2, #10
 800068c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000690:	1e59      	subs	r1, r3, #1
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	697a      	ldr	r2, [r7, #20]
 8000696:	320a      	adds	r2, #10
 8000698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        if (obstacles->position_col[i] < 0) {
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	697a      	ldr	r2, [r7, #20]
 80006a0:	320a      	adds	r2, #10
 80006a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	da1d      	bge.n	80006e6 <game_update+0xd2>
            // Riposiziona l'ostacolo
            obstacles->position_row[i] = rand() % 2; // Genera ostacoli casualmente tra row 0 e row 1
 80006aa:	f003 fa0f 	bl	8003acc <rand>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	bfb8      	it	lt
 80006b8:	425b      	neglt	r3, r3
 80006ba:	4619      	mov	r1, r3
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            obstacles->position_col[i] = 16 + (rand() % 32);
 80006c4:	f003 fa02 	bl	8003acc <rand>
 80006c8:	4603      	mov	r3, r0
 80006ca:	425a      	negs	r2, r3
 80006cc:	f003 031f 	and.w	r3, r3, #31
 80006d0:	f002 021f 	and.w	r2, r2, #31
 80006d4:	bf58      	it	pl
 80006d6:	4253      	negpl	r3, r2
 80006d8:	f103 0110 	add.w	r1, r3, #16
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	697a      	ldr	r2, [r7, #20]
 80006e0:	320a      	adds	r2, #10
 80006e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MAX_OBSTACLES; i++) {
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	3301      	adds	r3, #1
 80006ea:	617b      	str	r3, [r7, #20]
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	2b09      	cmp	r3, #9
 80006f0:	ddc9      	ble.n	8000686 <game_update+0x72>
        }
    }
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	3718      	adds	r7, #24
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <game_draw>:


/**
 *
 */
void game_draw(Lcd_HandleTypeDef *lcd, Dino *dino, Obstacles *obstacles) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]

	Lcd_clear(lcd);
 8000708:	68f8      	ldr	r0, [r7, #12]
 800070a:	f000 fa3f 	bl	8000b8c <Lcd_clear>

    // Draw sun
	Lcd_cursor(lcd, 0, 15);
 800070e:	220f      	movs	r2, #15
 8000710:	2100      	movs	r1, #0
 8000712:	68f8      	ldr	r0, [r7, #12]
 8000714:	f000 fa20 	bl	8000b58 <Lcd_cursor>
	Lcd_write_data(lcd, 0); //sun
 8000718:	2100      	movs	r1, #0
 800071a:	68f8      	ldr	r0, [r7, #12]
 800071c:	f000 faca 	bl	8000cb4 <Lcd_write_data>


    // Draw Dino

    // CASE 1 : Normal Running
    if ( (dino->jump== false) && (dino->down==false) && dino->position_row == 1) {
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	7a1b      	ldrb	r3, [r3, #8]
 8000724:	f083 0301 	eor.w	r3, r3, #1
 8000728:	b2db      	uxtb	r3, r3
 800072a:	2b00      	cmp	r3, #0
 800072c:	d019      	beq.n	8000762 <game_draw+0x66>
 800072e:	68bb      	ldr	r3, [r7, #8]
 8000730:	7a5b      	ldrb	r3, [r3, #9]
 8000732:	f083 0301 	eor.w	r3, r3, #1
 8000736:	b2db      	uxtb	r3, r3
 8000738:	2b00      	cmp	r3, #0
 800073a:	d012      	beq.n	8000762 <game_draw+0x66>
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b01      	cmp	r3, #1
 8000742:	d10e      	bne.n	8000762 <game_draw+0x66>

        Lcd_cursor(lcd, dino->position_row, dino->position_col);
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	b2d9      	uxtb	r1, r3
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	461a      	mov	r2, r3
 8000752:	68f8      	ldr	r0, [r7, #12]
 8000754:	f000 fa00 	bl	8000b58 <Lcd_cursor>
        Lcd_string(lcd, "\x01"); // dino_run1
 8000758:	493e      	ldr	r1, [pc, #248]	; (8000854 <game_draw+0x158>)
 800075a:	68f8      	ldr	r0, [r7, #12]
 800075c:	f000 f9dd 	bl	8000b1a <Lcd_string>
 8000760:	e02c      	b.n	80007bc <game_draw+0xc0>
    // CASE 2 : JUMP situation
    }else if( (dino->jump==true) && dino->position_row==0){
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	7a1b      	ldrb	r3, [r3, #8]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d012      	beq.n	8000790 <game_draw+0x94>
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d10e      	bne.n	8000790 <game_draw+0x94>
    	Lcd_cursor(lcd, dino->position_row, dino->position_col);
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	b2d9      	uxtb	r1, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	68f8      	ldr	r0, [r7, #12]
 8000782:	f000 f9e9 	bl	8000b58 <Lcd_cursor>
		Lcd_string(lcd, "\x02"); // dino_run1
 8000786:	4934      	ldr	r1, [pc, #208]	; (8000858 <game_draw+0x15c>)
 8000788:	68f8      	ldr	r0, [r7, #12]
 800078a:	f000 f9c6 	bl	8000b1a <Lcd_string>
 800078e:	e015      	b.n	80007bc <game_draw+0xc0>
    // CASE 3: DOWN situation
    }else if( (dino->down == true) && dino->position_row==1){
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	7a5b      	ldrb	r3, [r3, #9]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d011      	beq.n	80007bc <game_draw+0xc0>
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b01      	cmp	r3, #1
 800079e:	d10d      	bne.n	80007bc <game_draw+0xc0>

    	Lcd_cursor(lcd, dino->position_row, dino->position_col);
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	b2d9      	uxtb	r1, r3
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	461a      	mov	r2, r3
 80007ae:	68f8      	ldr	r0, [r7, #12]
 80007b0:	f000 f9d2 	bl	8000b58 <Lcd_cursor>
		Lcd_string(lcd, "\x03"); // dino_down1
 80007b4:	4929      	ldr	r1, [pc, #164]	; (800085c <game_draw+0x160>)
 80007b6:	68f8      	ldr	r0, [r7, #12]
 80007b8:	f000 f9af 	bl	8000b1a <Lcd_string>

    }

    // Disegna gli ostacoli
        for (int i = 0; i < MAX_OBSTACLES; i++) {
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]
 80007c0:	e040      	b.n	8000844 <game_draw+0x148>
            if (obstacles->position_col[i] < 15) { // Cambiato a 16 per includere la colonna 15
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	697a      	ldr	r2, [r7, #20]
 80007c6:	320a      	adds	r2, #10
 80007c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007cc:	2b0e      	cmp	r3, #14
 80007ce:	dc36      	bgt.n	800083e <game_draw+0x142>
                Lcd_cursor(lcd, obstacles->position_row[i], obstacles->position_col[i]);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	697a      	ldr	r2, [r7, #20]
 80007d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007d8:	b2d9      	uxtb	r1, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	697a      	ldr	r2, [r7, #20]
 80007de:	320a      	adds	r2, #10
 80007e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	461a      	mov	r2, r3
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f000 f9b5 	bl	8000b58 <Lcd_cursor>

                // Genera ostacoli in base alla row
                if (obstacles->position_row[i] == 1) {
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d104      	bne.n	8000804 <game_draw+0x108>
                    // Cactus devono essere nella row 0
                    Lcd_string(lcd, "\x05"); // cactus
 80007fa:	4919      	ldr	r1, [pc, #100]	; (8000860 <game_draw+0x164>)
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f000 f98c 	bl	8000b1a <Lcd_string>
 8000802:	e01c      	b.n	800083e <game_draw+0x142>
                } else if (obstacles->position_row[i] == 0) {
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	697a      	ldr	r2, [r7, #20]
 8000808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d116      	bne.n	800083e <game_draw+0x142>
                    // Gli uccelli devono essere nella row 1
                    switch (rand() % 2) {
 8000810:	f003 f95c 	bl	8003acc <rand>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	bfb8      	it	lt
 800081e:	425b      	neglt	r3, r3
 8000820:	2b00      	cmp	r3, #0
 8000822:	d002      	beq.n	800082a <game_draw+0x12e>
 8000824:	2b01      	cmp	r3, #1
 8000826:	d005      	beq.n	8000834 <game_draw+0x138>
 8000828:	e009      	b.n	800083e <game_draw+0x142>
                        case 0:
                            Lcd_string(lcd, "\x06"); // bird_top
 800082a:	490e      	ldr	r1, [pc, #56]	; (8000864 <game_draw+0x168>)
 800082c:	68f8      	ldr	r0, [r7, #12]
 800082e:	f000 f974 	bl	8000b1a <Lcd_string>
                            break;
 8000832:	e004      	b.n	800083e <game_draw+0x142>
                        case 1:
                            Lcd_string(lcd, "\x07"); // bird_bottom
 8000834:	490c      	ldr	r1, [pc, #48]	; (8000868 <game_draw+0x16c>)
 8000836:	68f8      	ldr	r0, [r7, #12]
 8000838:	f000 f96f 	bl	8000b1a <Lcd_string>
                            break;
 800083c:	bf00      	nop
        for (int i = 0; i < MAX_OBSTACLES; i++) {
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	3301      	adds	r3, #1
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	2b09      	cmp	r3, #9
 8000848:	ddbb      	ble.n	80007c2 <game_draw+0xc6>
                    }
                }
            }
        }
}
 800084a:	bf00      	nop
 800084c:	bf00      	nop
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	08004e60 	.word	0x08004e60
 8000858:	08004e64 	.word	0x08004e64
 800085c:	08004e68 	.word	0x08004e68
 8000860:	08004e6c 	.word	0x08004e6c
 8000864:	08004e70 	.word	0x08004e70
 8000868:	08004e74 	.word	0x08004e74

0800086c <check_collision>:




int check_collision(Dino *dino, Obstacles *obstacles) {
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_OBSTACLES; i++) {
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	e013      	b.n	80008a4 <check_collision+0x38>
        if (dino->position_row == obstacles->position_row[i] && obstacles->position_col[i] == 0) {
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	68f9      	ldr	r1, [r7, #12]
 8000884:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000888:	429a      	cmp	r2, r3
 800088a:	d108      	bne.n	800089e <check_collision+0x32>
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	320a      	adds	r2, #10
 8000892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d101      	bne.n	800089e <check_collision+0x32>
            return 1; // Collisione rilevata
 800089a:	2301      	movs	r3, #1
 800089c:	e006      	b.n	80008ac <check_collision+0x40>
    for (int i = 0; i < MAX_OBSTACLES; i++) {
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	3301      	adds	r3, #1
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b09      	cmp	r3, #9
 80008a8:	dde8      	ble.n	800087c <check_collision+0x10>
        }
    }
    return 0; // Nessuna collisione
 80008aa:	2300      	movs	r3, #0
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <set_dino_char>:



void set_dino_char(Lcd_HandleTypeDef *lcd) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b092      	sub	sp, #72	; 0x48
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
    uint8_t sun[8] = {
 80008c0:	4a39      	ldr	r2, [pc, #228]	; (80009a8 <set_dino_char+0xf0>)
 80008c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ca:	e883 0003 	stmia.w	r3, {r0, r1}
        0x00, 0x00, 0x1C, 0x1F, 0x1F, 0x1F, 0x1C, 0x00
    };
    uint8_t dino_run1[8] = {
 80008ce:	4a37      	ldr	r2, [pc, #220]	; (80009ac <set_dino_char+0xf4>)
 80008d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008d8:	e883 0003 	stmia.w	r3, {r0, r1}
        0x07, 0x05, 0x07, 0x04, 0x17, 0x1E, 0x0E, 0x1B
    };
    uint8_t dino_run2[8] = {
 80008dc:	4a34      	ldr	r2, [pc, #208]	; (80009b0 <set_dino_char+0xf8>)
 80008de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e6:	e883 0003 	stmia.w	r3, {r0, r1}
        0x07, 0x05, 0x07, 0x04, 0x17, 0x1E, 0x0F, 0x0C
    };
    uint8_t cactus[8] = {
 80008ea:	4a32      	ldr	r2, [pc, #200]	; (80009b4 <set_dino_char+0xfc>)
 80008ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008f4:	e883 0003 	stmia.w	r3, {r0, r1}
        0x04, 0x04, 0x05, 0x15, 0x17, 0x1C, 0x04, 0x04
    };
    uint8_t dino_duck1[8] = {
 80008f8:	4a2f      	ldr	r2, [pc, #188]	; (80009b8 <set_dino_char+0x100>)
 80008fa:	f107 0320 	add.w	r3, r7, #32
 80008fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000902:	e883 0003 	stmia.w	r3, {r0, r1}
        0x00, 0x00, 0x03, 0x05, 0x17, 0x1E, 0x0F, 0x08
    };
    uint8_t dino_duck2[8] = {
 8000906:	4a2d      	ldr	r2, [pc, #180]	; (80009bc <set_dino_char+0x104>)
 8000908:	f107 0318 	add.w	r3, r7, #24
 800090c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000910:	e883 0003 	stmia.w	r3, {r0, r1}
        0x00, 0x00, 0x03, 0x05, 0x17, 0x1E, 0x0E, 0x12
    };
    uint8_t bird_top[8] = {
 8000914:	4a2a      	ldr	r2, [pc, #168]	; (80009c0 <set_dino_char+0x108>)
 8000916:	f107 0310 	add.w	r3, r7, #16
 800091a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800091e:	e883 0003 	stmia.w	r3, {r0, r1}
        0x00, 0x00, 0x00, 0x00, 0x00, 0x07, 0x0E, 0x1C
    };
    uint8_t bird_bottom[8] = {
 8000922:	4a28      	ldr	r2, [pc, #160]	; (80009c4 <set_dino_char+0x10c>)
 8000924:	f107 0308 	add.w	r3, r7, #8
 8000928:	e892 0003 	ldmia.w	r2, {r0, r1}
 800092c:	e883 0003 	stmia.w	r3, {r0, r1}
        0x1C, 0x0E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
    };

    Lcd_define_char(lcd, 0, sun);
 8000930:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000934:	461a      	mov	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f000 f933 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 1, dino_run1);
 800093e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000942:	461a      	mov	r2, r3
 8000944:	2101      	movs	r1, #1
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f000 f92c 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 2, dino_run2);
 800094c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000950:	461a      	mov	r2, r3
 8000952:	2102      	movs	r1, #2
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f000 f925 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 3, dino_duck1);
 800095a:	f107 0320 	add.w	r3, r7, #32
 800095e:	461a      	mov	r2, r3
 8000960:	2103      	movs	r1, #3
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f000 f91e 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 4, dino_duck2);
 8000968:	f107 0318 	add.w	r3, r7, #24
 800096c:	461a      	mov	r2, r3
 800096e:	2104      	movs	r1, #4
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f000 f917 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 5, cactus);
 8000976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800097a:	461a      	mov	r2, r3
 800097c:	2105      	movs	r1, #5
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f000 f910 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 6, bird_top);
 8000984:	f107 0310 	add.w	r3, r7, #16
 8000988:	461a      	mov	r2, r3
 800098a:	2106      	movs	r1, #6
 800098c:	6878      	ldr	r0, [r7, #4]
 800098e:	f000 f909 	bl	8000ba4 <Lcd_define_char>
    Lcd_define_char(lcd, 7, bird_bottom);
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	461a      	mov	r2, r3
 8000998:	2107      	movs	r1, #7
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f000 f902 	bl	8000ba4 <Lcd_define_char>
}
 80009a0:	bf00      	nop
 80009a2:	3748      	adds	r7, #72	; 0x48
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	08004e78 	.word	0x08004e78
 80009ac:	08004e80 	.word	0x08004e80
 80009b0:	08004e88 	.word	0x08004e88
 80009b4:	08004e90 	.word	0x08004e90
 80009b8:	08004e98 	.word	0x08004e98
 80009bc:	08004ea0 	.word	0x08004ea0
 80009c0:	08004ea8 	.word	0x08004ea8
 80009c4:	08004eb0 	.word	0x08004eb0

080009c8 <joystick_init>:
#include "joystick.h"


void joystick_init(ADC_HandleTypeDef *hadc1, uint32_t *VR) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
    // Inizializza il joystick (se necessario)
    // La configurazione dell'ADC e del DMA dovrebbe essere già fatta nel main.c
    HAL_ADC_Start_DMA(hadc1, VR, 2);
 80009d2:	2202      	movs	r2, #2
 80009d4:	6839      	ldr	r1, [r7, #0]
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f000 ff4e 	bl	8001878 <HAL_ADC_Start_DMA>
}
 80009dc:	bf00      	nop
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <joystick_up>:


int joystick_up(uint32_t *VR) {
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
    // Leggi il valore del joystick dall'asse Y
    int joy_Y = VR[1];
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3304      	adds	r3, #4
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	60fb      	str	r3, [r7, #12]
    //serial_print("Sono qui nel joystick-up() , value : %d\n",joy_Y);

    // Soglia per rilevare il movimento verso l'alto (da calibrare)
    int threshold_up = 500;
 80009f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80009f8:	60bb      	str	r3, [r7, #8]

    // Ritorna 1 se il joystick è spostato verso l'alto, altrimenti 0
    return (joy_Y < threshold_up) ? 1 : 0;
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	bfb4      	ite	lt
 8000a02:	2301      	movlt	r3, #1
 8000a04:	2300      	movge	r3, #0
 8000a06:	b2db      	uxtb	r3, r3
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <joystick_down>:


int joystick_down(uint32_t *VR) {
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    // Leggi il valore del joystick dall'asse Y
    int joy_Y = VR[1];
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	3304      	adds	r3, #4
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	60fb      	str	r3, [r7, #12]
    //serial_print("Sono qui nel joystick-down() , value : %d\n",joy_Y);

    // Soglia per rilevare il movimento verso il basso (da calibrare)
    return (joy_Y > 3200) ? 1 : 0;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8000a2a:	bfcc      	ite	gt
 8000a2c:	2301      	movgt	r3, #1
 8000a2e:	2300      	movle	r3, #0
 8000a30:	b2db      	uxtb	r3, r3
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3714      	adds	r7, #20
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <joystick_stable>:

int joystick_stable(uint32_t *VR) {
 8000a3e:	b480      	push	{r7}
 8000a40:	b085      	sub	sp, #20
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
    // Leggi il valore del joystick dall'asse Y
    int joy_Y = VR[1];
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	3304      	adds	r3, #4
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	60fb      	str	r3, [r7, #12]
    //serial_print("Sono qui nel joystick-down() , value : %d\n",joy_Y);

    return (joy_Y>=3000 && joy_Y<=3200) ? 1: 0;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000a54:	4293      	cmp	r3, r2
 8000a56:	dd05      	ble.n	8000a64 <joystick_stable+0x26>
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8000a5e:	dc01      	bgt.n	8000a64 <joystick_stable+0x26>
 8000a60:	2301      	movs	r3, #1
 8000a62:	e000      	b.n	8000a66 <joystick_stable+0x28>
 8000a64:	2300      	movs	r3, #0
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3714      	adds	r7, #20
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000a72:	b5b0      	push	{r4, r5, r7, lr}
 8000a74:	b08a      	sub	sp, #40	; 0x28
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	60f8      	str	r0, [r7, #12]
 8000a7a:	60b9      	str	r1, [r7, #8]
 8000a7c:	607a      	str	r2, [r7, #4]
 8000a7e:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000a80:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000a84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000a88:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000a8c:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a90:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000a92:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000a94:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 f80e 	bl	8000ac8 <Lcd_init>

	return lcd;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	461d      	mov	r5, r3
 8000ab0:	f107 0410 	add.w	r4, r7, #16
 8000ab4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ab6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ab8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000abc:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000ac0:	68f8      	ldr	r0, [r7, #12]
 8000ac2:	3728      	adds	r7, #40	; 0x28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bdb0      	pop	{r4, r5, r7, pc}

08000ac8 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	7d9b      	ldrb	r3, [r3, #22]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d10c      	bne.n	8000af2 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000ad8:	2133      	movs	r1, #51	; 0x33
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f000 f88e 	bl	8000bfc <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000ae0:	2132      	movs	r1, #50	; 0x32
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f000 f88a 	bl	8000bfc <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000ae8:	2128      	movs	r1, #40	; 0x28
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f000 f886 	bl	8000bfc <lcd_write_command>
 8000af0:	e003      	b.n	8000afa <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000af2:	2138      	movs	r1, #56	; 0x38
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f000 f881 	bl	8000bfc <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000afa:	2101      	movs	r1, #1
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f000 f87d 	bl	8000bfc <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000b02:	210c      	movs	r1, #12
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f000 f879 	bl	8000bfc <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000b0a:	2106      	movs	r1, #6
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 f875 	bl	8000bfc <lcd_write_command>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000b1a:	b590      	push	{r4, r7, lr}
 8000b1c:	b085      	sub	sp, #20
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
 8000b22:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	73fb      	strb	r3, [r7, #15]
 8000b28:	e00a      	b.n	8000b40 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	683a      	ldr	r2, [r7, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	4619      	mov	r1, r3
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f000 f88f 	bl	8000c58 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000b3a:	7bfb      	ldrb	r3, [r7, #15]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	7bfc      	ldrb	r4, [r7, #15]
 8000b42:	6838      	ldr	r0, [r7, #0]
 8000b44:	f7ff fb4c 	bl	80001e0 <strlen>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	429c      	cmp	r4, r3
 8000b4c:	d3ed      	bcc.n	8000b2a <Lcd_string+0x10>
	}
}
 8000b4e:	bf00      	nop
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd90      	pop	{r4, r7, pc}

08000b58 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	70fb      	strb	r3, [r7, #3]
 8000b64:	4613      	mov	r3, r2
 8000b66:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000b68:	78fb      	ldrb	r3, [r7, #3]
 8000b6a:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <Lcd_cursor+0x30>)
 8000b6c:	5cd2      	ldrb	r2, [r2, r3]
 8000b6e:	78bb      	ldrb	r3, [r7, #2]
 8000b70:	4413      	add	r3, r2
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	3b80      	subs	r3, #128	; 0x80
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	4619      	mov	r1, r3
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f000 f83e 	bl	8000bfc <lcd_write_command>
	#endif
}
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	08004f04 	.word	0x08004f04

08000b8c <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000b94:	2101      	movs	r1, #1
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f000 f830 	bl	8000bfc <lcd_write_command>
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <Lcd_define_char>:

void Lcd_define_char(Lcd_HandleTypeDef * lcd, uint8_t code, uint8_t bitmap[]){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	460b      	mov	r3, r1
 8000bae:	607a      	str	r2, [r7, #4]
 8000bb0:	72fb      	strb	r3, [r7, #11]
	code &= 0x7; // we only have 8 locations 0-7
 8000bb2:	7afb      	ldrb	r3, [r7, #11]
 8000bb4:	f003 0307 	and.w	r3, r3, #7
 8000bb8:	72fb      	strb	r3, [r7, #11]
	lcd_write_command(lcd, SETCGRAM_ADDR | (code << 3));
 8000bba:	7afb      	ldrb	r3, [r7, #11]
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	b25b      	sxtb	r3, r3
 8000bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bc4:	b25b      	sxtb	r3, r3
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	4619      	mov	r1, r3
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f000 f816 	bl	8000bfc <lcd_write_command>
	for(uint8_t i=0;i<8;++i){
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	75fb      	strb	r3, [r7, #23]
 8000bd4:	e00a      	b.n	8000bec <Lcd_define_char+0x48>
		lcd_write_data(lcd, bitmap[i]);
 8000bd6:	7dfb      	ldrb	r3, [r7, #23]
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	4413      	add	r3, r2
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	4619      	mov	r1, r3
 8000be0:	68f8      	ldr	r0, [r7, #12]
 8000be2:	f000 f839 	bl	8000c58 <lcd_write_data>
	for(uint8_t i=0;i<8;++i){
 8000be6:	7dfb      	ldrb	r3, [r7, #23]
 8000be8:	3301      	adds	r3, #1
 8000bea:	75fb      	strb	r3, [r7, #23]
 8000bec:	7dfb      	ldrb	r3, [r7, #23]
 8000bee:	2b07      	cmp	r3, #7
 8000bf0:	d9f1      	bls.n	8000bd6 <Lcd_define_char+0x32>
	}

}
 8000bf2:	bf00      	nop
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6898      	ldr	r0, [r3, #8]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	899b      	ldrh	r3, [r3, #12]
 8000c10:	2200      	movs	r2, #0
 8000c12:	4619      	mov	r1, r3
 8000c14:	f001 ffe4 	bl	8002be0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	7d9b      	ldrb	r3, [r3, #22]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d111      	bne.n	8000c44 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000c20:	78fb      	ldrb	r3, [r7, #3]
 8000c22:	091b      	lsrs	r3, r3, #4
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	2204      	movs	r2, #4
 8000c28:	4619      	mov	r1, r3
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f000 f870 	bl	8000d10 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000c30:	78fb      	ldrb	r3, [r7, #3]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	2204      	movs	r2, #4
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f000 f867 	bl	8000d10 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000c42:	e005      	b.n	8000c50 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	2208      	movs	r2, #8
 8000c48:	4619      	mov	r1, r3
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f000 f860 	bl	8000d10 <lcd_write>
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6898      	ldr	r0, [r3, #8]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	899b      	ldrh	r3, [r3, #12]
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4619      	mov	r1, r3
 8000c70:	f001 ffb6 	bl	8002be0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	7d9b      	ldrb	r3, [r3, #22]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d111      	bne.n	8000ca0 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	091b      	lsrs	r3, r3, #4
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	2204      	movs	r2, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f000 f842 	bl	8000d10 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000c8c:	78fb      	ldrb	r3, [r7, #3]
 8000c8e:	f003 030f 	and.w	r3, r3, #15
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2204      	movs	r2, #4
 8000c96:	4619      	mov	r1, r3
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 f839 	bl	8000d10 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000c9e:	e005      	b.n	8000cac <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000ca0:	78fb      	ldrb	r3, [r7, #3]
 8000ca2:	2208      	movs	r2, #8
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 f832 	bl	8000d10 <lcd_write>
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <Lcd_write_data>:


void Lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6898      	ldr	r0, [r3, #8]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	899b      	ldrh	r3, [r3, #12]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	4619      	mov	r1, r3
 8000ccc:	f001 ff88 	bl	8002be0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	7d9b      	ldrb	r3, [r3, #22]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d111      	bne.n	8000cfc <Lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000cd8:	78fb      	ldrb	r3, [r7, #3]
 8000cda:	091b      	lsrs	r3, r3, #4
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2204      	movs	r2, #4
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f000 f814 	bl	8000d10 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f000 f80b 	bl	8000d10 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000cfa:	e005      	b.n	8000d08 <Lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000cfc:	78fb      	ldrb	r3, [r7, #3]
 8000cfe:	2208      	movs	r2, #8
 8000d00:	4619      	mov	r1, r3
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f000 f804 	bl	8000d10 <lcd_write>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]
 8000d24:	e019      	b.n	8000d5a <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	6818      	ldr	r0, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	4413      	add	r3, r2
 8000d3c:	8819      	ldrh	r1, [r3, #0]
 8000d3e:	78fa      	ldrb	r2, [r7, #3]
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	fa42 f303 	asr.w	r3, r2, r3
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	461a      	mov	r2, r3
 8000d50:	f001 ff46 	bl	8002be0 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	3301      	adds	r3, #1
 8000d58:	73fb      	strb	r3, [r7, #15]
 8000d5a:	7bfa      	ldrb	r2, [r7, #15]
 8000d5c:	78bb      	ldrb	r3, [r7, #2]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d3e1      	bcc.n	8000d26 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6918      	ldr	r0, [r3, #16]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	8a9b      	ldrh	r3, [r3, #20]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f001 ff37 	bl	8002be0 <HAL_GPIO_WritePin>
	DELAY(1);
 8000d72:	2001      	movs	r0, #1
 8000d74:	f000 fd18 	bl	80017a8 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6918      	ldr	r0, [r3, #16]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	8a9b      	ldrh	r3, [r3, #20]
 8000d80:	2200      	movs	r2, #0
 8000d82:	4619      	mov	r1, r3
 8000d84:	f001 ff2c 	bl	8002be0 <HAL_GPIO_WritePin>
}
 8000d88:	bf00      	nop
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <main>:


// Global variable to hold the score
volatile int score = 0;

int main(void) {
 8000d90:	b5b0      	push	{r4, r5, r7, lr}
 8000d92:	b0ae      	sub	sp, #184	; 0xb8
 8000d94:	af04      	add	r7, sp, #16
    // HAL (Hardware Abstraction Layer) initialization
    HAL_Init();
 8000d96:	f000 fc95 	bl	80016c4 <HAL_Init>

    // System Clock Configuration
    SystemClock_Config();
 8000d9a:	f000 f8cf 	bl	8000f3c <SystemClock_Config>

    // GPIO (General Purpose Input/Output) configuration
    MX_GPIO_Init();
 8000d9e:	f000 f9d7 	bl	8001150 <MX_GPIO_Init>

    // Initialize DMA (Direct Memory Access) - Configuration
    MX_DMA_Init();
 8000da2:	f000 f9b5 	bl	8001110 <MX_DMA_Init>

    // Initialize ADC (Analog-to-Digital Converter)
    MX_ADC1_Init();
 8000da6:	f000 f929 	bl	8000ffc <MX_ADC1_Init>

    // Setup USART (Universal Synchronous/Asynchronous Receiver-Transmitter) Configuration
    MX_USART2_UART_Init();
 8000daa:	f000 f987 	bl	80010bc <MX_USART2_UART_Init>

    // Configuration for the LCD display ports and pins
    Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 8000dae:	4b58      	ldr	r3, [pc, #352]	; (8000f10 <main+0x180>)
 8000db0:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000db4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000db6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Lcd_PinType pins[] = { GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_6 };
 8000dba:	4a56      	ldr	r2, [pc, #344]	; (8000f14 <main+0x184>)
 8000dbc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000dc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dc4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Create the LCD instance with the defined ports and pins
    lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 8000dc8:	4c53      	ldr	r4, [pc, #332]	; (8000f18 <main+0x188>)
 8000dca:	4638      	mov	r0, r7
 8000dcc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000dd0:	f107 0190 	add.w	r1, r7, #144	; 0x90
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	2310      	movs	r3, #16
 8000dda:	9302      	str	r3, [sp, #8]
 8000ddc:	4b4f      	ldr	r3, [pc, #316]	; (8000f1c <main+0x18c>)
 8000dde:	9301      	str	r3, [sp, #4]
 8000de0:	2320      	movs	r3, #32
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	4b4d      	ldr	r3, [pc, #308]	; (8000f1c <main+0x18c>)
 8000de6:	f7ff fe44 	bl	8000a72 <Lcd_create>
 8000dea:	4625      	mov	r5, r4
 8000dec:	463c      	mov	r4, r7
 8000dee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000df0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000df2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000df6:	e885 0003 	stmia.w	r5, {r0, r1}

    // Initialize the LCD display
    Lcd_init(&lcd);
 8000dfa:	4847      	ldr	r0, [pc, #284]	; (8000f18 <main+0x188>)
 8000dfc:	f7ff fe64 	bl	8000ac8 <Lcd_init>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(&hadc1, VR, 2);
 8000e00:	2202      	movs	r2, #2
 8000e02:	4947      	ldr	r1, [pc, #284]	; (8000f20 <main+0x190>)
 8000e04:	4847      	ldr	r0, [pc, #284]	; (8000f24 <main+0x194>)
 8000e06:	f000 fd37 	bl	8001878 <HAL_ADC_Start_DMA>

    // Show the welcome message
    Lcd_clear(&lcd); // Clear the LCD display
 8000e0a:	4843      	ldr	r0, [pc, #268]	; (8000f18 <main+0x188>)
 8000e0c:	f7ff febe 	bl	8000b8c <Lcd_clear>
    Lcd_cursor(&lcd, 0, 1); // Set cursor to row 0, column 1
 8000e10:	2201      	movs	r2, #1
 8000e12:	2100      	movs	r1, #0
 8000e14:	4840      	ldr	r0, [pc, #256]	; (8000f18 <main+0x188>)
 8000e16:	f7ff fe9f 	bl	8000b58 <Lcd_cursor>
    Lcd_string(&lcd, " Welcome in "); // Display welcome message
 8000e1a:	4943      	ldr	r1, [pc, #268]	; (8000f28 <main+0x198>)
 8000e1c:	483e      	ldr	r0, [pc, #248]	; (8000f18 <main+0x188>)
 8000e1e:	f7ff fe7c 	bl	8000b1a <Lcd_string>
    Lcd_cursor(&lcd, 1, 1); // Set cursor to row 1, column 1
 8000e22:	2201      	movs	r2, #1
 8000e24:	2101      	movs	r1, #1
 8000e26:	483c      	ldr	r0, [pc, #240]	; (8000f18 <main+0x188>)
 8000e28:	f7ff fe96 	bl	8000b58 <Lcd_cursor>
    Lcd_string(&lcd, " Dino-Game "); // Display game title
 8000e2c:	493f      	ldr	r1, [pc, #252]	; (8000f2c <main+0x19c>)
 8000e2e:	483a      	ldr	r0, [pc, #232]	; (8000f18 <main+0x188>)
 8000e30:	f7ff fe73 	bl	8000b1a <Lcd_string>
    HAL_Delay(2000); // Show the welcome message for 2 seconds
 8000e34:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e38:	f000 fcb6 	bl	80017a8 <HAL_Delay>
    Lcd_clear(&lcd); // Clear the LCD display
 8000e3c:	4836      	ldr	r0, [pc, #216]	; (8000f18 <main+0x188>)
 8000e3e:	f7ff fea5 	bl	8000b8c <Lcd_clear>

    // Initialize game structures
    Dino dino; // Create a Dino object
    Obstacles obstacles; // Create an Obstacles object
    game_init(&lcd, &dino, &obstacles); // Initialize the game
 8000e42:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000e46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4832      	ldr	r0, [pc, #200]	; (8000f18 <main+0x188>)
 8000e4e:	f7ff fb9d 	bl	800058c <game_init>

    // Main game loop
    while (1) {
        // Update joystick input commands
        joystick_init(&hadc1, VR); // Initialize joystick with ADC
 8000e52:	4933      	ldr	r1, [pc, #204]	; (8000f20 <main+0x190>)
 8000e54:	4833      	ldr	r0, [pc, #204]	; (8000f24 <main+0x194>)
 8000e56:	f7ff fdb7 	bl	80009c8 <joystick_init>

        // Update the game state
        game_update(VR, &lcd, &dino, &obstacles);
 8000e5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e5e:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8000e62:	492d      	ldr	r1, [pc, #180]	; (8000f18 <main+0x188>)
 8000e64:	482e      	ldr	r0, [pc, #184]	; (8000f20 <main+0x190>)
 8000e66:	f7ff fbd5 	bl	8000614 <game_update>

        // Draw the current game state on the LCD
        game_draw(&lcd, &dino, &obstacles);
 8000e6a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000e6e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000e72:	4619      	mov	r1, r3
 8000e74:	4828      	ldr	r0, [pc, #160]	; (8000f18 <main+0x188>)
 8000e76:	f7ff fc41 	bl	80006fc <game_draw>

        // Check for collisions
        if (check_collision(&dino, &obstacles) == 1) {
 8000e7a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000e7e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000e82:	4611      	mov	r1, r2
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fcf1 	bl	800086c <check_collision>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d123      	bne.n	8000ed8 <main+0x148>
            Lcd_clear(&lcd); // Clear the display for Game Over message
 8000e90:	4821      	ldr	r0, [pc, #132]	; (8000f18 <main+0x188>)
 8000e92:	f7ff fe7b 	bl	8000b8c <Lcd_clear>
            Lcd_cursor(&lcd, 0, 0); // Set cursor to the top left corner
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	481f      	ldr	r0, [pc, #124]	; (8000f18 <main+0x188>)
 8000e9c:	f7ff fe5c 	bl	8000b58 <Lcd_cursor>
            Lcd_string(&lcd, "Game Over!"); // Display Game Over message
 8000ea0:	4923      	ldr	r1, [pc, #140]	; (8000f30 <main+0x1a0>)
 8000ea2:	481d      	ldr	r0, [pc, #116]	; (8000f18 <main+0x188>)
 8000ea4:	f7ff fe39 	bl	8000b1a <Lcd_string>

            // Prepare score string for display
            char score_str[16];
            sprintf(score_str, "Score: %d", score); // Format score into string
 8000ea8:	4b22      	ldr	r3, [pc, #136]	; (8000f34 <main+0x1a4>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	f107 031c 	add.w	r3, r7, #28
 8000eb0:	4921      	ldr	r1, [pc, #132]	; (8000f38 <main+0x1a8>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f002 ff0a 	bl	8003ccc <siprintf>
            Lcd_cursor(&lcd, 1, 0); // Set cursor to row 1, column 0
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2101      	movs	r1, #1
 8000ebc:	4816      	ldr	r0, [pc, #88]	; (8000f18 <main+0x188>)
 8000ebe:	f7ff fe4b 	bl	8000b58 <Lcd_cursor>
            Lcd_string(&lcd, score_str); // Display the score
 8000ec2:	f107 031c 	add.w	r3, r7, #28
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4813      	ldr	r0, [pc, #76]	; (8000f18 <main+0x188>)
 8000eca:	f7ff fe26 	bl	8000b1a <Lcd_string>

            // Infinite loop to hold the Game Over screen
            while (1) {
                HAL_Delay(1000); // Keep the Game Over screen for 1 second intervals
 8000ece:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed2:	f000 fc69 	bl	80017a8 <HAL_Delay>
 8000ed6:	e7fa      	b.n	8000ece <main+0x13e>
            }
        }

        // Increment the score
        score += 1;
 8000ed8:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <main+0x1a4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	4a15      	ldr	r2, [pc, #84]	; (8000f34 <main+0x1a4>)
 8000ee0:	6013      	str	r3, [r2, #0]

        // Difficulty settings - decrease delay to increase game speed
        int dino_difficulty = 200; // Initial delay
 8000ee2:	23c8      	movs	r3, #200	; 0xc8
 8000ee4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        int max_dino_difficulty = 30; // Minimum delay
 8000ee8:	231e      	movs	r3, #30
 8000eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

        HAL_Delay(dino_difficulty); // Delay for the current difficulty level
 8000eee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 fc58 	bl	80017a8 <HAL_Delay>
        if (dino_difficulty > max_dino_difficulty) {
 8000ef8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000efc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dda6      	ble.n	8000e52 <main+0xc2>
            dino_difficulty -= 2; // Decrease difficulty level (increase speed)
 8000f04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    while (1) {
 8000f0e:	e7a0      	b.n	8000e52 <main+0xc2>
 8000f10:	08004eec 	.word	0x08004eec
 8000f14:	08004efc 	.word	0x08004efc
 8000f18:	20000174 	.word	0x20000174
 8000f1c:	40020400 	.word	0x40020400
 8000f20:	2000018c 	.word	0x2000018c
 8000f24:	20000084 	.word	0x20000084
 8000f28:	08004eb8 	.word	0x08004eb8
 8000f2c:	08004ec8 	.word	0x08004ec8
 8000f30:	08004ed4 	.word	0x08004ed4
 8000f34:	20000194 	.word	0x20000194
 8000f38:	08004ee0 	.word	0x08004ee0

08000f3c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b094      	sub	sp, #80	; 0x50
 8000f40:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 0320 	add.w	r3, r7, #32
 8000f46:	2230      	movs	r2, #48	; 0x30
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f002 ff21 	bl	8003d92 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	f107 030c 	add.w	r3, r7, #12
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	4b23      	ldr	r3, [pc, #140]	; (8000ff4 <SystemClock_Config+0xb8>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	4a22      	ldr	r2, [pc, #136]	; (8000ff4 <SystemClock_Config+0xb8>)
 8000f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f70:	4b20      	ldr	r3, [pc, #128]	; (8000ff4 <SystemClock_Config+0xb8>)
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	4b1d      	ldr	r3, [pc, #116]	; (8000ff8 <SystemClock_Config+0xbc>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f88:	4a1b      	ldr	r2, [pc, #108]	; (8000ff8 <SystemClock_Config+0xbc>)
 8000f8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	4b19      	ldr	r3, [pc, #100]	; (8000ff8 <SystemClock_Config+0xbc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fac:	f107 0320 	add.w	r3, r7, #32
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f001 fe2f 	bl	8002c14 <HAL_RCC_OscConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0x84>
	{
		Error_Handler();
 8000fbc:	f000 f95e 	bl	800127c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f002 f891 	bl	8003104 <HAL_RCC_ClockConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0xb0>
	{
		Error_Handler();
 8000fe8:	f000 f948 	bl	800127c <Error_Handler>
	}
}
 8000fec:	bf00      	nop
 8000fee:	3750      	adds	r7, #80	; 0x50
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40007000 	.word	0x40007000

08000ffc <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	463b      	mov	r3, r7
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800100e:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <MX_ADC1_Init+0xb8>)
 8001012:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001014:	4b26      	ldr	r3, [pc, #152]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001016:	2200      	movs	r2, #0
 8001018:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800101a:	4b25      	ldr	r3, [pc, #148]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001020:	4b23      	ldr	r3, [pc, #140]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001022:	2201      	movs	r2, #1
 8001024:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001026:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001028:	2201      	movs	r2, #1
 800102a:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102c:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800102e:	2200      	movs	r2, #0
 8001030:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001034:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001036:	2200      	movs	r2, #0
 8001038:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800103a:	4b1d      	ldr	r3, [pc, #116]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800103c:	4a1e      	ldr	r2, [pc, #120]	; (80010b8 <MX_ADC1_Init+0xbc>)
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001040:	4b1b      	ldr	r3, [pc, #108]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 2;
 8001046:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001048:	2202      	movs	r2, #2
 800104a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800104c:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001054:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001056:	2201      	movs	r2, #1
 8001058:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800105a:	4815      	ldr	r0, [pc, #84]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800105c:	f000 fbc8 	bl	80017f0 <HAL_ADC_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_ADC1_Init+0x6e>
	{
		Error_Handler();
 8001066:	f000 f909 	bl	800127c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 800106a:	230a      	movs	r3, #10
 800106c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001072:	2307      	movs	r3, #7
 8001074:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001076:	463b      	mov	r3, r7
 8001078:	4619      	mov	r1, r3
 800107a:	480d      	ldr	r0, [pc, #52]	; (80010b0 <MX_ADC1_Init+0xb4>)
 800107c:	f000 fd0a 	bl	8001a94 <HAL_ADC_ConfigChannel>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_ADC1_Init+0x8e>
	{
		Error_Handler();
 8001086:	f000 f8f9 	bl	800127c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_11;
 800108a:	230b      	movs	r3, #11
 800108c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 800108e:	2302      	movs	r3, #2
 8001090:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4806      	ldr	r0, [pc, #24]	; (80010b0 <MX_ADC1_Init+0xb4>)
 8001098:	f000 fcfc 	bl	8001a94 <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_ADC1_Init+0xaa>
	{
		Error_Handler();
 80010a2:	f000 f8eb 	bl	800127c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000084 	.word	0x20000084
 80010b4:	40012000 	.word	0x40012000
 80010b8:	0f000001 	.word	0x0f000001

080010bc <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80010c0:	4b11      	ldr	r3, [pc, #68]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	; (800110c <MX_USART2_UART_Init+0x50>)
 80010c4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80010c6:	4b10      	ldr	r3, [pc, #64]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010cc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80010e0:	4b09      	ldr	r3, [pc, #36]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010e2:	220c      	movs	r2, #12
 80010e4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80010f2:	4805      	ldr	r0, [pc, #20]	; (8001108 <MX_USART2_UART_Init+0x4c>)
 80010f4:	f002 fa26 	bl	8003544 <HAL_UART_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80010fe:	f000 f8bd 	bl	800127c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000012c 	.word	0x2000012c
 800110c:	40004400 	.word	0x40004400

08001110 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <MX_DMA_Init+0x3c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a0b      	ldr	r2, [pc, #44]	; (800114c <MX_DMA_Init+0x3c>)
 8001120:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <MX_DMA_Init+0x3c>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	2038      	movs	r0, #56	; 0x38
 8001138:	f001 f827 	bl	800218a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800113c:	2038      	movs	r0, #56	; 0x38
 800113e:	f001 f840 	bl	80021c2 <HAL_NVIC_EnableIRQ>

}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800

08001150 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08a      	sub	sp, #40	; 0x28
 8001154:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	4b40      	ldr	r3, [pc, #256]	; (800126c <MX_GPIO_Init+0x11c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a3f      	ldr	r2, [pc, #252]	; (800126c <MX_GPIO_Init+0x11c>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b3d      	ldr	r3, [pc, #244]	; (800126c <MX_GPIO_Init+0x11c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b39      	ldr	r3, [pc, #228]	; (800126c <MX_GPIO_Init+0x11c>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a38      	ldr	r2, [pc, #224]	; (800126c <MX_GPIO_Init+0x11c>)
 800118c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b36      	ldr	r3, [pc, #216]	; (800126c <MX_GPIO_Init+0x11c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	4b32      	ldr	r3, [pc, #200]	; (800126c <MX_GPIO_Init+0x11c>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	4a31      	ldr	r2, [pc, #196]	; (800126c <MX_GPIO_Init+0x11c>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6313      	str	r3, [r2, #48]	; 0x30
 80011ae:	4b2f      	ldr	r3, [pc, #188]	; (800126c <MX_GPIO_Init+0x11c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	4b2b      	ldr	r3, [pc, #172]	; (800126c <MX_GPIO_Init+0x11c>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a2a      	ldr	r2, [pc, #168]	; (800126c <MX_GPIO_Init+0x11c>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <MX_GPIO_Init+0x11c>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	21e0      	movs	r1, #224	; 0xe0
 80011da:	4825      	ldr	r0, [pc, #148]	; (8001270 <MX_GPIO_Init+0x120>)
 80011dc:	f001 fd00 	bl	8002be0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2180      	movs	r1, #128	; 0x80
 80011e4:	4823      	ldr	r0, [pc, #140]	; (8001274 <MX_GPIO_Init+0x124>)
 80011e6:	f001 fcfb 	bl	8002be0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2170      	movs	r1, #112	; 0x70
 80011ee:	4822      	ldr	r0, [pc, #136]	; (8001278 <MX_GPIO_Init+0x128>)
 80011f0:	f001 fcf6 	bl	8002be0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80011f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011fa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011fe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	4619      	mov	r1, r3
 800120a:	481a      	ldr	r0, [pc, #104]	; (8001274 <MX_GPIO_Init+0x124>)
 800120c:	f001 fb64 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA6 PA7 */
	GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001210:	23e0      	movs	r3, #224	; 0xe0
 8001212:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001214:	2301      	movs	r3, #1
 8001216:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121c:	2300      	movs	r3, #0
 800121e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	4619      	mov	r1, r3
 8001226:	4812      	ldr	r0, [pc, #72]	; (8001270 <MX_GPIO_Init+0x120>)
 8001228:	f001 fb56 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	480c      	ldr	r0, [pc, #48]	; (8001274 <MX_GPIO_Init+0x124>)
 8001244:	f001 fb48 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB4 PB5 PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001248:	2370      	movs	r3, #112	; 0x70
 800124a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	2301      	movs	r3, #1
 800124e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <MX_GPIO_Init+0x128>)
 8001260:	f001 fb3a 	bl	80028d8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001264:	bf00      	nop
 8001266:	3728      	adds	r7, #40	; 0x28
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800
 8001270:	40020000 	.word	0x40020000
 8001274:	40020800 	.word	0x40020800
 8001278:	40020400 	.word	0x40020400

0800127c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001284:	e7fe      	b.n	8001284 <Error_Handler+0x8>
	...

08001288 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <HAL_MspInit+0x4c>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	4a0f      	ldr	r2, [pc, #60]	; (80012d4 <HAL_MspInit+0x4c>)
 8001298:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129c:	6453      	str	r3, [r2, #68]	; 0x44
 800129e:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <HAL_MspInit+0x4c>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	603b      	str	r3, [r7, #0]
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <HAL_MspInit+0x4c>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b2:	4a08      	ldr	r2, [pc, #32]	; (80012d4 <HAL_MspInit+0x4c>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HAL_MspInit+0x4c>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012c6:	2007      	movs	r0, #7
 80012c8:	f000 ff54 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40023800 	.word	0x40023800

080012d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a2f      	ldr	r2, [pc, #188]	; (80013b4 <HAL_ADC_MspInit+0xdc>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d157      	bne.n	80013aa <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
 80012fe:	4b2e      	ldr	r3, [pc, #184]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001302:	4a2d      	ldr	r2, [pc, #180]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 8001304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001308:	6453      	str	r3, [r2, #68]	; 0x44
 800130a:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 800130c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	4b27      	ldr	r3, [pc, #156]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a26      	ldr	r2, [pc, #152]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <HAL_ADC_MspInit+0xe0>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0304 	and.w	r3, r3, #4
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001332:	2303      	movs	r3, #3
 8001334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001336:	2303      	movs	r3, #3
 8001338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	481d      	ldr	r0, [pc, #116]	; (80013bc <HAL_ADC_MspInit+0xe4>)
 8001346:	f001 fac7 	bl	80028d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800134a:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 800134c:	4a1d      	ldr	r2, [pc, #116]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 800134e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001350:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001352:	2200      	movs	r2, #0
 8001354:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001356:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800135c:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001362:	4b17      	ldr	r3, [pc, #92]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001364:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001368:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 800136c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001370:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001372:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001374:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001378:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800137a:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 800137c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001380:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001382:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001384:	2200      	movs	r2, #0
 8001386:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001388:	4b0d      	ldr	r3, [pc, #52]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 800138a:	2200      	movs	r2, #0
 800138c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800138e:	480c      	ldr	r0, [pc, #48]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 8001390:	f000 ff32 	bl	80021f8 <HAL_DMA_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800139a:	f7ff ff6f 	bl	800127c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 80013a2:	639a      	str	r2, [r3, #56]	; 0x38
 80013a4:	4a06      	ldr	r2, [pc, #24]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013aa:	bf00      	nop
 80013ac:	3728      	adds	r7, #40	; 0x28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40012000 	.word	0x40012000
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40020800 	.word	0x40020800
 80013c0:	200000cc 	.word	0x200000cc
 80013c4:	40026410 	.word	0x40026410

080013c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	; 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a19      	ldr	r2, [pc, #100]	; (800144c <HAL_UART_MspInit+0x84>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d12b      	bne.n	8001442 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <HAL_UART_MspInit+0x88>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	4a17      	ldr	r2, [pc, #92]	; (8001450 <HAL_UART_MspInit+0x88>)
 80013f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013f8:	6413      	str	r3, [r2, #64]	; 0x40
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_UART_MspInit+0x88>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_UART_MspInit+0x88>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a10      	ldr	r2, [pc, #64]	; (8001450 <HAL_UART_MspInit+0x88>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <HAL_UART_MspInit+0x88>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001422:	230c      	movs	r3, #12
 8001424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2300      	movs	r3, #0
 8001430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001432:	2307      	movs	r3, #7
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	4805      	ldr	r0, [pc, #20]	; (8001454 <HAL_UART_MspInit+0x8c>)
 800143e:	f001 fa4b 	bl	80028d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001442:	bf00      	nop
 8001444:	3728      	adds	r7, #40	; 0x28
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40004400 	.word	0x40004400
 8001450:	40023800 	.word	0x40023800
 8001454:	40020000 	.word	0x40020000

08001458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800145c:	e7fe      	b.n	800145c <NMI_Handler+0x4>

0800145e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001462:	e7fe      	b.n	8001462 <HardFault_Handler+0x4>

08001464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <MemManage_Handler+0x4>

0800146a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <BusFault_Handler+0x4>

08001470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <UsageFault_Handler+0x4>

08001476 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a4:	f000 f960 	bl	8001768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014b0:	4802      	ldr	r0, [pc, #8]	; (80014bc <DMA2_Stream0_IRQHandler+0x10>)
 80014b2:	f000 ffa7 	bl	8002404 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200000cc 	.word	0x200000cc

080014c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return 1;
 80014c4:	2301      	movs	r3, #1
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <_kill>:

int _kill(int pid, int sig)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014da:	f002 fca9 	bl	8003e30 <__errno>
 80014de:	4603      	mov	r3, r0
 80014e0:	2216      	movs	r2, #22
 80014e2:	601a      	str	r2, [r3, #0]
  return -1;
 80014e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_exit>:

void _exit (int status)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff ffe7 	bl	80014d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001502:	e7fe      	b.n	8001502 <_exit+0x12>

08001504 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e00a      	b.n	800152c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001516:	f3af 8000 	nop.w
 800151a:	4601      	mov	r1, r0
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60ba      	str	r2, [r7, #8]
 8001522:	b2ca      	uxtb	r2, r1
 8001524:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf0      	blt.n	8001516 <_read+0x12>
  }

  return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b086      	sub	sp, #24
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e009      	b.n	8001564 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	60ba      	str	r2, [r7, #8]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3301      	adds	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	dbf1      	blt.n	8001550 <_write+0x12>
  }
  return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_close>:

int _close(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800159e:	605a      	str	r2, [r3, #4]
  return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_isatty>:

int _isatty(int file)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e8:	4a14      	ldr	r2, [pc, #80]	; (800163c <_sbrk+0x5c>)
 80015ea:	4b15      	ldr	r3, [pc, #84]	; (8001640 <_sbrk+0x60>)
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f4:	4b13      	ldr	r3, [pc, #76]	; (8001644 <_sbrk+0x64>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <_sbrk+0x64>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <_sbrk+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	429a      	cmp	r2, r3
 800160e:	d207      	bcs.n	8001620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001610:	f002 fc0e 	bl	8003e30 <__errno>
 8001614:	4603      	mov	r3, r0
 8001616:	220c      	movs	r2, #12
 8001618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	e009      	b.n	8001634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	4a05      	ldr	r2, [pc, #20]	; (8001644 <_sbrk+0x64>)
 8001630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20018000 	.word	0x20018000
 8001640:	00000400 	.word	0x00000400
 8001644:	20000198 	.word	0x20000198
 8001648:	200002f0 	.word	0x200002f0

0800164c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <SystemInit+0x20>)
 8001652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001656:	4a05      	ldr	r2, [pc, #20]	; (800166c <SystemInit+0x20>)
 8001658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800165c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
	}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001674:	f7ff ffea 	bl	800164c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	; (80016ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	; (80016b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	; (80016b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	; (80016bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800169e:	f002 fbcd 	bl	8003e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016a2:	f7ff fb75 	bl	8000d90 <main>
  bx  lr    
 80016a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80016a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80016b4:	08005018 	.word	0x08005018
  ldr r2, =_sbss
 80016b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80016bc:	200002ec 	.word	0x200002ec

080016c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <ADC_IRQHandler>
	...

080016c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <HAL_Init+0x40>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0d      	ldr	r2, [pc, #52]	; (8001704 <HAL_Init+0x40>)
 80016ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016d4:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_Init+0x40>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <HAL_Init+0x40>)
 80016da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_Init+0x40>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a07      	ldr	r2, [pc, #28]	; (8001704 <HAL_Init+0x40>)
 80016e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ec:	2003      	movs	r0, #3
 80016ee:	f000 fd41 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016f2:	2000      	movs	r0, #0
 80016f4:	f000 f808 	bl	8001708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f8:	f7ff fdc6 	bl	8001288 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023c00 	.word	0x40023c00

08001708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_InitTick+0x54>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <HAL_InitTick+0x58>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800171e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001722:	fbb2 f3f3 	udiv	r3, r2, r3
 8001726:	4618      	mov	r0, r3
 8001728:	f000 fd59 	bl	80021de <HAL_SYSTICK_Config>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e00e      	b.n	8001754 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b0f      	cmp	r3, #15
 800173a:	d80a      	bhi.n	8001752 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800173c:	2200      	movs	r2, #0
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f000 fd21 	bl	800218a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001748:	4a06      	ldr	r2, [pc, #24]	; (8001764 <HAL_InitTick+0x5c>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	e000      	b.n	8001754 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000000 	.word	0x20000000
 8001760:	20000008 	.word	0x20000008
 8001764:	20000004 	.word	0x20000004

08001768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_IncTick+0x20>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4b06      	ldr	r3, [pc, #24]	; (800178c <HAL_IncTick+0x24>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4413      	add	r3, r2
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <HAL_IncTick+0x24>)
 800177a:	6013      	str	r3, [r2, #0]
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000008 	.word	0x20000008
 800178c:	2000019c 	.word	0x2000019c

08001790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return uwTick;
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <HAL_GetTick+0x14>)
 8001796:	681b      	ldr	r3, [r3, #0]
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	2000019c 	.word	0x2000019c

080017a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017b0:	f7ff ffee 	bl	8001790 <HAL_GetTick>
 80017b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c0:	d005      	beq.n	80017ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017c2:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <HAL_Delay+0x44>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	461a      	mov	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	4413      	add	r3, r2
 80017cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017ce:	bf00      	nop
 80017d0:	f7ff ffde 	bl	8001790 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d8f7      	bhi.n	80017d0 <HAL_Delay+0x28>
  {
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000008 	.word	0x20000008

080017f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e033      	b.n	800186e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	2b00      	cmp	r3, #0
 800180c:	d109      	bne.n	8001822 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff fd62 	bl	80012d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	2b00      	cmp	r3, #0
 800182c:	d118      	bne.n	8001860 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001836:	f023 0302 	bic.w	r3, r3, #2
 800183a:	f043 0202 	orr.w	r2, r3, #2
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 fa48 	bl	8001cd8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	f023 0303 	bic.w	r3, r3, #3
 8001856:	f043 0201 	orr.w	r2, r3, #1
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	641a      	str	r2, [r3, #64]	; 0x40
 800185e:	e001      	b.n	8001864 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800186c:	7bfb      	ldrb	r3, [r7, #15]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_ADC_Start_DMA+0x1e>
 8001892:	2302      	movs	r3, #2
 8001894:	e0ce      	b.n	8001a34 <HAL_ADC_Start_DMA+0x1bc>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d018      	beq.n	80018de <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0201 	orr.w	r2, r2, #1
 80018ba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018bc:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <HAL_ADC_Start_DMA+0x1c4>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a5f      	ldr	r2, [pc, #380]	; (8001a40 <HAL_ADC_Start_DMA+0x1c8>)
 80018c2:	fba2 2303 	umull	r2, r3, r2, r3
 80018c6:	0c9a      	lsrs	r2, r3, #18
 80018c8:	4613      	mov	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80018d0:	e002      	b.n	80018d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	3b01      	subs	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1f9      	bne.n	80018d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018ec:	d107      	bne.n	80018fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018fc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	2b01      	cmp	r3, #1
 800190a:	f040 8086 	bne.w	8001a1a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001916:	f023 0301 	bic.w	r3, r3, #1
 800191a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192c:	2b00      	cmp	r3, #0
 800192e:	d007      	beq.n	8001940 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001938:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001944:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001948:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800194c:	d106      	bne.n	800195c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f023 0206 	bic.w	r2, r3, #6
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	645a      	str	r2, [r3, #68]	; 0x44
 800195a:	e002      	b.n	8001962 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2200      	movs	r2, #0
 8001960:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <HAL_ADC_Start_DMA+0x1cc>)
 800196c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001972:	4a35      	ldr	r2, [pc, #212]	; (8001a48 <HAL_ADC_Start_DMA+0x1d0>)
 8001974:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800197a:	4a34      	ldr	r2, [pc, #208]	; (8001a4c <HAL_ADC_Start_DMA+0x1d4>)
 800197c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001982:	4a33      	ldr	r2, [pc, #204]	; (8001a50 <HAL_ADC_Start_DMA+0x1d8>)
 8001984:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800198e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800199e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019ae:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	334c      	adds	r3, #76	; 0x4c
 80019ba:	4619      	mov	r1, r3
 80019bc:	68ba      	ldr	r2, [r7, #8]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f000 fcc8 	bl	8002354 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 031f 	and.w	r3, r3, #31
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10f      	bne.n	80019f0 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d129      	bne.n	8001a32 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	e020      	b.n	8001a32 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a17      	ldr	r2, [pc, #92]	; (8001a54 <HAL_ADC_Start_DMA+0x1dc>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d11b      	bne.n	8001a32 <HAL_ADC_Start_DMA+0x1ba>
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d114      	bne.n	8001a32 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	e00b      	b.n	8001a32 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	f043 0210 	orr.w	r2, r3, #16
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	f043 0201 	orr.w	r2, r3, #1
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	431bde83 	.word	0x431bde83
 8001a44:	40012300 	.word	0x40012300
 8001a48:	08001ed1 	.word	0x08001ed1
 8001a4c:	08001f8b 	.word	0x08001f8b
 8001a50:	08001fa7 	.word	0x08001fa7
 8001a54:	40012000 	.word	0x40012000

08001a58 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x1c>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e105      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x228>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b09      	cmp	r3, #9
 8001abe:	d925      	bls.n	8001b0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68d9      	ldr	r1, [r3, #12]
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	461a      	mov	r2, r3
 8001ace:	4613      	mov	r3, r2
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3b1e      	subs	r3, #30
 8001ad6:	2207      	movs	r2, #7
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43da      	mvns	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	400a      	ands	r2, r1
 8001ae4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68d9      	ldr	r1, [r3, #12]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	4618      	mov	r0, r3
 8001af8:	4603      	mov	r3, r0
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	4403      	add	r3, r0
 8001afe:	3b1e      	subs	r3, #30
 8001b00:	409a      	lsls	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	430a      	orrs	r2, r1
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	e022      	b.n	8001b52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6919      	ldr	r1, [r3, #16]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	2207      	movs	r2, #7
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43da      	mvns	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	400a      	ands	r2, r1
 8001b2e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6919      	ldr	r1, [r3, #16]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	4618      	mov	r0, r3
 8001b42:	4603      	mov	r3, r0
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	4403      	add	r3, r0
 8001b48:	409a      	lsls	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d824      	bhi.n	8001ba4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	4613      	mov	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	3b05      	subs	r3, #5
 8001b6c:	221f      	movs	r2, #31
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43da      	mvns	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	400a      	ands	r2, r1
 8001b7a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	4618      	mov	r0, r3
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	3b05      	subs	r3, #5
 8001b96:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ba2:	e04c      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b0c      	cmp	r3, #12
 8001baa:	d824      	bhi.n	8001bf6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	3b23      	subs	r3, #35	; 0x23
 8001bbe:	221f      	movs	r2, #31
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43da      	mvns	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	400a      	ands	r2, r1
 8001bcc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	4618      	mov	r0, r3
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685a      	ldr	r2, [r3, #4]
 8001be0:	4613      	mov	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	3b23      	subs	r3, #35	; 0x23
 8001be8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	631a      	str	r2, [r3, #48]	; 0x30
 8001bf4:	e023      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	3b41      	subs	r3, #65	; 0x41
 8001c08:	221f      	movs	r2, #31
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43da      	mvns	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	400a      	ands	r2, r1
 8001c16:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	4618      	mov	r0, r3
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	3b41      	subs	r3, #65	; 0x41
 8001c32:	fa00 f203 	lsl.w	r2, r0, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c3e:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <HAL_ADC_ConfigChannel+0x234>)
 8001c40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a21      	ldr	r2, [pc, #132]	; (8001ccc <HAL_ADC_ConfigChannel+0x238>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d109      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x1cc>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b12      	cmp	r3, #18
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a19      	ldr	r2, [pc, #100]	; (8001ccc <HAL_ADC_ConfigChannel+0x238>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d123      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x21e>
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b10      	cmp	r3, #16
 8001c70:	d003      	beq.n	8001c7a <HAL_ADC_ConfigChannel+0x1e6>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2b11      	cmp	r3, #17
 8001c78:	d11b      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b10      	cmp	r3, #16
 8001c8c:	d111      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8e:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <HAL_ADC_ConfigChannel+0x23c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <HAL_ADC_ConfigChannel+0x240>)
 8001c94:	fba2 2303 	umull	r2, r3, r2, r3
 8001c98:	0c9a      	lsrs	r2, r3, #18
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ca4:	e002      	b.n	8001cac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f9      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	40012300 	.word	0x40012300
 8001ccc:	40012000 	.word	0x40012000
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	431bde83 	.word	0x431bde83

08001cd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ce0:	4b79      	ldr	r3, [pc, #484]	; (8001ec8 <ADC_Init+0x1f0>)
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6859      	ldr	r1, [r3, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	021a      	lsls	r2, r3, #8
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6859      	ldr	r1, [r3, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6899      	ldr	r1, [r3, #8]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6a:	4a58      	ldr	r2, [pc, #352]	; (8001ecc <ADC_Init+0x1f4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d022      	beq.n	8001db6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	689a      	ldr	r2, [r3, #8]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6899      	ldr	r1, [r3, #8]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001da0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6899      	ldr	r1, [r3, #8]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	430a      	orrs	r2, r1
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	e00f      	b.n	8001dd6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001dd4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0202 	bic.w	r2, r2, #2
 8001de4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	6899      	ldr	r1, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	7e1b      	ldrb	r3, [r3, #24]
 8001df0:	005a      	lsls	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d01b      	beq.n	8001e3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e12:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	6859      	ldr	r1, [r3, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	035a      	lsls	r2, r3, #13
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	e007      	b.n	8001e4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685a      	ldr	r2, [r3, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e4a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	051a      	lsls	r2, r3, #20
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6899      	ldr	r1, [r3, #8]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e8e:	025a      	lsls	r2, r3, #9
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6899      	ldr	r1, [r3, #8]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	029a      	lsls	r2, r3, #10
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	609a      	str	r2, [r3, #8]
}
 8001ebc:	bf00      	nop
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	40012300 	.word	0x40012300
 8001ecc:	0f000001 	.word	0x0f000001

08001ed0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001edc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d13c      	bne.n	8001f64 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d12b      	bne.n	8001f5c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d127      	bne.n	8001f5c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d006      	beq.n	8001f28 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d119      	bne.n	8001f5c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 0220 	bic.w	r2, r2, #32
 8001f36:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d105      	bne.n	8001f5c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	f043 0201 	orr.w	r2, r3, #1
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f7ff fd7b 	bl	8001a58 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f62:	e00e      	b.n	8001f82 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f003 0310 	and.w	r3, r3, #16
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f7ff fd85 	bl	8001a80 <HAL_ADC_ErrorCallback>
}
 8001f76:	e004      	b.n	8001f82 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	4798      	blx	r3
}
 8001f82:	bf00      	nop
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b084      	sub	sp, #16
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f96:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	f7ff fd67 	bl	8001a6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b084      	sub	sp, #16
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2240      	movs	r2, #64	; 0x40
 8001fb8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fbe:	f043 0204 	orr.w	r2, r3, #4
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f7ff fd5a 	bl	8001a80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fcc:	bf00      	nop
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002006:	4a04      	ldr	r2, [pc, #16]	; (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	60d3      	str	r3, [r2, #12]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <__NVIC_GetPriorityGrouping+0x18>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0307 	and.w	r3, r3, #7
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	2b00      	cmp	r3, #0
 8002048:	db0b      	blt.n	8002062 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	4907      	ldr	r1, [pc, #28]	; (8002070 <__NVIC_EnableIRQ+0x38>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	2001      	movs	r0, #1
 800205a:	fa00 f202 	lsl.w	r2, r0, r2
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100

08002074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	6039      	str	r1, [r7, #0]
 800207e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	db0a      	blt.n	800209e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	490c      	ldr	r1, [pc, #48]	; (80020c0 <__NVIC_SetPriority+0x4c>)
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	0112      	lsls	r2, r2, #4
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	440b      	add	r3, r1
 8002098:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800209c:	e00a      	b.n	80020b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4908      	ldr	r1, [pc, #32]	; (80020c4 <__NVIC_SetPriority+0x50>)
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	3b04      	subs	r3, #4
 80020ac:	0112      	lsls	r2, r2, #4
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	440b      	add	r3, r1
 80020b2:	761a      	strb	r2, [r3, #24]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b089      	sub	sp, #36	; 0x24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f1c3 0307 	rsb	r3, r3, #7
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	bf28      	it	cs
 80020e6:	2304      	movcs	r3, #4
 80020e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3304      	adds	r3, #4
 80020ee:	2b06      	cmp	r3, #6
 80020f0:	d902      	bls.n	80020f8 <NVIC_EncodePriority+0x30>
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3b03      	subs	r3, #3
 80020f6:	e000      	b.n	80020fa <NVIC_EncodePriority+0x32>
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43da      	mvns	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	401a      	ands	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002110:	f04f 31ff 	mov.w	r1, #4294967295
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	fa01 f303 	lsl.w	r3, r1, r3
 800211a:	43d9      	mvns	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	4313      	orrs	r3, r2
         );
}
 8002122:	4618      	mov	r0, r3
 8002124:	3724      	adds	r7, #36	; 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
	...

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	f7ff ff8e 	bl	8002074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff29 	bl	8001fd4 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff3e 	bl	800201c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff8e 	bl	80020c8 <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5d 	bl	8002074 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff31 	bl	8002038 <__NVIC_EnableIRQ>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff ffa2 	bl	8002130 <SysTick_Config>
 80021ec:	4603      	mov	r3, r0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff fac4 	bl	8001790 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e099      	b.n	8002348 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2202      	movs	r2, #2
 8002218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002234:	e00f      	b.n	8002256 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002236:	f7ff faab 	bl	8001790 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b05      	cmp	r3, #5
 8002242:	d908      	bls.n	8002256 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2220      	movs	r2, #32
 8002248:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2203      	movs	r2, #3
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e078      	b.n	8002348 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1e8      	bne.n	8002236 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	4b38      	ldr	r3, [pc, #224]	; (8002350 <HAL_DMA_Init+0x158>)
 8002270:	4013      	ands	r3, r2
 8002272:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002282:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800228e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800229a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d107      	bne.n	80022c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	4313      	orrs	r3, r2
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	4313      	orrs	r3, r2
 80022be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	f023 0307 	bic.w	r3, r3, #7
 80022d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	4313      	orrs	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d117      	bne.n	800231a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00e      	beq.n	800231a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 fa6f 	bl	80027e0 <DMA_CheckFifoParam>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2240      	movs	r2, #64	; 0x40
 800230c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002316:	2301      	movs	r3, #1
 8002318:	e016      	b.n	8002348 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 fa26 	bl	8002774 <DMA_CalcBaseAndBitshift>
 8002328:	4603      	mov	r3, r0
 800232a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002330:	223f      	movs	r2, #63	; 0x3f
 8002332:	409a      	lsls	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	f010803f 	.word	0xf010803f

08002354 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002362:	2300      	movs	r3, #0
 8002364:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_DMA_Start_IT+0x26>
 8002376:	2302      	movs	r3, #2
 8002378:	e040      	b.n	80023fc <HAL_DMA_Start_IT+0xa8>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d12f      	bne.n	80023ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2202      	movs	r2, #2
 8002392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	68b9      	ldr	r1, [r7, #8]
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f9b8 	bl	8002718 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ac:	223f      	movs	r2, #63	; 0x3f
 80023ae:	409a      	lsls	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0216 	orr.w	r2, r2, #22
 80023c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d007      	beq.n	80023dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0208 	orr.w	r2, r2, #8
 80023da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 0201 	orr.w	r2, r2, #1
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e005      	b.n	80023fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023f6:	2302      	movs	r3, #2
 80023f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002410:	4b8e      	ldr	r3, [pc, #568]	; (800264c <HAL_DMA_IRQHandler+0x248>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a8e      	ldr	r2, [pc, #568]	; (8002650 <HAL_DMA_IRQHandler+0x24c>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0a9b      	lsrs	r3, r3, #10
 800241c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002422:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	2208      	movs	r2, #8
 8002430:	409a      	lsls	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4013      	ands	r3, r2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d01a      	beq.n	8002470 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d013      	beq.n	8002470 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0204 	bic.w	r2, r2, #4
 8002456:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245c:	2208      	movs	r2, #8
 800245e:	409a      	lsls	r2, r3
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002468:	f043 0201 	orr.w	r2, r3, #1
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002474:	2201      	movs	r2, #1
 8002476:	409a      	lsls	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4013      	ands	r3, r2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d012      	beq.n	80024a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00b      	beq.n	80024a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	2201      	movs	r2, #1
 8002494:	409a      	lsls	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800249e:	f043 0202 	orr.w	r2, r3, #2
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024aa:	2204      	movs	r2, #4
 80024ac:	409a      	lsls	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4013      	ands	r3, r2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d012      	beq.n	80024dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00b      	beq.n	80024dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024c8:	2204      	movs	r2, #4
 80024ca:	409a      	lsls	r2, r3
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d4:	f043 0204 	orr.w	r2, r3, #4
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e0:	2210      	movs	r2, #16
 80024e2:	409a      	lsls	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d043      	beq.n	8002574 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d03c      	beq.n	8002574 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fe:	2210      	movs	r2, #16
 8002500:	409a      	lsls	r2, r3
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d018      	beq.n	8002546 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d108      	bne.n	8002534 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	2b00      	cmp	r3, #0
 8002528:	d024      	beq.n	8002574 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	4798      	blx	r3
 8002532:	e01f      	b.n	8002574 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01b      	beq.n	8002574 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	4798      	blx	r3
 8002544:	e016      	b.n	8002574 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002550:	2b00      	cmp	r3, #0
 8002552:	d107      	bne.n	8002564 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0208 	bic.w	r2, r2, #8
 8002562:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	2b00      	cmp	r3, #0
 800256a:	d003      	beq.n	8002574 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002578:	2220      	movs	r2, #32
 800257a:	409a      	lsls	r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 808f 	beq.w	80026a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0310 	and.w	r3, r3, #16
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 8087 	beq.w	80026a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259a:	2220      	movs	r2, #32
 800259c:	409a      	lsls	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b05      	cmp	r3, #5
 80025ac:	d136      	bne.n	800261c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 0216 	bic.w	r2, r2, #22
 80025bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d103      	bne.n	80025de <HAL_DMA_IRQHandler+0x1da>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 0208 	bic.w	r2, r2, #8
 80025ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	223f      	movs	r2, #63	; 0x3f
 80025f4:	409a      	lsls	r2, r3
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800260e:	2b00      	cmp	r3, #0
 8002610:	d07e      	beq.n	8002710 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	4798      	blx	r3
        }
        return;
 800261a:	e079      	b.n	8002710 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01d      	beq.n	8002666 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d10d      	bne.n	8002654 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263c:	2b00      	cmp	r3, #0
 800263e:	d031      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	4798      	blx	r3
 8002648:	e02c      	b.n	80026a4 <HAL_DMA_IRQHandler+0x2a0>
 800264a:	bf00      	nop
 800264c:	20000000 	.word	0x20000000
 8002650:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002658:	2b00      	cmp	r3, #0
 800265a:	d023      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	4798      	blx	r3
 8002664:	e01e      	b.n	80026a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10f      	bne.n	8002694 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0210 	bic.w	r2, r2, #16
 8002682:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d032      	beq.n	8002712 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d022      	beq.n	80026fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2205      	movs	r2, #5
 80026bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0201 	bic.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	3301      	adds	r3, #1
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d307      	bcc.n	80026ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f2      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x2cc>
 80026ea:	e000      	b.n	80026ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002702:	2b00      	cmp	r3, #0
 8002704:	d005      	beq.n	8002712 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	4798      	blx	r3
 800270e:	e000      	b.n	8002712 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002710:	bf00      	nop
    }
  }
}
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002734:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b40      	cmp	r3, #64	; 0x40
 8002744:	d108      	bne.n	8002758 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002756:	e007      	b.n	8002768 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	60da      	str	r2, [r3, #12]
}
 8002768:	bf00      	nop
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	3b10      	subs	r3, #16
 8002784:	4a14      	ldr	r2, [pc, #80]	; (80027d8 <DMA_CalcBaseAndBitshift+0x64>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	091b      	lsrs	r3, r3, #4
 800278c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800278e:	4a13      	ldr	r2, [pc, #76]	; (80027dc <DMA_CalcBaseAndBitshift+0x68>)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4413      	add	r3, r2
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2b03      	cmp	r3, #3
 80027a0:	d909      	bls.n	80027b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027aa:	f023 0303 	bic.w	r3, r3, #3
 80027ae:	1d1a      	adds	r2, r3, #4
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	659a      	str	r2, [r3, #88]	; 0x58
 80027b4:	e007      	b.n	80027c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	aaaaaaab 	.word	0xaaaaaaab
 80027dc:	08004f20 	.word	0x08004f20

080027e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d11f      	bne.n	800283a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d856      	bhi.n	80028ae <DMA_CheckFifoParam+0xce>
 8002800:	a201      	add	r2, pc, #4	; (adr r2, 8002808 <DMA_CheckFifoParam+0x28>)
 8002802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002806:	bf00      	nop
 8002808:	08002819 	.word	0x08002819
 800280c:	0800282b 	.word	0x0800282b
 8002810:	08002819 	.word	0x08002819
 8002814:	080028af 	.word	0x080028af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d046      	beq.n	80028b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002828:	e043      	b.n	80028b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002832:	d140      	bne.n	80028b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002838:	e03d      	b.n	80028b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002842:	d121      	bne.n	8002888 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2b03      	cmp	r3, #3
 8002848:	d837      	bhi.n	80028ba <DMA_CheckFifoParam+0xda>
 800284a:	a201      	add	r2, pc, #4	; (adr r2, 8002850 <DMA_CheckFifoParam+0x70>)
 800284c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002850:	08002861 	.word	0x08002861
 8002854:	08002867 	.word	0x08002867
 8002858:	08002861 	.word	0x08002861
 800285c:	08002879 	.word	0x08002879
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	73fb      	strb	r3, [r7, #15]
      break;
 8002864:	e030      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d025      	beq.n	80028be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002876:	e022      	b.n	80028be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002880:	d11f      	bne.n	80028c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002886:	e01c      	b.n	80028c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d903      	bls.n	8002896 <DMA_CheckFifoParam+0xb6>
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b03      	cmp	r3, #3
 8002892:	d003      	beq.n	800289c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002894:	e018      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	73fb      	strb	r3, [r7, #15]
      break;
 800289a:	e015      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00e      	beq.n	80028c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
      break;
 80028ac:	e00b      	b.n	80028c6 <DMA_CheckFifoParam+0xe6>
      break;
 80028ae:	bf00      	nop
 80028b0:	e00a      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;
 80028b2:	bf00      	nop
 80028b4:	e008      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;
 80028b6:	bf00      	nop
 80028b8:	e006      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;
 80028ba:	bf00      	nop
 80028bc:	e004      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;
 80028be:	bf00      	nop
 80028c0:	e002      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80028c2:	bf00      	nop
 80028c4:	e000      	b.n	80028c8 <DMA_CheckFifoParam+0xe8>
      break;
 80028c6:	bf00      	nop
    }
  } 
  
  return status; 
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	; 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e159      	b.n	8002ba8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f4:	2201      	movs	r2, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	429a      	cmp	r2, r3
 800290e:	f040 8148 	bne.w	8002ba2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d005      	beq.n	800292a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	2b02      	cmp	r3, #2
 8002928:	d130      	bne.n	800298c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002960:	2201      	movs	r2, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 0201 	and.w	r2, r3, #1
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b03      	cmp	r3, #3
 8002996:	d017      	beq.n	80029c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d123      	bne.n	8002a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	691a      	ldr	r2, [r3, #16]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	08da      	lsrs	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3208      	adds	r2, #8
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2203      	movs	r2, #3
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0203 	and.w	r2, r3, #3
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80a2 	beq.w	8002ba2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b57      	ldr	r3, [pc, #348]	; (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	4a56      	ldr	r2, [pc, #344]	; (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6e:	4b54      	ldr	r3, [pc, #336]	; (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7a:	4a52      	ldr	r2, [pc, #328]	; (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a49      	ldr	r2, [pc, #292]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d019      	beq.n	8002ada <HAL_GPIO_Init+0x202>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a48      	ldr	r2, [pc, #288]	; (8002bcc <HAL_GPIO_Init+0x2f4>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d013      	beq.n	8002ad6 <HAL_GPIO_Init+0x1fe>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a47      	ldr	r2, [pc, #284]	; (8002bd0 <HAL_GPIO_Init+0x2f8>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d00d      	beq.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a46      	ldr	r2, [pc, #280]	; (8002bd4 <HAL_GPIO_Init+0x2fc>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d007      	beq.n	8002ace <HAL_GPIO_Init+0x1f6>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a45      	ldr	r2, [pc, #276]	; (8002bd8 <HAL_GPIO_Init+0x300>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_GPIO_Init+0x1f2>
 8002ac6:	2304      	movs	r3, #4
 8002ac8:	e008      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002aca:	2307      	movs	r3, #7
 8002acc:	e006      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e004      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e002      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ada:	2300      	movs	r3, #0
 8002adc:	69fa      	ldr	r2, [r7, #28]
 8002ade:	f002 0203 	and.w	r2, r2, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aec:	4935      	ldr	r1, [pc, #212]	; (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afa:	4b38      	ldr	r3, [pc, #224]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4013      	ands	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b1e:	4a2f      	ldr	r2, [pc, #188]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b24:	4b2d      	ldr	r3, [pc, #180]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b48:	4a24      	ldr	r2, [pc, #144]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b4e:	4b23      	ldr	r3, [pc, #140]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b72:	4a1a      	ldr	r2, [pc, #104]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b78:	4b18      	ldr	r3, [pc, #96]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b9c:	4a0f      	ldr	r2, [pc, #60]	; (8002bdc <HAL_GPIO_Init+0x304>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	61fb      	str	r3, [r7, #28]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2b0f      	cmp	r3, #15
 8002bac:	f67f aea2 	bls.w	80028f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	bf00      	nop
 8002bb4:	3724      	adds	r7, #36	; 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	40013800 	.word	0x40013800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40020400 	.word	0x40020400
 8002bd0:	40020800 	.word	0x40020800
 8002bd4:	40020c00 	.word	0x40020c00
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40013c00 	.word	0x40013c00

08002be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	460b      	mov	r3, r1
 8002bea:	807b      	strh	r3, [r7, #2]
 8002bec:	4613      	mov	r3, r2
 8002bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf0:	787b      	ldrb	r3, [r7, #1]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bf6:	887a      	ldrh	r2, [r7, #2]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bfc:	e003      	b.n	8002c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bfe:	887b      	ldrh	r3, [r7, #2]
 8002c00:	041a      	lsls	r2, r3, #16
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	619a      	str	r2, [r3, #24]
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e267      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d075      	beq.n	8002d1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c32:	4b88      	ldr	r3, [pc, #544]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d00c      	beq.n	8002c58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c3e:	4b85      	ldr	r3, [pc, #532]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d112      	bne.n	8002c70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c4a:	4b82      	ldr	r3, [pc, #520]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c56:	d10b      	bne.n	8002c70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c58:	4b7e      	ldr	r3, [pc, #504]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d05b      	beq.n	8002d1c <HAL_RCC_OscConfig+0x108>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d157      	bne.n	8002d1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e242      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c78:	d106      	bne.n	8002c88 <HAL_RCC_OscConfig+0x74>
 8002c7a:	4b76      	ldr	r3, [pc, #472]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a75      	ldr	r2, [pc, #468]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	e01d      	b.n	8002cc4 <HAL_RCC_OscConfig+0xb0>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c90:	d10c      	bne.n	8002cac <HAL_RCC_OscConfig+0x98>
 8002c92:	4b70      	ldr	r3, [pc, #448]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a6f      	ldr	r2, [pc, #444]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c9c:	6013      	str	r3, [r2, #0]
 8002c9e:	4b6d      	ldr	r3, [pc, #436]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a6c      	ldr	r2, [pc, #432]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	e00b      	b.n	8002cc4 <HAL_RCC_OscConfig+0xb0>
 8002cac:	4b69      	ldr	r3, [pc, #420]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a68      	ldr	r2, [pc, #416]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cb6:	6013      	str	r3, [r2, #0]
 8002cb8:	4b66      	ldr	r3, [pc, #408]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a65      	ldr	r2, [pc, #404]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d013      	beq.n	8002cf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fd60 	bl	8001790 <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd4:	f7fe fd5c 	bl	8001790 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	; 0x64
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e207      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce6:	4b5b      	ldr	r3, [pc, #364]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0xc0>
 8002cf2:	e014      	b.n	8002d1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf4:	f7fe fd4c 	bl	8001790 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cfc:	f7fe fd48 	bl	8001790 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b64      	cmp	r3, #100	; 0x64
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e1f3      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0e:	4b51      	ldr	r3, [pc, #324]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1f0      	bne.n	8002cfc <HAL_RCC_OscConfig+0xe8>
 8002d1a:	e000      	b.n	8002d1e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d063      	beq.n	8002df2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d2a:	4b4a      	ldr	r3, [pc, #296]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 030c 	and.w	r3, r3, #12
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00b      	beq.n	8002d4e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d36:	4b47      	ldr	r3, [pc, #284]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d3e:	2b08      	cmp	r3, #8
 8002d40:	d11c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d42:	4b44      	ldr	r3, [pc, #272]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d116      	bne.n	8002d7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4e:	4b41      	ldr	r3, [pc, #260]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <HAL_RCC_OscConfig+0x152>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d001      	beq.n	8002d66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e1c7      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d66:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	4937      	ldr	r1, [pc, #220]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d7a:	e03a      	b.n	8002df2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d020      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d84:	4b34      	ldr	r3, [pc, #208]	; (8002e58 <HAL_RCC_OscConfig+0x244>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8a:	f7fe fd01 	bl	8001790 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d92:	f7fe fcfd 	bl	8001790 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e1a8      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da4:	4b2b      	ldr	r3, [pc, #172]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	4925      	ldr	r1, [pc, #148]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	600b      	str	r3, [r1, #0]
 8002dc4:	e015      	b.n	8002df2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dc6:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <HAL_RCC_OscConfig+0x244>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dcc:	f7fe fce0 	bl	8001790 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dd2:	e008      	b.n	8002de6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dd4:	f7fe fcdc 	bl	8001790 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e187      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de6:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f0      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d036      	beq.n	8002e6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d016      	beq.n	8002e34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e06:	4b15      	ldr	r3, [pc, #84]	; (8002e5c <HAL_RCC_OscConfig+0x248>)
 8002e08:	2201      	movs	r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe fcc0 	bl	8001790 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e14:	f7fe fcbc 	bl	8001790 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e167      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <HAL_RCC_OscConfig+0x240>)
 8002e28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f0      	beq.n	8002e14 <HAL_RCC_OscConfig+0x200>
 8002e32:	e01b      	b.n	8002e6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e34:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <HAL_RCC_OscConfig+0x248>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e3a:	f7fe fca9 	bl	8001790 <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e40:	e00e      	b.n	8002e60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e42:	f7fe fca5 	bl	8001790 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d907      	bls.n	8002e60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e150      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
 8002e54:	40023800 	.word	0x40023800
 8002e58:	42470000 	.word	0x42470000
 8002e5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e60:	4b88      	ldr	r3, [pc, #544]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002e62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1ea      	bne.n	8002e42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 8097 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e7e:	4b81      	ldr	r3, [pc, #516]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10f      	bne.n	8002eaa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	4b7d      	ldr	r3, [pc, #500]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	4a7c      	ldr	r2, [pc, #496]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e98:	6413      	str	r3, [r2, #64]	; 0x40
 8002e9a:	4b7a      	ldr	r3, [pc, #488]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea2:	60bb      	str	r3, [r7, #8]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eaa:	4b77      	ldr	r3, [pc, #476]	; (8003088 <HAL_RCC_OscConfig+0x474>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d118      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb6:	4b74      	ldr	r3, [pc, #464]	; (8003088 <HAL_RCC_OscConfig+0x474>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a73      	ldr	r2, [pc, #460]	; (8003088 <HAL_RCC_OscConfig+0x474>)
 8002ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fc65 	bl	8001790 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eca:	f7fe fc61 	bl	8001790 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e10c      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002edc:	4b6a      	ldr	r3, [pc, #424]	; (8003088 <HAL_RCC_OscConfig+0x474>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d0f0      	beq.n	8002eca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d106      	bne.n	8002efe <HAL_RCC_OscConfig+0x2ea>
 8002ef0:	4b64      	ldr	r3, [pc, #400]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ef4:	4a63      	ldr	r2, [pc, #396]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002ef6:	f043 0301 	orr.w	r3, r3, #1
 8002efa:	6713      	str	r3, [r2, #112]	; 0x70
 8002efc:	e01c      	b.n	8002f38 <HAL_RCC_OscConfig+0x324>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2b05      	cmp	r3, #5
 8002f04:	d10c      	bne.n	8002f20 <HAL_RCC_OscConfig+0x30c>
 8002f06:	4b5f      	ldr	r3, [pc, #380]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f0a:	4a5e      	ldr	r2, [pc, #376]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	6713      	str	r3, [r2, #112]	; 0x70
 8002f12:	4b5c      	ldr	r3, [pc, #368]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f16:	4a5b      	ldr	r2, [pc, #364]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f1e:	e00b      	b.n	8002f38 <HAL_RCC_OscConfig+0x324>
 8002f20:	4b58      	ldr	r3, [pc, #352]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f24:	4a57      	ldr	r2, [pc, #348]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f26:	f023 0301 	bic.w	r3, r3, #1
 8002f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2c:	4b55      	ldr	r3, [pc, #340]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f30:	4a54      	ldr	r2, [pc, #336]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f32:	f023 0304 	bic.w	r3, r3, #4
 8002f36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d015      	beq.n	8002f6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f40:	f7fe fc26 	bl	8001790 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f46:	e00a      	b.n	8002f5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f48:	f7fe fc22 	bl	8001790 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e0cb      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5e:	4b49      	ldr	r3, [pc, #292]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0ee      	beq.n	8002f48 <HAL_RCC_OscConfig+0x334>
 8002f6a:	e014      	b.n	8002f96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6c:	f7fe fc10 	bl	8001790 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f72:	e00a      	b.n	8002f8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f74:	f7fe fc0c 	bl	8001790 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e0b5      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f8a:	4b3e      	ldr	r3, [pc, #248]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1ee      	bne.n	8002f74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d105      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9c:	4b39      	ldr	r3, [pc, #228]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa0:	4a38      	ldr	r2, [pc, #224]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80a1 	beq.w	80030f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fb2:	4b34      	ldr	r3, [pc, #208]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d05c      	beq.n	8003078 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d141      	bne.n	800304a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc6:	4b31      	ldr	r3, [pc, #196]	; (800308c <HAL_RCC_OscConfig+0x478>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fcc:	f7fe fbe0 	bl	8001790 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd4:	f7fe fbdc 	bl	8001790 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e087      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe6:	4b27      	ldr	r3, [pc, #156]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1f0      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69da      	ldr	r2, [r3, #28]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a1b      	ldr	r3, [r3, #32]
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	019b      	lsls	r3, r3, #6
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003008:	085b      	lsrs	r3, r3, #1
 800300a:	3b01      	subs	r3, #1
 800300c:	041b      	lsls	r3, r3, #16
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003014:	061b      	lsls	r3, r3, #24
 8003016:	491b      	ldr	r1, [pc, #108]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 8003018:	4313      	orrs	r3, r2
 800301a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800301c:	4b1b      	ldr	r3, [pc, #108]	; (800308c <HAL_RCC_OscConfig+0x478>)
 800301e:	2201      	movs	r2, #1
 8003020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003022:	f7fe fbb5 	bl	8001790 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302a:	f7fe fbb1 	bl	8001790 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e05c      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800303c:	4b11      	ldr	r3, [pc, #68]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0x416>
 8003048:	e054      	b.n	80030f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304a:	4b10      	ldr	r3, [pc, #64]	; (800308c <HAL_RCC_OscConfig+0x478>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7fe fb9e 	bl	8001790 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003058:	f7fe fb9a 	bl	8001790 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e045      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <HAL_RCC_OscConfig+0x470>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x444>
 8003076:	e03d      	b.n	80030f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d107      	bne.n	8003090 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e038      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
 8003084:	40023800 	.word	0x40023800
 8003088:	40007000 	.word	0x40007000
 800308c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003090:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <HAL_RCC_OscConfig+0x4ec>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d028      	beq.n	80030f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d121      	bne.n	80030f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d11a      	bne.n	80030f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030c0:	4013      	ands	r3, r2
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d111      	bne.n	80030f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d6:	085b      	lsrs	r3, r3, #1
 80030d8:	3b01      	subs	r3, #1
 80030da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030dc:	429a      	cmp	r2, r3
 80030de:	d107      	bne.n	80030f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40023800 	.word	0x40023800

08003104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e0cc      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003118:	4b68      	ldr	r3, [pc, #416]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d90c      	bls.n	8003140 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003126:	4b65      	ldr	r3, [pc, #404]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312e:	4b63      	ldr	r3, [pc, #396]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d001      	beq.n	8003140 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0b8      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d020      	beq.n	800318e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d005      	beq.n	8003164 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003158:	4b59      	ldr	r3, [pc, #356]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	4a58      	ldr	r2, [pc, #352]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 800315e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003162:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003170:	4b53      	ldr	r3, [pc, #332]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	4a52      	ldr	r2, [pc, #328]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003176:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800317a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800317c:	4b50      	ldr	r3, [pc, #320]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	494d      	ldr	r1, [pc, #308]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	4313      	orrs	r3, r2
 800318c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d044      	beq.n	8003224 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d107      	bne.n	80031b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	4b47      	ldr	r3, [pc, #284]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d119      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e07f      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d003      	beq.n	80031c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031be:	2b03      	cmp	r3, #3
 80031c0:	d107      	bne.n	80031d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c2:	4b3f      	ldr	r3, [pc, #252]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d109      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e06f      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d2:	4b3b      	ldr	r3, [pc, #236]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e067      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031e2:	4b37      	ldr	r3, [pc, #220]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f023 0203 	bic.w	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4934      	ldr	r1, [pc, #208]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031f4:	f7fe facc 	bl	8001790 <HAL_GetTick>
 80031f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fc:	f7fe fac8 	bl	8001790 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	; 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e04f      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003212:	4b2b      	ldr	r3, [pc, #172]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 020c 	and.w	r2, r3, #12
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	429a      	cmp	r2, r3
 8003222:	d1eb      	bne.n	80031fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003224:	4b25      	ldr	r3, [pc, #148]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	429a      	cmp	r2, r3
 8003230:	d20c      	bcs.n	800324c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003232:	4b22      	ldr	r3, [pc, #136]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800323a:	4b20      	ldr	r3, [pc, #128]	; (80032bc <HAL_RCC_ClockConfig+0x1b8>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d001      	beq.n	800324c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e032      	b.n	80032b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	4916      	ldr	r1, [pc, #88]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003266:	4313      	orrs	r3, r2
 8003268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d009      	beq.n	800328a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003276:	4b12      	ldr	r3, [pc, #72]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	490e      	ldr	r1, [pc, #56]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003286:	4313      	orrs	r3, r2
 8003288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800328a:	f000 f821 	bl	80032d0 <HAL_RCC_GetSysClockFreq>
 800328e:	4602      	mov	r2, r0
 8003290:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	490a      	ldr	r1, [pc, #40]	; (80032c4 <HAL_RCC_ClockConfig+0x1c0>)
 800329c:	5ccb      	ldrb	r3, [r1, r3]
 800329e:	fa22 f303 	lsr.w	r3, r2, r3
 80032a2:	4a09      	ldr	r2, [pc, #36]	; (80032c8 <HAL_RCC_ClockConfig+0x1c4>)
 80032a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <HAL_RCC_ClockConfig+0x1c8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fe fa2c 	bl	8001708 <HAL_InitTick>

  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40023c00 	.word	0x40023c00
 80032c0:	40023800 	.word	0x40023800
 80032c4:	08004f08 	.word	0x08004f08
 80032c8:	20000000 	.word	0x20000000
 80032cc:	20000004 	.word	0x20000004

080032d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032d4:	b094      	sub	sp, #80	; 0x50
 80032d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032e8:	4b79      	ldr	r3, [pc, #484]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 030c 	and.w	r3, r3, #12
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d00d      	beq.n	8003310 <HAL_RCC_GetSysClockFreq+0x40>
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	f200 80e1 	bhi.w	80034bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <HAL_RCC_GetSysClockFreq+0x34>
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d003      	beq.n	800330a <HAL_RCC_GetSysClockFreq+0x3a>
 8003302:	e0db      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003304:	4b73      	ldr	r3, [pc, #460]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003306:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003308:	e0db      	b.n	80034c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800330a:	4b73      	ldr	r3, [pc, #460]	; (80034d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800330c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800330e:	e0d8      	b.n	80034c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003310:	4b6f      	ldr	r3, [pc, #444]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003318:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800331a:	4b6d      	ldr	r3, [pc, #436]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d063      	beq.n	80033ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003326:	4b6a      	ldr	r3, [pc, #424]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	099b      	lsrs	r3, r3, #6
 800332c:	2200      	movs	r2, #0
 800332e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003330:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003338:	633b      	str	r3, [r7, #48]	; 0x30
 800333a:	2300      	movs	r3, #0
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
 800333e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003342:	4622      	mov	r2, r4
 8003344:	462b      	mov	r3, r5
 8003346:	f04f 0000 	mov.w	r0, #0
 800334a:	f04f 0100 	mov.w	r1, #0
 800334e:	0159      	lsls	r1, r3, #5
 8003350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003354:	0150      	lsls	r0, r2, #5
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4621      	mov	r1, r4
 800335c:	1a51      	subs	r1, r2, r1
 800335e:	6139      	str	r1, [r7, #16]
 8003360:	4629      	mov	r1, r5
 8003362:	eb63 0301 	sbc.w	r3, r3, r1
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	f04f 0300 	mov.w	r3, #0
 8003370:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003374:	4659      	mov	r1, fp
 8003376:	018b      	lsls	r3, r1, #6
 8003378:	4651      	mov	r1, sl
 800337a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800337e:	4651      	mov	r1, sl
 8003380:	018a      	lsls	r2, r1, #6
 8003382:	4651      	mov	r1, sl
 8003384:	ebb2 0801 	subs.w	r8, r2, r1
 8003388:	4659      	mov	r1, fp
 800338a:	eb63 0901 	sbc.w	r9, r3, r1
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800339a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800339e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033a2:	4690      	mov	r8, r2
 80033a4:	4699      	mov	r9, r3
 80033a6:	4623      	mov	r3, r4
 80033a8:	eb18 0303 	adds.w	r3, r8, r3
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	462b      	mov	r3, r5
 80033b0:	eb49 0303 	adc.w	r3, r9, r3
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033c2:	4629      	mov	r1, r5
 80033c4:	024b      	lsls	r3, r1, #9
 80033c6:	4621      	mov	r1, r4
 80033c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033cc:	4621      	mov	r1, r4
 80033ce:	024a      	lsls	r2, r1, #9
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033d6:	2200      	movs	r2, #0
 80033d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80033e0:	f7fc ff56 	bl	8000290 <__aeabi_uldivmod>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	4613      	mov	r3, r2
 80033ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033ec:	e058      	b.n	80034a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ee:	4b38      	ldr	r3, [pc, #224]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	099b      	lsrs	r3, r3, #6
 80033f4:	2200      	movs	r2, #0
 80033f6:	4618      	mov	r0, r3
 80033f8:	4611      	mov	r1, r2
 80033fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80033fe:	623b      	str	r3, [r7, #32]
 8003400:	2300      	movs	r3, #0
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
 8003404:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003408:	4642      	mov	r2, r8
 800340a:	464b      	mov	r3, r9
 800340c:	f04f 0000 	mov.w	r0, #0
 8003410:	f04f 0100 	mov.w	r1, #0
 8003414:	0159      	lsls	r1, r3, #5
 8003416:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800341a:	0150      	lsls	r0, r2, #5
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4641      	mov	r1, r8
 8003422:	ebb2 0a01 	subs.w	sl, r2, r1
 8003426:	4649      	mov	r1, r9
 8003428:	eb63 0b01 	sbc.w	fp, r3, r1
 800342c:	f04f 0200 	mov.w	r2, #0
 8003430:	f04f 0300 	mov.w	r3, #0
 8003434:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003438:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800343c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003440:	ebb2 040a 	subs.w	r4, r2, sl
 8003444:	eb63 050b 	sbc.w	r5, r3, fp
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	00eb      	lsls	r3, r5, #3
 8003452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003456:	00e2      	lsls	r2, r4, #3
 8003458:	4614      	mov	r4, r2
 800345a:	461d      	mov	r5, r3
 800345c:	4643      	mov	r3, r8
 800345e:	18e3      	adds	r3, r4, r3
 8003460:	603b      	str	r3, [r7, #0]
 8003462:	464b      	mov	r3, r9
 8003464:	eb45 0303 	adc.w	r3, r5, r3
 8003468:	607b      	str	r3, [r7, #4]
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	f04f 0300 	mov.w	r3, #0
 8003472:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003476:	4629      	mov	r1, r5
 8003478:	028b      	lsls	r3, r1, #10
 800347a:	4621      	mov	r1, r4
 800347c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003480:	4621      	mov	r1, r4
 8003482:	028a      	lsls	r2, r1, #10
 8003484:	4610      	mov	r0, r2
 8003486:	4619      	mov	r1, r3
 8003488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800348a:	2200      	movs	r2, #0
 800348c:	61bb      	str	r3, [r7, #24]
 800348e:	61fa      	str	r2, [r7, #28]
 8003490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003494:	f7fc fefc 	bl	8000290 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4613      	mov	r3, r2
 800349e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034a0:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	0c1b      	lsrs	r3, r3, #16
 80034a6:	f003 0303 	and.w	r3, r3, #3
 80034aa:	3301      	adds	r3, #1
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80034b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034ba:	e002      	b.n	80034c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80034be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80034c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3750      	adds	r7, #80	; 0x50
 80034c8:	46bd      	mov	sp, r7
 80034ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ce:	bf00      	nop
 80034d0:	40023800 	.word	0x40023800
 80034d4:	00f42400 	.word	0x00f42400
 80034d8:	007a1200 	.word	0x007a1200

080034dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034e0:	4b03      	ldr	r3, [pc, #12]	; (80034f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80034e2:	681b      	ldr	r3, [r3, #0]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20000000 	.word	0x20000000

080034f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034f8:	f7ff fff0 	bl	80034dc <HAL_RCC_GetHCLKFreq>
 80034fc:	4602      	mov	r2, r0
 80034fe:	4b05      	ldr	r3, [pc, #20]	; (8003514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	0a9b      	lsrs	r3, r3, #10
 8003504:	f003 0307 	and.w	r3, r3, #7
 8003508:	4903      	ldr	r1, [pc, #12]	; (8003518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800350a:	5ccb      	ldrb	r3, [r1, r3]
 800350c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003510:	4618      	mov	r0, r3
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40023800 	.word	0x40023800
 8003518:	08004f18 	.word	0x08004f18

0800351c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003520:	f7ff ffdc 	bl	80034dc <HAL_RCC_GetHCLKFreq>
 8003524:	4602      	mov	r2, r0
 8003526:	4b05      	ldr	r3, [pc, #20]	; (800353c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	0b5b      	lsrs	r3, r3, #13
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	4903      	ldr	r1, [pc, #12]	; (8003540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003532:	5ccb      	ldrb	r3, [r1, r3]
 8003534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003538:	4618      	mov	r0, r3
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40023800 	.word	0x40023800
 8003540:	08004f18 	.word	0x08004f18

08003544 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e042      	b.n	80035dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d106      	bne.n	8003570 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7fd ff2c 	bl	80013c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2224      	movs	r2, #36	; 0x24
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003586:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f82b 	bl	80035e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800359c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695a      	ldr	r2, [r3, #20]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035e8:	b0c0      	sub	sp, #256	; 0x100
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003600:	68d9      	ldr	r1, [r3, #12]
 8003602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	ea40 0301 	orr.w	r3, r0, r1
 800360c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800360e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	431a      	orrs	r2, r3
 800361c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	431a      	orrs	r2, r3
 8003624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003628:	69db      	ldr	r3, [r3, #28]
 800362a:	4313      	orrs	r3, r2
 800362c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800363c:	f021 010c 	bic.w	r1, r1, #12
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800364a:	430b      	orrs	r3, r1
 800364c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800364e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800365a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800365e:	6999      	ldr	r1, [r3, #24]
 8003660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	ea40 0301 	orr.w	r3, r0, r1
 800366a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	4b8f      	ldr	r3, [pc, #572]	; (80038b0 <UART_SetConfig+0x2cc>)
 8003674:	429a      	cmp	r2, r3
 8003676:	d005      	beq.n	8003684 <UART_SetConfig+0xa0>
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	4b8d      	ldr	r3, [pc, #564]	; (80038b4 <UART_SetConfig+0x2d0>)
 8003680:	429a      	cmp	r2, r3
 8003682:	d104      	bne.n	800368e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003684:	f7ff ff4a 	bl	800351c <HAL_RCC_GetPCLK2Freq>
 8003688:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800368c:	e003      	b.n	8003696 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800368e:	f7ff ff31 	bl	80034f4 <HAL_RCC_GetPCLK1Freq>
 8003692:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036a0:	f040 810c 	bne.w	80038bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036a8:	2200      	movs	r2, #0
 80036aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80036ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80036b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80036b6:	4622      	mov	r2, r4
 80036b8:	462b      	mov	r3, r5
 80036ba:	1891      	adds	r1, r2, r2
 80036bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80036be:	415b      	adcs	r3, r3
 80036c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80036c6:	4621      	mov	r1, r4
 80036c8:	eb12 0801 	adds.w	r8, r2, r1
 80036cc:	4629      	mov	r1, r5
 80036ce:	eb43 0901 	adc.w	r9, r3, r1
 80036d2:	f04f 0200 	mov.w	r2, #0
 80036d6:	f04f 0300 	mov.w	r3, #0
 80036da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036e6:	4690      	mov	r8, r2
 80036e8:	4699      	mov	r9, r3
 80036ea:	4623      	mov	r3, r4
 80036ec:	eb18 0303 	adds.w	r3, r8, r3
 80036f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80036f4:	462b      	mov	r3, r5
 80036f6:	eb49 0303 	adc.w	r3, r9, r3
 80036fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80036fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800370a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800370e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003712:	460b      	mov	r3, r1
 8003714:	18db      	adds	r3, r3, r3
 8003716:	653b      	str	r3, [r7, #80]	; 0x50
 8003718:	4613      	mov	r3, r2
 800371a:	eb42 0303 	adc.w	r3, r2, r3
 800371e:	657b      	str	r3, [r7, #84]	; 0x54
 8003720:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003724:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003728:	f7fc fdb2 	bl	8000290 <__aeabi_uldivmod>
 800372c:	4602      	mov	r2, r0
 800372e:	460b      	mov	r3, r1
 8003730:	4b61      	ldr	r3, [pc, #388]	; (80038b8 <UART_SetConfig+0x2d4>)
 8003732:	fba3 2302 	umull	r2, r3, r3, r2
 8003736:	095b      	lsrs	r3, r3, #5
 8003738:	011c      	lsls	r4, r3, #4
 800373a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800373e:	2200      	movs	r2, #0
 8003740:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003744:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003748:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800374c:	4642      	mov	r2, r8
 800374e:	464b      	mov	r3, r9
 8003750:	1891      	adds	r1, r2, r2
 8003752:	64b9      	str	r1, [r7, #72]	; 0x48
 8003754:	415b      	adcs	r3, r3
 8003756:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003758:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800375c:	4641      	mov	r1, r8
 800375e:	eb12 0a01 	adds.w	sl, r2, r1
 8003762:	4649      	mov	r1, r9
 8003764:	eb43 0b01 	adc.w	fp, r3, r1
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003774:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003778:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800377c:	4692      	mov	sl, r2
 800377e:	469b      	mov	fp, r3
 8003780:	4643      	mov	r3, r8
 8003782:	eb1a 0303 	adds.w	r3, sl, r3
 8003786:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800378a:	464b      	mov	r3, r9
 800378c:	eb4b 0303 	adc.w	r3, fp, r3
 8003790:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80037a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80037a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80037a8:	460b      	mov	r3, r1
 80037aa:	18db      	adds	r3, r3, r3
 80037ac:	643b      	str	r3, [r7, #64]	; 0x40
 80037ae:	4613      	mov	r3, r2
 80037b0:	eb42 0303 	adc.w	r3, r2, r3
 80037b4:	647b      	str	r3, [r7, #68]	; 0x44
 80037b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80037be:	f7fc fd67 	bl	8000290 <__aeabi_uldivmod>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	4611      	mov	r1, r2
 80037c8:	4b3b      	ldr	r3, [pc, #236]	; (80038b8 <UART_SetConfig+0x2d4>)
 80037ca:	fba3 2301 	umull	r2, r3, r3, r1
 80037ce:	095b      	lsrs	r3, r3, #5
 80037d0:	2264      	movs	r2, #100	; 0x64
 80037d2:	fb02 f303 	mul.w	r3, r2, r3
 80037d6:	1acb      	subs	r3, r1, r3
 80037d8:	00db      	lsls	r3, r3, #3
 80037da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80037de:	4b36      	ldr	r3, [pc, #216]	; (80038b8 <UART_SetConfig+0x2d4>)
 80037e0:	fba3 2302 	umull	r2, r3, r3, r2
 80037e4:	095b      	lsrs	r3, r3, #5
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037ec:	441c      	add	r4, r3
 80037ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037f2:	2200      	movs	r2, #0
 80037f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80037fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003800:	4642      	mov	r2, r8
 8003802:	464b      	mov	r3, r9
 8003804:	1891      	adds	r1, r2, r2
 8003806:	63b9      	str	r1, [r7, #56]	; 0x38
 8003808:	415b      	adcs	r3, r3
 800380a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800380c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003810:	4641      	mov	r1, r8
 8003812:	1851      	adds	r1, r2, r1
 8003814:	6339      	str	r1, [r7, #48]	; 0x30
 8003816:	4649      	mov	r1, r9
 8003818:	414b      	adcs	r3, r1
 800381a:	637b      	str	r3, [r7, #52]	; 0x34
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	f04f 0300 	mov.w	r3, #0
 8003824:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003828:	4659      	mov	r1, fp
 800382a:	00cb      	lsls	r3, r1, #3
 800382c:	4651      	mov	r1, sl
 800382e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003832:	4651      	mov	r1, sl
 8003834:	00ca      	lsls	r2, r1, #3
 8003836:	4610      	mov	r0, r2
 8003838:	4619      	mov	r1, r3
 800383a:	4603      	mov	r3, r0
 800383c:	4642      	mov	r2, r8
 800383e:	189b      	adds	r3, r3, r2
 8003840:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003844:	464b      	mov	r3, r9
 8003846:	460a      	mov	r2, r1
 8003848:	eb42 0303 	adc.w	r3, r2, r3
 800384c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800385c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003860:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003864:	460b      	mov	r3, r1
 8003866:	18db      	adds	r3, r3, r3
 8003868:	62bb      	str	r3, [r7, #40]	; 0x28
 800386a:	4613      	mov	r3, r2
 800386c:	eb42 0303 	adc.w	r3, r2, r3
 8003870:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003872:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003876:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800387a:	f7fc fd09 	bl	8000290 <__aeabi_uldivmod>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <UART_SetConfig+0x2d4>)
 8003884:	fba3 1302 	umull	r1, r3, r3, r2
 8003888:	095b      	lsrs	r3, r3, #5
 800388a:	2164      	movs	r1, #100	; 0x64
 800388c:	fb01 f303 	mul.w	r3, r1, r3
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	3332      	adds	r3, #50	; 0x32
 8003896:	4a08      	ldr	r2, [pc, #32]	; (80038b8 <UART_SetConfig+0x2d4>)
 8003898:	fba2 2303 	umull	r2, r3, r2, r3
 800389c:	095b      	lsrs	r3, r3, #5
 800389e:	f003 0207 	and.w	r2, r3, #7
 80038a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4422      	add	r2, r4
 80038aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038ac:	e106      	b.n	8003abc <UART_SetConfig+0x4d8>
 80038ae:	bf00      	nop
 80038b0:	40011000 	.word	0x40011000
 80038b4:	40011400 	.word	0x40011400
 80038b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038c0:	2200      	movs	r2, #0
 80038c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80038c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80038ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80038ce:	4642      	mov	r2, r8
 80038d0:	464b      	mov	r3, r9
 80038d2:	1891      	adds	r1, r2, r2
 80038d4:	6239      	str	r1, [r7, #32]
 80038d6:	415b      	adcs	r3, r3
 80038d8:	627b      	str	r3, [r7, #36]	; 0x24
 80038da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038de:	4641      	mov	r1, r8
 80038e0:	1854      	adds	r4, r2, r1
 80038e2:	4649      	mov	r1, r9
 80038e4:	eb43 0501 	adc.w	r5, r3, r1
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	f04f 0300 	mov.w	r3, #0
 80038f0:	00eb      	lsls	r3, r5, #3
 80038f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038f6:	00e2      	lsls	r2, r4, #3
 80038f8:	4614      	mov	r4, r2
 80038fa:	461d      	mov	r5, r3
 80038fc:	4643      	mov	r3, r8
 80038fe:	18e3      	adds	r3, r4, r3
 8003900:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003904:	464b      	mov	r3, r9
 8003906:	eb45 0303 	adc.w	r3, r5, r3
 800390a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800390e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800391a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800391e:	f04f 0200 	mov.w	r2, #0
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800392a:	4629      	mov	r1, r5
 800392c:	008b      	lsls	r3, r1, #2
 800392e:	4621      	mov	r1, r4
 8003930:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003934:	4621      	mov	r1, r4
 8003936:	008a      	lsls	r2, r1, #2
 8003938:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800393c:	f7fc fca8 	bl	8000290 <__aeabi_uldivmod>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4b60      	ldr	r3, [pc, #384]	; (8003ac8 <UART_SetConfig+0x4e4>)
 8003946:	fba3 2302 	umull	r2, r3, r3, r2
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	011c      	lsls	r4, r3, #4
 800394e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003952:	2200      	movs	r2, #0
 8003954:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003958:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800395c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003960:	4642      	mov	r2, r8
 8003962:	464b      	mov	r3, r9
 8003964:	1891      	adds	r1, r2, r2
 8003966:	61b9      	str	r1, [r7, #24]
 8003968:	415b      	adcs	r3, r3
 800396a:	61fb      	str	r3, [r7, #28]
 800396c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003970:	4641      	mov	r1, r8
 8003972:	1851      	adds	r1, r2, r1
 8003974:	6139      	str	r1, [r7, #16]
 8003976:	4649      	mov	r1, r9
 8003978:	414b      	adcs	r3, r1
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	f04f 0200 	mov.w	r2, #0
 8003980:	f04f 0300 	mov.w	r3, #0
 8003984:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003988:	4659      	mov	r1, fp
 800398a:	00cb      	lsls	r3, r1, #3
 800398c:	4651      	mov	r1, sl
 800398e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003992:	4651      	mov	r1, sl
 8003994:	00ca      	lsls	r2, r1, #3
 8003996:	4610      	mov	r0, r2
 8003998:	4619      	mov	r1, r3
 800399a:	4603      	mov	r3, r0
 800399c:	4642      	mov	r2, r8
 800399e:	189b      	adds	r3, r3, r2
 80039a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80039a4:	464b      	mov	r3, r9
 80039a6:	460a      	mov	r2, r1
 80039a8:	eb42 0303 	adc.w	r3, r2, r3
 80039ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80039b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80039ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80039c8:	4649      	mov	r1, r9
 80039ca:	008b      	lsls	r3, r1, #2
 80039cc:	4641      	mov	r1, r8
 80039ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039d2:	4641      	mov	r1, r8
 80039d4:	008a      	lsls	r2, r1, #2
 80039d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80039da:	f7fc fc59 	bl	8000290 <__aeabi_uldivmod>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	4611      	mov	r1, r2
 80039e4:	4b38      	ldr	r3, [pc, #224]	; (8003ac8 <UART_SetConfig+0x4e4>)
 80039e6:	fba3 2301 	umull	r2, r3, r3, r1
 80039ea:	095b      	lsrs	r3, r3, #5
 80039ec:	2264      	movs	r2, #100	; 0x64
 80039ee:	fb02 f303 	mul.w	r3, r2, r3
 80039f2:	1acb      	subs	r3, r1, r3
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	3332      	adds	r3, #50	; 0x32
 80039f8:	4a33      	ldr	r2, [pc, #204]	; (8003ac8 <UART_SetConfig+0x4e4>)
 80039fa:	fba2 2303 	umull	r2, r3, r2, r3
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a04:	441c      	add	r4, r3
 8003a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	673b      	str	r3, [r7, #112]	; 0x70
 8003a0e:	677a      	str	r2, [r7, #116]	; 0x74
 8003a10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003a14:	4642      	mov	r2, r8
 8003a16:	464b      	mov	r3, r9
 8003a18:	1891      	adds	r1, r2, r2
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	415b      	adcs	r3, r3
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a24:	4641      	mov	r1, r8
 8003a26:	1851      	adds	r1, r2, r1
 8003a28:	6039      	str	r1, [r7, #0]
 8003a2a:	4649      	mov	r1, r9
 8003a2c:	414b      	adcs	r3, r1
 8003a2e:	607b      	str	r3, [r7, #4]
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a3c:	4659      	mov	r1, fp
 8003a3e:	00cb      	lsls	r3, r1, #3
 8003a40:	4651      	mov	r1, sl
 8003a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a46:	4651      	mov	r1, sl
 8003a48:	00ca      	lsls	r2, r1, #3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4642      	mov	r2, r8
 8003a52:	189b      	adds	r3, r3, r2
 8003a54:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a56:	464b      	mov	r3, r9
 8003a58:	460a      	mov	r2, r1
 8003a5a:	eb42 0303 	adc.w	r3, r2, r3
 8003a5e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	663b      	str	r3, [r7, #96]	; 0x60
 8003a6a:	667a      	str	r2, [r7, #100]	; 0x64
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	f04f 0300 	mov.w	r3, #0
 8003a74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003a78:	4649      	mov	r1, r9
 8003a7a:	008b      	lsls	r3, r1, #2
 8003a7c:	4641      	mov	r1, r8
 8003a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a82:	4641      	mov	r1, r8
 8003a84:	008a      	lsls	r2, r1, #2
 8003a86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a8a:	f7fc fc01 	bl	8000290 <__aeabi_uldivmod>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	4b0d      	ldr	r3, [pc, #52]	; (8003ac8 <UART_SetConfig+0x4e4>)
 8003a94:	fba3 1302 	umull	r1, r3, r3, r2
 8003a98:	095b      	lsrs	r3, r3, #5
 8003a9a:	2164      	movs	r1, #100	; 0x64
 8003a9c:	fb01 f303 	mul.w	r3, r1, r3
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	3332      	adds	r3, #50	; 0x32
 8003aa6:	4a08      	ldr	r2, [pc, #32]	; (8003ac8 <UART_SetConfig+0x4e4>)
 8003aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	f003 020f 	and.w	r2, r3, #15
 8003ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4422      	add	r2, r4
 8003aba:	609a      	str	r2, [r3, #8]
}
 8003abc:	bf00      	nop
 8003abe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ac8:	51eb851f 	.word	0x51eb851f

08003acc <rand>:
 8003acc:	4b16      	ldr	r3, [pc, #88]	; (8003b28 <rand+0x5c>)
 8003ace:	b510      	push	{r4, lr}
 8003ad0:	681c      	ldr	r4, [r3, #0]
 8003ad2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003ad4:	b9b3      	cbnz	r3, 8003b04 <rand+0x38>
 8003ad6:	2018      	movs	r0, #24
 8003ad8:	f000 fa42 	bl	8003f60 <malloc>
 8003adc:	4602      	mov	r2, r0
 8003ade:	6320      	str	r0, [r4, #48]	; 0x30
 8003ae0:	b920      	cbnz	r0, 8003aec <rand+0x20>
 8003ae2:	4b12      	ldr	r3, [pc, #72]	; (8003b2c <rand+0x60>)
 8003ae4:	4812      	ldr	r0, [pc, #72]	; (8003b30 <rand+0x64>)
 8003ae6:	2152      	movs	r1, #82	; 0x52
 8003ae8:	f000 f9d0 	bl	8003e8c <__assert_func>
 8003aec:	4911      	ldr	r1, [pc, #68]	; (8003b34 <rand+0x68>)
 8003aee:	4b12      	ldr	r3, [pc, #72]	; (8003b38 <rand+0x6c>)
 8003af0:	e9c0 1300 	strd	r1, r3, [r0]
 8003af4:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <rand+0x70>)
 8003af6:	6083      	str	r3, [r0, #8]
 8003af8:	230b      	movs	r3, #11
 8003afa:	8183      	strh	r3, [r0, #12]
 8003afc:	2100      	movs	r1, #0
 8003afe:	2001      	movs	r0, #1
 8003b00:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003b04:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003b06:	480e      	ldr	r0, [pc, #56]	; (8003b40 <rand+0x74>)
 8003b08:	690b      	ldr	r3, [r1, #16]
 8003b0a:	694c      	ldr	r4, [r1, #20]
 8003b0c:	4a0d      	ldr	r2, [pc, #52]	; (8003b44 <rand+0x78>)
 8003b0e:	4358      	muls	r0, r3
 8003b10:	fb02 0004 	mla	r0, r2, r4, r0
 8003b14:	fba3 3202 	umull	r3, r2, r3, r2
 8003b18:	3301      	adds	r3, #1
 8003b1a:	eb40 0002 	adc.w	r0, r0, r2
 8003b1e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003b22:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003b26:	bd10      	pop	{r4, pc}
 8003b28:	20000064 	.word	0x20000064
 8003b2c:	08004f28 	.word	0x08004f28
 8003b30:	08004f3f 	.word	0x08004f3f
 8003b34:	abcd330e 	.word	0xabcd330e
 8003b38:	e66d1234 	.word	0xe66d1234
 8003b3c:	0005deec 	.word	0x0005deec
 8003b40:	5851f42d 	.word	0x5851f42d
 8003b44:	4c957f2d 	.word	0x4c957f2d

08003b48 <std>:
 8003b48:	2300      	movs	r3, #0
 8003b4a:	b510      	push	{r4, lr}
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b56:	6083      	str	r3, [r0, #8]
 8003b58:	8181      	strh	r1, [r0, #12]
 8003b5a:	6643      	str	r3, [r0, #100]	; 0x64
 8003b5c:	81c2      	strh	r2, [r0, #14]
 8003b5e:	6183      	str	r3, [r0, #24]
 8003b60:	4619      	mov	r1, r3
 8003b62:	2208      	movs	r2, #8
 8003b64:	305c      	adds	r0, #92	; 0x5c
 8003b66:	f000 f914 	bl	8003d92 <memset>
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <std+0x58>)
 8003b6c:	6263      	str	r3, [r4, #36]	; 0x24
 8003b6e:	4b0d      	ldr	r3, [pc, #52]	; (8003ba4 <std+0x5c>)
 8003b70:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b72:	4b0d      	ldr	r3, [pc, #52]	; (8003ba8 <std+0x60>)
 8003b74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <std+0x64>)
 8003b78:	6323      	str	r3, [r4, #48]	; 0x30
 8003b7a:	4b0d      	ldr	r3, [pc, #52]	; (8003bb0 <std+0x68>)
 8003b7c:	6224      	str	r4, [r4, #32]
 8003b7e:	429c      	cmp	r4, r3
 8003b80:	d006      	beq.n	8003b90 <std+0x48>
 8003b82:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003b86:	4294      	cmp	r4, r2
 8003b88:	d002      	beq.n	8003b90 <std+0x48>
 8003b8a:	33d0      	adds	r3, #208	; 0xd0
 8003b8c:	429c      	cmp	r4, r3
 8003b8e:	d105      	bne.n	8003b9c <std+0x54>
 8003b90:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b98:	f000 b974 	b.w	8003e84 <__retarget_lock_init_recursive>
 8003b9c:	bd10      	pop	{r4, pc}
 8003b9e:	bf00      	nop
 8003ba0:	08003d0d 	.word	0x08003d0d
 8003ba4:	08003d2f 	.word	0x08003d2f
 8003ba8:	08003d67 	.word	0x08003d67
 8003bac:	08003d8b 	.word	0x08003d8b
 8003bb0:	200001a0 	.word	0x200001a0

08003bb4 <stdio_exit_handler>:
 8003bb4:	4a02      	ldr	r2, [pc, #8]	; (8003bc0 <stdio_exit_handler+0xc>)
 8003bb6:	4903      	ldr	r1, [pc, #12]	; (8003bc4 <stdio_exit_handler+0x10>)
 8003bb8:	4803      	ldr	r0, [pc, #12]	; (8003bc8 <stdio_exit_handler+0x14>)
 8003bba:	f000 b869 	b.w	8003c90 <_fwalk_sglue>
 8003bbe:	bf00      	nop
 8003bc0:	2000000c 	.word	0x2000000c
 8003bc4:	080047a5 	.word	0x080047a5
 8003bc8:	20000018 	.word	0x20000018

08003bcc <cleanup_stdio>:
 8003bcc:	6841      	ldr	r1, [r0, #4]
 8003bce:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <cleanup_stdio+0x34>)
 8003bd0:	4299      	cmp	r1, r3
 8003bd2:	b510      	push	{r4, lr}
 8003bd4:	4604      	mov	r4, r0
 8003bd6:	d001      	beq.n	8003bdc <cleanup_stdio+0x10>
 8003bd8:	f000 fde4 	bl	80047a4 <_fflush_r>
 8003bdc:	68a1      	ldr	r1, [r4, #8]
 8003bde:	4b09      	ldr	r3, [pc, #36]	; (8003c04 <cleanup_stdio+0x38>)
 8003be0:	4299      	cmp	r1, r3
 8003be2:	d002      	beq.n	8003bea <cleanup_stdio+0x1e>
 8003be4:	4620      	mov	r0, r4
 8003be6:	f000 fddd 	bl	80047a4 <_fflush_r>
 8003bea:	68e1      	ldr	r1, [r4, #12]
 8003bec:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <cleanup_stdio+0x3c>)
 8003bee:	4299      	cmp	r1, r3
 8003bf0:	d004      	beq.n	8003bfc <cleanup_stdio+0x30>
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bf8:	f000 bdd4 	b.w	80047a4 <_fflush_r>
 8003bfc:	bd10      	pop	{r4, pc}
 8003bfe:	bf00      	nop
 8003c00:	200001a0 	.word	0x200001a0
 8003c04:	20000208 	.word	0x20000208
 8003c08:	20000270 	.word	0x20000270

08003c0c <global_stdio_init.part.0>:
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <global_stdio_init.part.0+0x30>)
 8003c10:	4c0b      	ldr	r4, [pc, #44]	; (8003c40 <global_stdio_init.part.0+0x34>)
 8003c12:	4a0c      	ldr	r2, [pc, #48]	; (8003c44 <global_stdio_init.part.0+0x38>)
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	4620      	mov	r0, r4
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2104      	movs	r1, #4
 8003c1c:	f7ff ff94 	bl	8003b48 <std>
 8003c20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003c24:	2201      	movs	r2, #1
 8003c26:	2109      	movs	r1, #9
 8003c28:	f7ff ff8e 	bl	8003b48 <std>
 8003c2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003c30:	2202      	movs	r2, #2
 8003c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c36:	2112      	movs	r1, #18
 8003c38:	f7ff bf86 	b.w	8003b48 <std>
 8003c3c:	200002d8 	.word	0x200002d8
 8003c40:	200001a0 	.word	0x200001a0
 8003c44:	08003bb5 	.word	0x08003bb5

08003c48 <__sfp_lock_acquire>:
 8003c48:	4801      	ldr	r0, [pc, #4]	; (8003c50 <__sfp_lock_acquire+0x8>)
 8003c4a:	f000 b91c 	b.w	8003e86 <__retarget_lock_acquire_recursive>
 8003c4e:	bf00      	nop
 8003c50:	200002e1 	.word	0x200002e1

08003c54 <__sfp_lock_release>:
 8003c54:	4801      	ldr	r0, [pc, #4]	; (8003c5c <__sfp_lock_release+0x8>)
 8003c56:	f000 b917 	b.w	8003e88 <__retarget_lock_release_recursive>
 8003c5a:	bf00      	nop
 8003c5c:	200002e1 	.word	0x200002e1

08003c60 <__sinit>:
 8003c60:	b510      	push	{r4, lr}
 8003c62:	4604      	mov	r4, r0
 8003c64:	f7ff fff0 	bl	8003c48 <__sfp_lock_acquire>
 8003c68:	6a23      	ldr	r3, [r4, #32]
 8003c6a:	b11b      	cbz	r3, 8003c74 <__sinit+0x14>
 8003c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c70:	f7ff bff0 	b.w	8003c54 <__sfp_lock_release>
 8003c74:	4b04      	ldr	r3, [pc, #16]	; (8003c88 <__sinit+0x28>)
 8003c76:	6223      	str	r3, [r4, #32]
 8003c78:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <__sinit+0x2c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1f5      	bne.n	8003c6c <__sinit+0xc>
 8003c80:	f7ff ffc4 	bl	8003c0c <global_stdio_init.part.0>
 8003c84:	e7f2      	b.n	8003c6c <__sinit+0xc>
 8003c86:	bf00      	nop
 8003c88:	08003bcd 	.word	0x08003bcd
 8003c8c:	200002d8 	.word	0x200002d8

08003c90 <_fwalk_sglue>:
 8003c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c94:	4607      	mov	r7, r0
 8003c96:	4688      	mov	r8, r1
 8003c98:	4614      	mov	r4, r2
 8003c9a:	2600      	movs	r6, #0
 8003c9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ca0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ca4:	d505      	bpl.n	8003cb2 <_fwalk_sglue+0x22>
 8003ca6:	6824      	ldr	r4, [r4, #0]
 8003ca8:	2c00      	cmp	r4, #0
 8003caa:	d1f7      	bne.n	8003c9c <_fwalk_sglue+0xc>
 8003cac:	4630      	mov	r0, r6
 8003cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cb2:	89ab      	ldrh	r3, [r5, #12]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d907      	bls.n	8003cc8 <_fwalk_sglue+0x38>
 8003cb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	d003      	beq.n	8003cc8 <_fwalk_sglue+0x38>
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	47c0      	blx	r8
 8003cc6:	4306      	orrs	r6, r0
 8003cc8:	3568      	adds	r5, #104	; 0x68
 8003cca:	e7e9      	b.n	8003ca0 <_fwalk_sglue+0x10>

08003ccc <siprintf>:
 8003ccc:	b40e      	push	{r1, r2, r3}
 8003cce:	b500      	push	{lr}
 8003cd0:	b09c      	sub	sp, #112	; 0x70
 8003cd2:	ab1d      	add	r3, sp, #116	; 0x74
 8003cd4:	9002      	str	r0, [sp, #8]
 8003cd6:	9006      	str	r0, [sp, #24]
 8003cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003cdc:	4809      	ldr	r0, [pc, #36]	; (8003d04 <siprintf+0x38>)
 8003cde:	9107      	str	r1, [sp, #28]
 8003ce0:	9104      	str	r1, [sp, #16]
 8003ce2:	4909      	ldr	r1, [pc, #36]	; (8003d08 <siprintf+0x3c>)
 8003ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ce8:	9105      	str	r1, [sp, #20]
 8003cea:	6800      	ldr	r0, [r0, #0]
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	a902      	add	r1, sp, #8
 8003cf0:	f000 fa44 	bl	800417c <_svfiprintf_r>
 8003cf4:	9b02      	ldr	r3, [sp, #8]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	b01c      	add	sp, #112	; 0x70
 8003cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d00:	b003      	add	sp, #12
 8003d02:	4770      	bx	lr
 8003d04:	20000064 	.word	0x20000064
 8003d08:	ffff0208 	.word	0xffff0208

08003d0c <__sread>:
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	460c      	mov	r4, r1
 8003d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d14:	f000 f868 	bl	8003de8 <_read_r>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	bfab      	itete	ge
 8003d1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8003d20:	181b      	addge	r3, r3, r0
 8003d22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003d26:	bfac      	ite	ge
 8003d28:	6563      	strge	r3, [r4, #84]	; 0x54
 8003d2a:	81a3      	strhlt	r3, [r4, #12]
 8003d2c:	bd10      	pop	{r4, pc}

08003d2e <__swrite>:
 8003d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d32:	461f      	mov	r7, r3
 8003d34:	898b      	ldrh	r3, [r1, #12]
 8003d36:	05db      	lsls	r3, r3, #23
 8003d38:	4605      	mov	r5, r0
 8003d3a:	460c      	mov	r4, r1
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	d505      	bpl.n	8003d4c <__swrite+0x1e>
 8003d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d44:	2302      	movs	r3, #2
 8003d46:	2200      	movs	r2, #0
 8003d48:	f000 f83c 	bl	8003dc4 <_lseek_r>
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d56:	81a3      	strh	r3, [r4, #12]
 8003d58:	4632      	mov	r2, r6
 8003d5a:	463b      	mov	r3, r7
 8003d5c:	4628      	mov	r0, r5
 8003d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d62:	f000 b853 	b.w	8003e0c <_write_r>

08003d66 <__sseek>:
 8003d66:	b510      	push	{r4, lr}
 8003d68:	460c      	mov	r4, r1
 8003d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d6e:	f000 f829 	bl	8003dc4 <_lseek_r>
 8003d72:	1c43      	adds	r3, r0, #1
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	bf15      	itete	ne
 8003d78:	6560      	strne	r0, [r4, #84]	; 0x54
 8003d7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003d7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003d82:	81a3      	strheq	r3, [r4, #12]
 8003d84:	bf18      	it	ne
 8003d86:	81a3      	strhne	r3, [r4, #12]
 8003d88:	bd10      	pop	{r4, pc}

08003d8a <__sclose>:
 8003d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d8e:	f000 b809 	b.w	8003da4 <_close_r>

08003d92 <memset>:
 8003d92:	4402      	add	r2, r0
 8003d94:	4603      	mov	r3, r0
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d100      	bne.n	8003d9c <memset+0xa>
 8003d9a:	4770      	bx	lr
 8003d9c:	f803 1b01 	strb.w	r1, [r3], #1
 8003da0:	e7f9      	b.n	8003d96 <memset+0x4>
	...

08003da4 <_close_r>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	4d06      	ldr	r5, [pc, #24]	; (8003dc0 <_close_r+0x1c>)
 8003da8:	2300      	movs	r3, #0
 8003daa:	4604      	mov	r4, r0
 8003dac:	4608      	mov	r0, r1
 8003dae:	602b      	str	r3, [r5, #0]
 8003db0:	f7fd fbe1 	bl	8001576 <_close>
 8003db4:	1c43      	adds	r3, r0, #1
 8003db6:	d102      	bne.n	8003dbe <_close_r+0x1a>
 8003db8:	682b      	ldr	r3, [r5, #0]
 8003dba:	b103      	cbz	r3, 8003dbe <_close_r+0x1a>
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	bd38      	pop	{r3, r4, r5, pc}
 8003dc0:	200002dc 	.word	0x200002dc

08003dc4 <_lseek_r>:
 8003dc4:	b538      	push	{r3, r4, r5, lr}
 8003dc6:	4d07      	ldr	r5, [pc, #28]	; (8003de4 <_lseek_r+0x20>)
 8003dc8:	4604      	mov	r4, r0
 8003dca:	4608      	mov	r0, r1
 8003dcc:	4611      	mov	r1, r2
 8003dce:	2200      	movs	r2, #0
 8003dd0:	602a      	str	r2, [r5, #0]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f7fd fbf6 	bl	80015c4 <_lseek>
 8003dd8:	1c43      	adds	r3, r0, #1
 8003dda:	d102      	bne.n	8003de2 <_lseek_r+0x1e>
 8003ddc:	682b      	ldr	r3, [r5, #0]
 8003dde:	b103      	cbz	r3, 8003de2 <_lseek_r+0x1e>
 8003de0:	6023      	str	r3, [r4, #0]
 8003de2:	bd38      	pop	{r3, r4, r5, pc}
 8003de4:	200002dc 	.word	0x200002dc

08003de8 <_read_r>:
 8003de8:	b538      	push	{r3, r4, r5, lr}
 8003dea:	4d07      	ldr	r5, [pc, #28]	; (8003e08 <_read_r+0x20>)
 8003dec:	4604      	mov	r4, r0
 8003dee:	4608      	mov	r0, r1
 8003df0:	4611      	mov	r1, r2
 8003df2:	2200      	movs	r2, #0
 8003df4:	602a      	str	r2, [r5, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	f7fd fb84 	bl	8001504 <_read>
 8003dfc:	1c43      	adds	r3, r0, #1
 8003dfe:	d102      	bne.n	8003e06 <_read_r+0x1e>
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	b103      	cbz	r3, 8003e06 <_read_r+0x1e>
 8003e04:	6023      	str	r3, [r4, #0]
 8003e06:	bd38      	pop	{r3, r4, r5, pc}
 8003e08:	200002dc 	.word	0x200002dc

08003e0c <_write_r>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4d07      	ldr	r5, [pc, #28]	; (8003e2c <_write_r+0x20>)
 8003e10:	4604      	mov	r4, r0
 8003e12:	4608      	mov	r0, r1
 8003e14:	4611      	mov	r1, r2
 8003e16:	2200      	movs	r2, #0
 8003e18:	602a      	str	r2, [r5, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f7fd fb8f 	bl	800153e <_write>
 8003e20:	1c43      	adds	r3, r0, #1
 8003e22:	d102      	bne.n	8003e2a <_write_r+0x1e>
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	b103      	cbz	r3, 8003e2a <_write_r+0x1e>
 8003e28:	6023      	str	r3, [r4, #0]
 8003e2a:	bd38      	pop	{r3, r4, r5, pc}
 8003e2c:	200002dc 	.word	0x200002dc

08003e30 <__errno>:
 8003e30:	4b01      	ldr	r3, [pc, #4]	; (8003e38 <__errno+0x8>)
 8003e32:	6818      	ldr	r0, [r3, #0]
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	20000064 	.word	0x20000064

08003e3c <__libc_init_array>:
 8003e3c:	b570      	push	{r4, r5, r6, lr}
 8003e3e:	4d0d      	ldr	r5, [pc, #52]	; (8003e74 <__libc_init_array+0x38>)
 8003e40:	4c0d      	ldr	r4, [pc, #52]	; (8003e78 <__libc_init_array+0x3c>)
 8003e42:	1b64      	subs	r4, r4, r5
 8003e44:	10a4      	asrs	r4, r4, #2
 8003e46:	2600      	movs	r6, #0
 8003e48:	42a6      	cmp	r6, r4
 8003e4a:	d109      	bne.n	8003e60 <__libc_init_array+0x24>
 8003e4c:	4d0b      	ldr	r5, [pc, #44]	; (8003e7c <__libc_init_array+0x40>)
 8003e4e:	4c0c      	ldr	r4, [pc, #48]	; (8003e80 <__libc_init_array+0x44>)
 8003e50:	f000 fffa 	bl	8004e48 <_init>
 8003e54:	1b64      	subs	r4, r4, r5
 8003e56:	10a4      	asrs	r4, r4, #2
 8003e58:	2600      	movs	r6, #0
 8003e5a:	42a6      	cmp	r6, r4
 8003e5c:	d105      	bne.n	8003e6a <__libc_init_array+0x2e>
 8003e5e:	bd70      	pop	{r4, r5, r6, pc}
 8003e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e64:	4798      	blx	r3
 8003e66:	3601      	adds	r6, #1
 8003e68:	e7ee      	b.n	8003e48 <__libc_init_array+0xc>
 8003e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6e:	4798      	blx	r3
 8003e70:	3601      	adds	r6, #1
 8003e72:	e7f2      	b.n	8003e5a <__libc_init_array+0x1e>
 8003e74:	08005010 	.word	0x08005010
 8003e78:	08005010 	.word	0x08005010
 8003e7c:	08005010 	.word	0x08005010
 8003e80:	08005014 	.word	0x08005014

08003e84 <__retarget_lock_init_recursive>:
 8003e84:	4770      	bx	lr

08003e86 <__retarget_lock_acquire_recursive>:
 8003e86:	4770      	bx	lr

08003e88 <__retarget_lock_release_recursive>:
 8003e88:	4770      	bx	lr
	...

08003e8c <__assert_func>:
 8003e8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003e8e:	4614      	mov	r4, r2
 8003e90:	461a      	mov	r2, r3
 8003e92:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <__assert_func+0x2c>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4605      	mov	r5, r0
 8003e98:	68d8      	ldr	r0, [r3, #12]
 8003e9a:	b14c      	cbz	r4, 8003eb0 <__assert_func+0x24>
 8003e9c:	4b07      	ldr	r3, [pc, #28]	; (8003ebc <__assert_func+0x30>)
 8003e9e:	9100      	str	r1, [sp, #0]
 8003ea0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003ea4:	4906      	ldr	r1, [pc, #24]	; (8003ec0 <__assert_func+0x34>)
 8003ea6:	462b      	mov	r3, r5
 8003ea8:	f000 fca4 	bl	80047f4 <fiprintf>
 8003eac:	f000 fcec 	bl	8004888 <abort>
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <__assert_func+0x38>)
 8003eb2:	461c      	mov	r4, r3
 8003eb4:	e7f3      	b.n	8003e9e <__assert_func+0x12>
 8003eb6:	bf00      	nop
 8003eb8:	20000064 	.word	0x20000064
 8003ebc:	08004f97 	.word	0x08004f97
 8003ec0:	08004fa4 	.word	0x08004fa4
 8003ec4:	08004fd2 	.word	0x08004fd2

08003ec8 <_free_r>:
 8003ec8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003eca:	2900      	cmp	r1, #0
 8003ecc:	d044      	beq.n	8003f58 <_free_r+0x90>
 8003ece:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ed2:	9001      	str	r0, [sp, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f1a1 0404 	sub.w	r4, r1, #4
 8003eda:	bfb8      	it	lt
 8003edc:	18e4      	addlt	r4, r4, r3
 8003ede:	f000 f8e7 	bl	80040b0 <__malloc_lock>
 8003ee2:	4a1e      	ldr	r2, [pc, #120]	; (8003f5c <_free_r+0x94>)
 8003ee4:	9801      	ldr	r0, [sp, #4]
 8003ee6:	6813      	ldr	r3, [r2, #0]
 8003ee8:	b933      	cbnz	r3, 8003ef8 <_free_r+0x30>
 8003eea:	6063      	str	r3, [r4, #4]
 8003eec:	6014      	str	r4, [r2, #0]
 8003eee:	b003      	add	sp, #12
 8003ef0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ef4:	f000 b8e2 	b.w	80040bc <__malloc_unlock>
 8003ef8:	42a3      	cmp	r3, r4
 8003efa:	d908      	bls.n	8003f0e <_free_r+0x46>
 8003efc:	6825      	ldr	r5, [r4, #0]
 8003efe:	1961      	adds	r1, r4, r5
 8003f00:	428b      	cmp	r3, r1
 8003f02:	bf01      	itttt	eq
 8003f04:	6819      	ldreq	r1, [r3, #0]
 8003f06:	685b      	ldreq	r3, [r3, #4]
 8003f08:	1949      	addeq	r1, r1, r5
 8003f0a:	6021      	streq	r1, [r4, #0]
 8003f0c:	e7ed      	b.n	8003eea <_free_r+0x22>
 8003f0e:	461a      	mov	r2, r3
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	b10b      	cbz	r3, 8003f18 <_free_r+0x50>
 8003f14:	42a3      	cmp	r3, r4
 8003f16:	d9fa      	bls.n	8003f0e <_free_r+0x46>
 8003f18:	6811      	ldr	r1, [r2, #0]
 8003f1a:	1855      	adds	r5, r2, r1
 8003f1c:	42a5      	cmp	r5, r4
 8003f1e:	d10b      	bne.n	8003f38 <_free_r+0x70>
 8003f20:	6824      	ldr	r4, [r4, #0]
 8003f22:	4421      	add	r1, r4
 8003f24:	1854      	adds	r4, r2, r1
 8003f26:	42a3      	cmp	r3, r4
 8003f28:	6011      	str	r1, [r2, #0]
 8003f2a:	d1e0      	bne.n	8003eee <_free_r+0x26>
 8003f2c:	681c      	ldr	r4, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	6053      	str	r3, [r2, #4]
 8003f32:	440c      	add	r4, r1
 8003f34:	6014      	str	r4, [r2, #0]
 8003f36:	e7da      	b.n	8003eee <_free_r+0x26>
 8003f38:	d902      	bls.n	8003f40 <_free_r+0x78>
 8003f3a:	230c      	movs	r3, #12
 8003f3c:	6003      	str	r3, [r0, #0]
 8003f3e:	e7d6      	b.n	8003eee <_free_r+0x26>
 8003f40:	6825      	ldr	r5, [r4, #0]
 8003f42:	1961      	adds	r1, r4, r5
 8003f44:	428b      	cmp	r3, r1
 8003f46:	bf04      	itt	eq
 8003f48:	6819      	ldreq	r1, [r3, #0]
 8003f4a:	685b      	ldreq	r3, [r3, #4]
 8003f4c:	6063      	str	r3, [r4, #4]
 8003f4e:	bf04      	itt	eq
 8003f50:	1949      	addeq	r1, r1, r5
 8003f52:	6021      	streq	r1, [r4, #0]
 8003f54:	6054      	str	r4, [r2, #4]
 8003f56:	e7ca      	b.n	8003eee <_free_r+0x26>
 8003f58:	b003      	add	sp, #12
 8003f5a:	bd30      	pop	{r4, r5, pc}
 8003f5c:	200002e4 	.word	0x200002e4

08003f60 <malloc>:
 8003f60:	4b02      	ldr	r3, [pc, #8]	; (8003f6c <malloc+0xc>)
 8003f62:	4601      	mov	r1, r0
 8003f64:	6818      	ldr	r0, [r3, #0]
 8003f66:	f000 b823 	b.w	8003fb0 <_malloc_r>
 8003f6a:	bf00      	nop
 8003f6c:	20000064 	.word	0x20000064

08003f70 <sbrk_aligned>:
 8003f70:	b570      	push	{r4, r5, r6, lr}
 8003f72:	4e0e      	ldr	r6, [pc, #56]	; (8003fac <sbrk_aligned+0x3c>)
 8003f74:	460c      	mov	r4, r1
 8003f76:	6831      	ldr	r1, [r6, #0]
 8003f78:	4605      	mov	r5, r0
 8003f7a:	b911      	cbnz	r1, 8003f82 <sbrk_aligned+0x12>
 8003f7c:	f000 fc66 	bl	800484c <_sbrk_r>
 8003f80:	6030      	str	r0, [r6, #0]
 8003f82:	4621      	mov	r1, r4
 8003f84:	4628      	mov	r0, r5
 8003f86:	f000 fc61 	bl	800484c <_sbrk_r>
 8003f8a:	1c43      	adds	r3, r0, #1
 8003f8c:	d00a      	beq.n	8003fa4 <sbrk_aligned+0x34>
 8003f8e:	1cc4      	adds	r4, r0, #3
 8003f90:	f024 0403 	bic.w	r4, r4, #3
 8003f94:	42a0      	cmp	r0, r4
 8003f96:	d007      	beq.n	8003fa8 <sbrk_aligned+0x38>
 8003f98:	1a21      	subs	r1, r4, r0
 8003f9a:	4628      	mov	r0, r5
 8003f9c:	f000 fc56 	bl	800484c <_sbrk_r>
 8003fa0:	3001      	adds	r0, #1
 8003fa2:	d101      	bne.n	8003fa8 <sbrk_aligned+0x38>
 8003fa4:	f04f 34ff 	mov.w	r4, #4294967295
 8003fa8:	4620      	mov	r0, r4
 8003faa:	bd70      	pop	{r4, r5, r6, pc}
 8003fac:	200002e8 	.word	0x200002e8

08003fb0 <_malloc_r>:
 8003fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fb4:	1ccd      	adds	r5, r1, #3
 8003fb6:	f025 0503 	bic.w	r5, r5, #3
 8003fba:	3508      	adds	r5, #8
 8003fbc:	2d0c      	cmp	r5, #12
 8003fbe:	bf38      	it	cc
 8003fc0:	250c      	movcc	r5, #12
 8003fc2:	2d00      	cmp	r5, #0
 8003fc4:	4607      	mov	r7, r0
 8003fc6:	db01      	blt.n	8003fcc <_malloc_r+0x1c>
 8003fc8:	42a9      	cmp	r1, r5
 8003fca:	d905      	bls.n	8003fd8 <_malloc_r+0x28>
 8003fcc:	230c      	movs	r3, #12
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	2600      	movs	r6, #0
 8003fd2:	4630      	mov	r0, r6
 8003fd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fd8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80040ac <_malloc_r+0xfc>
 8003fdc:	f000 f868 	bl	80040b0 <__malloc_lock>
 8003fe0:	f8d8 3000 	ldr.w	r3, [r8]
 8003fe4:	461c      	mov	r4, r3
 8003fe6:	bb5c      	cbnz	r4, 8004040 <_malloc_r+0x90>
 8003fe8:	4629      	mov	r1, r5
 8003fea:	4638      	mov	r0, r7
 8003fec:	f7ff ffc0 	bl	8003f70 <sbrk_aligned>
 8003ff0:	1c43      	adds	r3, r0, #1
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	d155      	bne.n	80040a2 <_malloc_r+0xf2>
 8003ff6:	f8d8 4000 	ldr.w	r4, [r8]
 8003ffa:	4626      	mov	r6, r4
 8003ffc:	2e00      	cmp	r6, #0
 8003ffe:	d145      	bne.n	800408c <_malloc_r+0xdc>
 8004000:	2c00      	cmp	r4, #0
 8004002:	d048      	beq.n	8004096 <_malloc_r+0xe6>
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	4631      	mov	r1, r6
 8004008:	4638      	mov	r0, r7
 800400a:	eb04 0903 	add.w	r9, r4, r3
 800400e:	f000 fc1d 	bl	800484c <_sbrk_r>
 8004012:	4581      	cmp	r9, r0
 8004014:	d13f      	bne.n	8004096 <_malloc_r+0xe6>
 8004016:	6821      	ldr	r1, [r4, #0]
 8004018:	1a6d      	subs	r5, r5, r1
 800401a:	4629      	mov	r1, r5
 800401c:	4638      	mov	r0, r7
 800401e:	f7ff ffa7 	bl	8003f70 <sbrk_aligned>
 8004022:	3001      	adds	r0, #1
 8004024:	d037      	beq.n	8004096 <_malloc_r+0xe6>
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	442b      	add	r3, r5
 800402a:	6023      	str	r3, [r4, #0]
 800402c:	f8d8 3000 	ldr.w	r3, [r8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d038      	beq.n	80040a6 <_malloc_r+0xf6>
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	42a2      	cmp	r2, r4
 8004038:	d12b      	bne.n	8004092 <_malloc_r+0xe2>
 800403a:	2200      	movs	r2, #0
 800403c:	605a      	str	r2, [r3, #4]
 800403e:	e00f      	b.n	8004060 <_malloc_r+0xb0>
 8004040:	6822      	ldr	r2, [r4, #0]
 8004042:	1b52      	subs	r2, r2, r5
 8004044:	d41f      	bmi.n	8004086 <_malloc_r+0xd6>
 8004046:	2a0b      	cmp	r2, #11
 8004048:	d917      	bls.n	800407a <_malloc_r+0xca>
 800404a:	1961      	adds	r1, r4, r5
 800404c:	42a3      	cmp	r3, r4
 800404e:	6025      	str	r5, [r4, #0]
 8004050:	bf18      	it	ne
 8004052:	6059      	strne	r1, [r3, #4]
 8004054:	6863      	ldr	r3, [r4, #4]
 8004056:	bf08      	it	eq
 8004058:	f8c8 1000 	streq.w	r1, [r8]
 800405c:	5162      	str	r2, [r4, r5]
 800405e:	604b      	str	r3, [r1, #4]
 8004060:	4638      	mov	r0, r7
 8004062:	f104 060b 	add.w	r6, r4, #11
 8004066:	f000 f829 	bl	80040bc <__malloc_unlock>
 800406a:	f026 0607 	bic.w	r6, r6, #7
 800406e:	1d23      	adds	r3, r4, #4
 8004070:	1af2      	subs	r2, r6, r3
 8004072:	d0ae      	beq.n	8003fd2 <_malloc_r+0x22>
 8004074:	1b9b      	subs	r3, r3, r6
 8004076:	50a3      	str	r3, [r4, r2]
 8004078:	e7ab      	b.n	8003fd2 <_malloc_r+0x22>
 800407a:	42a3      	cmp	r3, r4
 800407c:	6862      	ldr	r2, [r4, #4]
 800407e:	d1dd      	bne.n	800403c <_malloc_r+0x8c>
 8004080:	f8c8 2000 	str.w	r2, [r8]
 8004084:	e7ec      	b.n	8004060 <_malloc_r+0xb0>
 8004086:	4623      	mov	r3, r4
 8004088:	6864      	ldr	r4, [r4, #4]
 800408a:	e7ac      	b.n	8003fe6 <_malloc_r+0x36>
 800408c:	4634      	mov	r4, r6
 800408e:	6876      	ldr	r6, [r6, #4]
 8004090:	e7b4      	b.n	8003ffc <_malloc_r+0x4c>
 8004092:	4613      	mov	r3, r2
 8004094:	e7cc      	b.n	8004030 <_malloc_r+0x80>
 8004096:	230c      	movs	r3, #12
 8004098:	603b      	str	r3, [r7, #0]
 800409a:	4638      	mov	r0, r7
 800409c:	f000 f80e 	bl	80040bc <__malloc_unlock>
 80040a0:	e797      	b.n	8003fd2 <_malloc_r+0x22>
 80040a2:	6025      	str	r5, [r4, #0]
 80040a4:	e7dc      	b.n	8004060 <_malloc_r+0xb0>
 80040a6:	605b      	str	r3, [r3, #4]
 80040a8:	deff      	udf	#255	; 0xff
 80040aa:	bf00      	nop
 80040ac:	200002e4 	.word	0x200002e4

080040b0 <__malloc_lock>:
 80040b0:	4801      	ldr	r0, [pc, #4]	; (80040b8 <__malloc_lock+0x8>)
 80040b2:	f7ff bee8 	b.w	8003e86 <__retarget_lock_acquire_recursive>
 80040b6:	bf00      	nop
 80040b8:	200002e0 	.word	0x200002e0

080040bc <__malloc_unlock>:
 80040bc:	4801      	ldr	r0, [pc, #4]	; (80040c4 <__malloc_unlock+0x8>)
 80040be:	f7ff bee3 	b.w	8003e88 <__retarget_lock_release_recursive>
 80040c2:	bf00      	nop
 80040c4:	200002e0 	.word	0x200002e0

080040c8 <__ssputs_r>:
 80040c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040cc:	688e      	ldr	r6, [r1, #8]
 80040ce:	461f      	mov	r7, r3
 80040d0:	42be      	cmp	r6, r7
 80040d2:	680b      	ldr	r3, [r1, #0]
 80040d4:	4682      	mov	sl, r0
 80040d6:	460c      	mov	r4, r1
 80040d8:	4690      	mov	r8, r2
 80040da:	d82c      	bhi.n	8004136 <__ssputs_r+0x6e>
 80040dc:	898a      	ldrh	r2, [r1, #12]
 80040de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80040e2:	d026      	beq.n	8004132 <__ssputs_r+0x6a>
 80040e4:	6965      	ldr	r5, [r4, #20]
 80040e6:	6909      	ldr	r1, [r1, #16]
 80040e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040ec:	eba3 0901 	sub.w	r9, r3, r1
 80040f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040f4:	1c7b      	adds	r3, r7, #1
 80040f6:	444b      	add	r3, r9
 80040f8:	106d      	asrs	r5, r5, #1
 80040fa:	429d      	cmp	r5, r3
 80040fc:	bf38      	it	cc
 80040fe:	461d      	movcc	r5, r3
 8004100:	0553      	lsls	r3, r2, #21
 8004102:	d527      	bpl.n	8004154 <__ssputs_r+0x8c>
 8004104:	4629      	mov	r1, r5
 8004106:	f7ff ff53 	bl	8003fb0 <_malloc_r>
 800410a:	4606      	mov	r6, r0
 800410c:	b360      	cbz	r0, 8004168 <__ssputs_r+0xa0>
 800410e:	6921      	ldr	r1, [r4, #16]
 8004110:	464a      	mov	r2, r9
 8004112:	f000 fbab 	bl	800486c <memcpy>
 8004116:	89a3      	ldrh	r3, [r4, #12]
 8004118:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800411c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004120:	81a3      	strh	r3, [r4, #12]
 8004122:	6126      	str	r6, [r4, #16]
 8004124:	6165      	str	r5, [r4, #20]
 8004126:	444e      	add	r6, r9
 8004128:	eba5 0509 	sub.w	r5, r5, r9
 800412c:	6026      	str	r6, [r4, #0]
 800412e:	60a5      	str	r5, [r4, #8]
 8004130:	463e      	mov	r6, r7
 8004132:	42be      	cmp	r6, r7
 8004134:	d900      	bls.n	8004138 <__ssputs_r+0x70>
 8004136:	463e      	mov	r6, r7
 8004138:	6820      	ldr	r0, [r4, #0]
 800413a:	4632      	mov	r2, r6
 800413c:	4641      	mov	r1, r8
 800413e:	f000 fb6b 	bl	8004818 <memmove>
 8004142:	68a3      	ldr	r3, [r4, #8]
 8004144:	1b9b      	subs	r3, r3, r6
 8004146:	60a3      	str	r3, [r4, #8]
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	4433      	add	r3, r6
 800414c:	6023      	str	r3, [r4, #0]
 800414e:	2000      	movs	r0, #0
 8004150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004154:	462a      	mov	r2, r5
 8004156:	f000 fb9e 	bl	8004896 <_realloc_r>
 800415a:	4606      	mov	r6, r0
 800415c:	2800      	cmp	r0, #0
 800415e:	d1e0      	bne.n	8004122 <__ssputs_r+0x5a>
 8004160:	6921      	ldr	r1, [r4, #16]
 8004162:	4650      	mov	r0, sl
 8004164:	f7ff feb0 	bl	8003ec8 <_free_r>
 8004168:	230c      	movs	r3, #12
 800416a:	f8ca 3000 	str.w	r3, [sl]
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004174:	81a3      	strh	r3, [r4, #12]
 8004176:	f04f 30ff 	mov.w	r0, #4294967295
 800417a:	e7e9      	b.n	8004150 <__ssputs_r+0x88>

0800417c <_svfiprintf_r>:
 800417c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004180:	4698      	mov	r8, r3
 8004182:	898b      	ldrh	r3, [r1, #12]
 8004184:	061b      	lsls	r3, r3, #24
 8004186:	b09d      	sub	sp, #116	; 0x74
 8004188:	4607      	mov	r7, r0
 800418a:	460d      	mov	r5, r1
 800418c:	4614      	mov	r4, r2
 800418e:	d50e      	bpl.n	80041ae <_svfiprintf_r+0x32>
 8004190:	690b      	ldr	r3, [r1, #16]
 8004192:	b963      	cbnz	r3, 80041ae <_svfiprintf_r+0x32>
 8004194:	2140      	movs	r1, #64	; 0x40
 8004196:	f7ff ff0b 	bl	8003fb0 <_malloc_r>
 800419a:	6028      	str	r0, [r5, #0]
 800419c:	6128      	str	r0, [r5, #16]
 800419e:	b920      	cbnz	r0, 80041aa <_svfiprintf_r+0x2e>
 80041a0:	230c      	movs	r3, #12
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	f04f 30ff 	mov.w	r0, #4294967295
 80041a8:	e0d0      	b.n	800434c <_svfiprintf_r+0x1d0>
 80041aa:	2340      	movs	r3, #64	; 0x40
 80041ac:	616b      	str	r3, [r5, #20]
 80041ae:	2300      	movs	r3, #0
 80041b0:	9309      	str	r3, [sp, #36]	; 0x24
 80041b2:	2320      	movs	r3, #32
 80041b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80041b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80041bc:	2330      	movs	r3, #48	; 0x30
 80041be:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004364 <_svfiprintf_r+0x1e8>
 80041c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80041c6:	f04f 0901 	mov.w	r9, #1
 80041ca:	4623      	mov	r3, r4
 80041cc:	469a      	mov	sl, r3
 80041ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041d2:	b10a      	cbz	r2, 80041d8 <_svfiprintf_r+0x5c>
 80041d4:	2a25      	cmp	r2, #37	; 0x25
 80041d6:	d1f9      	bne.n	80041cc <_svfiprintf_r+0x50>
 80041d8:	ebba 0b04 	subs.w	fp, sl, r4
 80041dc:	d00b      	beq.n	80041f6 <_svfiprintf_r+0x7a>
 80041de:	465b      	mov	r3, fp
 80041e0:	4622      	mov	r2, r4
 80041e2:	4629      	mov	r1, r5
 80041e4:	4638      	mov	r0, r7
 80041e6:	f7ff ff6f 	bl	80040c8 <__ssputs_r>
 80041ea:	3001      	adds	r0, #1
 80041ec:	f000 80a9 	beq.w	8004342 <_svfiprintf_r+0x1c6>
 80041f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041f2:	445a      	add	r2, fp
 80041f4:	9209      	str	r2, [sp, #36]	; 0x24
 80041f6:	f89a 3000 	ldrb.w	r3, [sl]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 80a1 	beq.w	8004342 <_svfiprintf_r+0x1c6>
 8004200:	2300      	movs	r3, #0
 8004202:	f04f 32ff 	mov.w	r2, #4294967295
 8004206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800420a:	f10a 0a01 	add.w	sl, sl, #1
 800420e:	9304      	str	r3, [sp, #16]
 8004210:	9307      	str	r3, [sp, #28]
 8004212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004216:	931a      	str	r3, [sp, #104]	; 0x68
 8004218:	4654      	mov	r4, sl
 800421a:	2205      	movs	r2, #5
 800421c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004220:	4850      	ldr	r0, [pc, #320]	; (8004364 <_svfiprintf_r+0x1e8>)
 8004222:	f7fb ffe5 	bl	80001f0 <memchr>
 8004226:	9a04      	ldr	r2, [sp, #16]
 8004228:	b9d8      	cbnz	r0, 8004262 <_svfiprintf_r+0xe6>
 800422a:	06d0      	lsls	r0, r2, #27
 800422c:	bf44      	itt	mi
 800422e:	2320      	movmi	r3, #32
 8004230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004234:	0711      	lsls	r1, r2, #28
 8004236:	bf44      	itt	mi
 8004238:	232b      	movmi	r3, #43	; 0x2b
 800423a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800423e:	f89a 3000 	ldrb.w	r3, [sl]
 8004242:	2b2a      	cmp	r3, #42	; 0x2a
 8004244:	d015      	beq.n	8004272 <_svfiprintf_r+0xf6>
 8004246:	9a07      	ldr	r2, [sp, #28]
 8004248:	4654      	mov	r4, sl
 800424a:	2000      	movs	r0, #0
 800424c:	f04f 0c0a 	mov.w	ip, #10
 8004250:	4621      	mov	r1, r4
 8004252:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004256:	3b30      	subs	r3, #48	; 0x30
 8004258:	2b09      	cmp	r3, #9
 800425a:	d94d      	bls.n	80042f8 <_svfiprintf_r+0x17c>
 800425c:	b1b0      	cbz	r0, 800428c <_svfiprintf_r+0x110>
 800425e:	9207      	str	r2, [sp, #28]
 8004260:	e014      	b.n	800428c <_svfiprintf_r+0x110>
 8004262:	eba0 0308 	sub.w	r3, r0, r8
 8004266:	fa09 f303 	lsl.w	r3, r9, r3
 800426a:	4313      	orrs	r3, r2
 800426c:	9304      	str	r3, [sp, #16]
 800426e:	46a2      	mov	sl, r4
 8004270:	e7d2      	b.n	8004218 <_svfiprintf_r+0x9c>
 8004272:	9b03      	ldr	r3, [sp, #12]
 8004274:	1d19      	adds	r1, r3, #4
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	9103      	str	r1, [sp, #12]
 800427a:	2b00      	cmp	r3, #0
 800427c:	bfbb      	ittet	lt
 800427e:	425b      	neglt	r3, r3
 8004280:	f042 0202 	orrlt.w	r2, r2, #2
 8004284:	9307      	strge	r3, [sp, #28]
 8004286:	9307      	strlt	r3, [sp, #28]
 8004288:	bfb8      	it	lt
 800428a:	9204      	strlt	r2, [sp, #16]
 800428c:	7823      	ldrb	r3, [r4, #0]
 800428e:	2b2e      	cmp	r3, #46	; 0x2e
 8004290:	d10c      	bne.n	80042ac <_svfiprintf_r+0x130>
 8004292:	7863      	ldrb	r3, [r4, #1]
 8004294:	2b2a      	cmp	r3, #42	; 0x2a
 8004296:	d134      	bne.n	8004302 <_svfiprintf_r+0x186>
 8004298:	9b03      	ldr	r3, [sp, #12]
 800429a:	1d1a      	adds	r2, r3, #4
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	9203      	str	r2, [sp, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	bfb8      	it	lt
 80042a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80042a8:	3402      	adds	r4, #2
 80042aa:	9305      	str	r3, [sp, #20]
 80042ac:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004374 <_svfiprintf_r+0x1f8>
 80042b0:	7821      	ldrb	r1, [r4, #0]
 80042b2:	2203      	movs	r2, #3
 80042b4:	4650      	mov	r0, sl
 80042b6:	f7fb ff9b 	bl	80001f0 <memchr>
 80042ba:	b138      	cbz	r0, 80042cc <_svfiprintf_r+0x150>
 80042bc:	9b04      	ldr	r3, [sp, #16]
 80042be:	eba0 000a 	sub.w	r0, r0, sl
 80042c2:	2240      	movs	r2, #64	; 0x40
 80042c4:	4082      	lsls	r2, r0
 80042c6:	4313      	orrs	r3, r2
 80042c8:	3401      	adds	r4, #1
 80042ca:	9304      	str	r3, [sp, #16]
 80042cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d0:	4825      	ldr	r0, [pc, #148]	; (8004368 <_svfiprintf_r+0x1ec>)
 80042d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042d6:	2206      	movs	r2, #6
 80042d8:	f7fb ff8a 	bl	80001f0 <memchr>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d038      	beq.n	8004352 <_svfiprintf_r+0x1d6>
 80042e0:	4b22      	ldr	r3, [pc, #136]	; (800436c <_svfiprintf_r+0x1f0>)
 80042e2:	bb1b      	cbnz	r3, 800432c <_svfiprintf_r+0x1b0>
 80042e4:	9b03      	ldr	r3, [sp, #12]
 80042e6:	3307      	adds	r3, #7
 80042e8:	f023 0307 	bic.w	r3, r3, #7
 80042ec:	3308      	adds	r3, #8
 80042ee:	9303      	str	r3, [sp, #12]
 80042f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042f2:	4433      	add	r3, r6
 80042f4:	9309      	str	r3, [sp, #36]	; 0x24
 80042f6:	e768      	b.n	80041ca <_svfiprintf_r+0x4e>
 80042f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80042fc:	460c      	mov	r4, r1
 80042fe:	2001      	movs	r0, #1
 8004300:	e7a6      	b.n	8004250 <_svfiprintf_r+0xd4>
 8004302:	2300      	movs	r3, #0
 8004304:	3401      	adds	r4, #1
 8004306:	9305      	str	r3, [sp, #20]
 8004308:	4619      	mov	r1, r3
 800430a:	f04f 0c0a 	mov.w	ip, #10
 800430e:	4620      	mov	r0, r4
 8004310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004314:	3a30      	subs	r2, #48	; 0x30
 8004316:	2a09      	cmp	r2, #9
 8004318:	d903      	bls.n	8004322 <_svfiprintf_r+0x1a6>
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0c6      	beq.n	80042ac <_svfiprintf_r+0x130>
 800431e:	9105      	str	r1, [sp, #20]
 8004320:	e7c4      	b.n	80042ac <_svfiprintf_r+0x130>
 8004322:	fb0c 2101 	mla	r1, ip, r1, r2
 8004326:	4604      	mov	r4, r0
 8004328:	2301      	movs	r3, #1
 800432a:	e7f0      	b.n	800430e <_svfiprintf_r+0x192>
 800432c:	ab03      	add	r3, sp, #12
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	462a      	mov	r2, r5
 8004332:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <_svfiprintf_r+0x1f4>)
 8004334:	a904      	add	r1, sp, #16
 8004336:	4638      	mov	r0, r7
 8004338:	f3af 8000 	nop.w
 800433c:	1c42      	adds	r2, r0, #1
 800433e:	4606      	mov	r6, r0
 8004340:	d1d6      	bne.n	80042f0 <_svfiprintf_r+0x174>
 8004342:	89ab      	ldrh	r3, [r5, #12]
 8004344:	065b      	lsls	r3, r3, #25
 8004346:	f53f af2d 	bmi.w	80041a4 <_svfiprintf_r+0x28>
 800434a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800434c:	b01d      	add	sp, #116	; 0x74
 800434e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004352:	ab03      	add	r3, sp, #12
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	462a      	mov	r2, r5
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <_svfiprintf_r+0x1f4>)
 800435a:	a904      	add	r1, sp, #16
 800435c:	4638      	mov	r0, r7
 800435e:	f000 f879 	bl	8004454 <_printf_i>
 8004362:	e7eb      	b.n	800433c <_svfiprintf_r+0x1c0>
 8004364:	08004fd3 	.word	0x08004fd3
 8004368:	08004fdd 	.word	0x08004fdd
 800436c:	00000000 	.word	0x00000000
 8004370:	080040c9 	.word	0x080040c9
 8004374:	08004fd9 	.word	0x08004fd9

08004378 <_printf_common>:
 8004378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800437c:	4616      	mov	r6, r2
 800437e:	4699      	mov	r9, r3
 8004380:	688a      	ldr	r2, [r1, #8]
 8004382:	690b      	ldr	r3, [r1, #16]
 8004384:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004388:	4293      	cmp	r3, r2
 800438a:	bfb8      	it	lt
 800438c:	4613      	movlt	r3, r2
 800438e:	6033      	str	r3, [r6, #0]
 8004390:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004394:	4607      	mov	r7, r0
 8004396:	460c      	mov	r4, r1
 8004398:	b10a      	cbz	r2, 800439e <_printf_common+0x26>
 800439a:	3301      	adds	r3, #1
 800439c:	6033      	str	r3, [r6, #0]
 800439e:	6823      	ldr	r3, [r4, #0]
 80043a0:	0699      	lsls	r1, r3, #26
 80043a2:	bf42      	ittt	mi
 80043a4:	6833      	ldrmi	r3, [r6, #0]
 80043a6:	3302      	addmi	r3, #2
 80043a8:	6033      	strmi	r3, [r6, #0]
 80043aa:	6825      	ldr	r5, [r4, #0]
 80043ac:	f015 0506 	ands.w	r5, r5, #6
 80043b0:	d106      	bne.n	80043c0 <_printf_common+0x48>
 80043b2:	f104 0a19 	add.w	sl, r4, #25
 80043b6:	68e3      	ldr	r3, [r4, #12]
 80043b8:	6832      	ldr	r2, [r6, #0]
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	42ab      	cmp	r3, r5
 80043be:	dc26      	bgt.n	800440e <_printf_common+0x96>
 80043c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043c4:	1e13      	subs	r3, r2, #0
 80043c6:	6822      	ldr	r2, [r4, #0]
 80043c8:	bf18      	it	ne
 80043ca:	2301      	movne	r3, #1
 80043cc:	0692      	lsls	r2, r2, #26
 80043ce:	d42b      	bmi.n	8004428 <_printf_common+0xb0>
 80043d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043d4:	4649      	mov	r1, r9
 80043d6:	4638      	mov	r0, r7
 80043d8:	47c0      	blx	r8
 80043da:	3001      	adds	r0, #1
 80043dc:	d01e      	beq.n	800441c <_printf_common+0xa4>
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	6922      	ldr	r2, [r4, #16]
 80043e2:	f003 0306 	and.w	r3, r3, #6
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	bf02      	ittt	eq
 80043ea:	68e5      	ldreq	r5, [r4, #12]
 80043ec:	6833      	ldreq	r3, [r6, #0]
 80043ee:	1aed      	subeq	r5, r5, r3
 80043f0:	68a3      	ldr	r3, [r4, #8]
 80043f2:	bf0c      	ite	eq
 80043f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043f8:	2500      	movne	r5, #0
 80043fa:	4293      	cmp	r3, r2
 80043fc:	bfc4      	itt	gt
 80043fe:	1a9b      	subgt	r3, r3, r2
 8004400:	18ed      	addgt	r5, r5, r3
 8004402:	2600      	movs	r6, #0
 8004404:	341a      	adds	r4, #26
 8004406:	42b5      	cmp	r5, r6
 8004408:	d11a      	bne.n	8004440 <_printf_common+0xc8>
 800440a:	2000      	movs	r0, #0
 800440c:	e008      	b.n	8004420 <_printf_common+0xa8>
 800440e:	2301      	movs	r3, #1
 8004410:	4652      	mov	r2, sl
 8004412:	4649      	mov	r1, r9
 8004414:	4638      	mov	r0, r7
 8004416:	47c0      	blx	r8
 8004418:	3001      	adds	r0, #1
 800441a:	d103      	bne.n	8004424 <_printf_common+0xac>
 800441c:	f04f 30ff 	mov.w	r0, #4294967295
 8004420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004424:	3501      	adds	r5, #1
 8004426:	e7c6      	b.n	80043b6 <_printf_common+0x3e>
 8004428:	18e1      	adds	r1, r4, r3
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	2030      	movs	r0, #48	; 0x30
 800442e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004432:	4422      	add	r2, r4
 8004434:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004438:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800443c:	3302      	adds	r3, #2
 800443e:	e7c7      	b.n	80043d0 <_printf_common+0x58>
 8004440:	2301      	movs	r3, #1
 8004442:	4622      	mov	r2, r4
 8004444:	4649      	mov	r1, r9
 8004446:	4638      	mov	r0, r7
 8004448:	47c0      	blx	r8
 800444a:	3001      	adds	r0, #1
 800444c:	d0e6      	beq.n	800441c <_printf_common+0xa4>
 800444e:	3601      	adds	r6, #1
 8004450:	e7d9      	b.n	8004406 <_printf_common+0x8e>
	...

08004454 <_printf_i>:
 8004454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004458:	7e0f      	ldrb	r7, [r1, #24]
 800445a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800445c:	2f78      	cmp	r7, #120	; 0x78
 800445e:	4691      	mov	r9, r2
 8004460:	4680      	mov	r8, r0
 8004462:	460c      	mov	r4, r1
 8004464:	469a      	mov	sl, r3
 8004466:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800446a:	d807      	bhi.n	800447c <_printf_i+0x28>
 800446c:	2f62      	cmp	r7, #98	; 0x62
 800446e:	d80a      	bhi.n	8004486 <_printf_i+0x32>
 8004470:	2f00      	cmp	r7, #0
 8004472:	f000 80d4 	beq.w	800461e <_printf_i+0x1ca>
 8004476:	2f58      	cmp	r7, #88	; 0x58
 8004478:	f000 80c0 	beq.w	80045fc <_printf_i+0x1a8>
 800447c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004480:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004484:	e03a      	b.n	80044fc <_printf_i+0xa8>
 8004486:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800448a:	2b15      	cmp	r3, #21
 800448c:	d8f6      	bhi.n	800447c <_printf_i+0x28>
 800448e:	a101      	add	r1, pc, #4	; (adr r1, 8004494 <_printf_i+0x40>)
 8004490:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004494:	080044ed 	.word	0x080044ed
 8004498:	08004501 	.word	0x08004501
 800449c:	0800447d 	.word	0x0800447d
 80044a0:	0800447d 	.word	0x0800447d
 80044a4:	0800447d 	.word	0x0800447d
 80044a8:	0800447d 	.word	0x0800447d
 80044ac:	08004501 	.word	0x08004501
 80044b0:	0800447d 	.word	0x0800447d
 80044b4:	0800447d 	.word	0x0800447d
 80044b8:	0800447d 	.word	0x0800447d
 80044bc:	0800447d 	.word	0x0800447d
 80044c0:	08004605 	.word	0x08004605
 80044c4:	0800452d 	.word	0x0800452d
 80044c8:	080045bf 	.word	0x080045bf
 80044cc:	0800447d 	.word	0x0800447d
 80044d0:	0800447d 	.word	0x0800447d
 80044d4:	08004627 	.word	0x08004627
 80044d8:	0800447d 	.word	0x0800447d
 80044dc:	0800452d 	.word	0x0800452d
 80044e0:	0800447d 	.word	0x0800447d
 80044e4:	0800447d 	.word	0x0800447d
 80044e8:	080045c7 	.word	0x080045c7
 80044ec:	682b      	ldr	r3, [r5, #0]
 80044ee:	1d1a      	adds	r2, r3, #4
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	602a      	str	r2, [r5, #0]
 80044f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044fc:	2301      	movs	r3, #1
 80044fe:	e09f      	b.n	8004640 <_printf_i+0x1ec>
 8004500:	6820      	ldr	r0, [r4, #0]
 8004502:	682b      	ldr	r3, [r5, #0]
 8004504:	0607      	lsls	r7, r0, #24
 8004506:	f103 0104 	add.w	r1, r3, #4
 800450a:	6029      	str	r1, [r5, #0]
 800450c:	d501      	bpl.n	8004512 <_printf_i+0xbe>
 800450e:	681e      	ldr	r6, [r3, #0]
 8004510:	e003      	b.n	800451a <_printf_i+0xc6>
 8004512:	0646      	lsls	r6, r0, #25
 8004514:	d5fb      	bpl.n	800450e <_printf_i+0xba>
 8004516:	f9b3 6000 	ldrsh.w	r6, [r3]
 800451a:	2e00      	cmp	r6, #0
 800451c:	da03      	bge.n	8004526 <_printf_i+0xd2>
 800451e:	232d      	movs	r3, #45	; 0x2d
 8004520:	4276      	negs	r6, r6
 8004522:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004526:	485a      	ldr	r0, [pc, #360]	; (8004690 <_printf_i+0x23c>)
 8004528:	230a      	movs	r3, #10
 800452a:	e012      	b.n	8004552 <_printf_i+0xfe>
 800452c:	682b      	ldr	r3, [r5, #0]
 800452e:	6820      	ldr	r0, [r4, #0]
 8004530:	1d19      	adds	r1, r3, #4
 8004532:	6029      	str	r1, [r5, #0]
 8004534:	0605      	lsls	r5, r0, #24
 8004536:	d501      	bpl.n	800453c <_printf_i+0xe8>
 8004538:	681e      	ldr	r6, [r3, #0]
 800453a:	e002      	b.n	8004542 <_printf_i+0xee>
 800453c:	0641      	lsls	r1, r0, #25
 800453e:	d5fb      	bpl.n	8004538 <_printf_i+0xe4>
 8004540:	881e      	ldrh	r6, [r3, #0]
 8004542:	4853      	ldr	r0, [pc, #332]	; (8004690 <_printf_i+0x23c>)
 8004544:	2f6f      	cmp	r7, #111	; 0x6f
 8004546:	bf0c      	ite	eq
 8004548:	2308      	moveq	r3, #8
 800454a:	230a      	movne	r3, #10
 800454c:	2100      	movs	r1, #0
 800454e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004552:	6865      	ldr	r5, [r4, #4]
 8004554:	60a5      	str	r5, [r4, #8]
 8004556:	2d00      	cmp	r5, #0
 8004558:	bfa2      	ittt	ge
 800455a:	6821      	ldrge	r1, [r4, #0]
 800455c:	f021 0104 	bicge.w	r1, r1, #4
 8004560:	6021      	strge	r1, [r4, #0]
 8004562:	b90e      	cbnz	r6, 8004568 <_printf_i+0x114>
 8004564:	2d00      	cmp	r5, #0
 8004566:	d04b      	beq.n	8004600 <_printf_i+0x1ac>
 8004568:	4615      	mov	r5, r2
 800456a:	fbb6 f1f3 	udiv	r1, r6, r3
 800456e:	fb03 6711 	mls	r7, r3, r1, r6
 8004572:	5dc7      	ldrb	r7, [r0, r7]
 8004574:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004578:	4637      	mov	r7, r6
 800457a:	42bb      	cmp	r3, r7
 800457c:	460e      	mov	r6, r1
 800457e:	d9f4      	bls.n	800456a <_printf_i+0x116>
 8004580:	2b08      	cmp	r3, #8
 8004582:	d10b      	bne.n	800459c <_printf_i+0x148>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	07de      	lsls	r6, r3, #31
 8004588:	d508      	bpl.n	800459c <_printf_i+0x148>
 800458a:	6923      	ldr	r3, [r4, #16]
 800458c:	6861      	ldr	r1, [r4, #4]
 800458e:	4299      	cmp	r1, r3
 8004590:	bfde      	ittt	le
 8004592:	2330      	movle	r3, #48	; 0x30
 8004594:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004598:	f105 35ff 	addle.w	r5, r5, #4294967295
 800459c:	1b52      	subs	r2, r2, r5
 800459e:	6122      	str	r2, [r4, #16]
 80045a0:	f8cd a000 	str.w	sl, [sp]
 80045a4:	464b      	mov	r3, r9
 80045a6:	aa03      	add	r2, sp, #12
 80045a8:	4621      	mov	r1, r4
 80045aa:	4640      	mov	r0, r8
 80045ac:	f7ff fee4 	bl	8004378 <_printf_common>
 80045b0:	3001      	adds	r0, #1
 80045b2:	d14a      	bne.n	800464a <_printf_i+0x1f6>
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295
 80045b8:	b004      	add	sp, #16
 80045ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	f043 0320 	orr.w	r3, r3, #32
 80045c4:	6023      	str	r3, [r4, #0]
 80045c6:	4833      	ldr	r0, [pc, #204]	; (8004694 <_printf_i+0x240>)
 80045c8:	2778      	movs	r7, #120	; 0x78
 80045ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	6829      	ldr	r1, [r5, #0]
 80045d2:	061f      	lsls	r7, r3, #24
 80045d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80045d8:	d402      	bmi.n	80045e0 <_printf_i+0x18c>
 80045da:	065f      	lsls	r7, r3, #25
 80045dc:	bf48      	it	mi
 80045de:	b2b6      	uxthmi	r6, r6
 80045e0:	07df      	lsls	r7, r3, #31
 80045e2:	bf48      	it	mi
 80045e4:	f043 0320 	orrmi.w	r3, r3, #32
 80045e8:	6029      	str	r1, [r5, #0]
 80045ea:	bf48      	it	mi
 80045ec:	6023      	strmi	r3, [r4, #0]
 80045ee:	b91e      	cbnz	r6, 80045f8 <_printf_i+0x1a4>
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	f023 0320 	bic.w	r3, r3, #32
 80045f6:	6023      	str	r3, [r4, #0]
 80045f8:	2310      	movs	r3, #16
 80045fa:	e7a7      	b.n	800454c <_printf_i+0xf8>
 80045fc:	4824      	ldr	r0, [pc, #144]	; (8004690 <_printf_i+0x23c>)
 80045fe:	e7e4      	b.n	80045ca <_printf_i+0x176>
 8004600:	4615      	mov	r5, r2
 8004602:	e7bd      	b.n	8004580 <_printf_i+0x12c>
 8004604:	682b      	ldr	r3, [r5, #0]
 8004606:	6826      	ldr	r6, [r4, #0]
 8004608:	6961      	ldr	r1, [r4, #20]
 800460a:	1d18      	adds	r0, r3, #4
 800460c:	6028      	str	r0, [r5, #0]
 800460e:	0635      	lsls	r5, r6, #24
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	d501      	bpl.n	8004618 <_printf_i+0x1c4>
 8004614:	6019      	str	r1, [r3, #0]
 8004616:	e002      	b.n	800461e <_printf_i+0x1ca>
 8004618:	0670      	lsls	r0, r6, #25
 800461a:	d5fb      	bpl.n	8004614 <_printf_i+0x1c0>
 800461c:	8019      	strh	r1, [r3, #0]
 800461e:	2300      	movs	r3, #0
 8004620:	6123      	str	r3, [r4, #16]
 8004622:	4615      	mov	r5, r2
 8004624:	e7bc      	b.n	80045a0 <_printf_i+0x14c>
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	1d1a      	adds	r2, r3, #4
 800462a:	602a      	str	r2, [r5, #0]
 800462c:	681d      	ldr	r5, [r3, #0]
 800462e:	6862      	ldr	r2, [r4, #4]
 8004630:	2100      	movs	r1, #0
 8004632:	4628      	mov	r0, r5
 8004634:	f7fb fddc 	bl	80001f0 <memchr>
 8004638:	b108      	cbz	r0, 800463e <_printf_i+0x1ea>
 800463a:	1b40      	subs	r0, r0, r5
 800463c:	6060      	str	r0, [r4, #4]
 800463e:	6863      	ldr	r3, [r4, #4]
 8004640:	6123      	str	r3, [r4, #16]
 8004642:	2300      	movs	r3, #0
 8004644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004648:	e7aa      	b.n	80045a0 <_printf_i+0x14c>
 800464a:	6923      	ldr	r3, [r4, #16]
 800464c:	462a      	mov	r2, r5
 800464e:	4649      	mov	r1, r9
 8004650:	4640      	mov	r0, r8
 8004652:	47d0      	blx	sl
 8004654:	3001      	adds	r0, #1
 8004656:	d0ad      	beq.n	80045b4 <_printf_i+0x160>
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	079b      	lsls	r3, r3, #30
 800465c:	d413      	bmi.n	8004686 <_printf_i+0x232>
 800465e:	68e0      	ldr	r0, [r4, #12]
 8004660:	9b03      	ldr	r3, [sp, #12]
 8004662:	4298      	cmp	r0, r3
 8004664:	bfb8      	it	lt
 8004666:	4618      	movlt	r0, r3
 8004668:	e7a6      	b.n	80045b8 <_printf_i+0x164>
 800466a:	2301      	movs	r3, #1
 800466c:	4632      	mov	r2, r6
 800466e:	4649      	mov	r1, r9
 8004670:	4640      	mov	r0, r8
 8004672:	47d0      	blx	sl
 8004674:	3001      	adds	r0, #1
 8004676:	d09d      	beq.n	80045b4 <_printf_i+0x160>
 8004678:	3501      	adds	r5, #1
 800467a:	68e3      	ldr	r3, [r4, #12]
 800467c:	9903      	ldr	r1, [sp, #12]
 800467e:	1a5b      	subs	r3, r3, r1
 8004680:	42ab      	cmp	r3, r5
 8004682:	dcf2      	bgt.n	800466a <_printf_i+0x216>
 8004684:	e7eb      	b.n	800465e <_printf_i+0x20a>
 8004686:	2500      	movs	r5, #0
 8004688:	f104 0619 	add.w	r6, r4, #25
 800468c:	e7f5      	b.n	800467a <_printf_i+0x226>
 800468e:	bf00      	nop
 8004690:	08004fe4 	.word	0x08004fe4
 8004694:	08004ff5 	.word	0x08004ff5

08004698 <__sflush_r>:
 8004698:	898a      	ldrh	r2, [r1, #12]
 800469a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800469e:	4605      	mov	r5, r0
 80046a0:	0710      	lsls	r0, r2, #28
 80046a2:	460c      	mov	r4, r1
 80046a4:	d458      	bmi.n	8004758 <__sflush_r+0xc0>
 80046a6:	684b      	ldr	r3, [r1, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	dc05      	bgt.n	80046b8 <__sflush_r+0x20>
 80046ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	dc02      	bgt.n	80046b8 <__sflush_r+0x20>
 80046b2:	2000      	movs	r0, #0
 80046b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046ba:	2e00      	cmp	r6, #0
 80046bc:	d0f9      	beq.n	80046b2 <__sflush_r+0x1a>
 80046be:	2300      	movs	r3, #0
 80046c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80046c4:	682f      	ldr	r7, [r5, #0]
 80046c6:	6a21      	ldr	r1, [r4, #32]
 80046c8:	602b      	str	r3, [r5, #0]
 80046ca:	d032      	beq.n	8004732 <__sflush_r+0x9a>
 80046cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046ce:	89a3      	ldrh	r3, [r4, #12]
 80046d0:	075a      	lsls	r2, r3, #29
 80046d2:	d505      	bpl.n	80046e0 <__sflush_r+0x48>
 80046d4:	6863      	ldr	r3, [r4, #4]
 80046d6:	1ac0      	subs	r0, r0, r3
 80046d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046da:	b10b      	cbz	r3, 80046e0 <__sflush_r+0x48>
 80046dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046de:	1ac0      	subs	r0, r0, r3
 80046e0:	2300      	movs	r3, #0
 80046e2:	4602      	mov	r2, r0
 80046e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046e6:	6a21      	ldr	r1, [r4, #32]
 80046e8:	4628      	mov	r0, r5
 80046ea:	47b0      	blx	r6
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	89a3      	ldrh	r3, [r4, #12]
 80046f0:	d106      	bne.n	8004700 <__sflush_r+0x68>
 80046f2:	6829      	ldr	r1, [r5, #0]
 80046f4:	291d      	cmp	r1, #29
 80046f6:	d82b      	bhi.n	8004750 <__sflush_r+0xb8>
 80046f8:	4a29      	ldr	r2, [pc, #164]	; (80047a0 <__sflush_r+0x108>)
 80046fa:	410a      	asrs	r2, r1
 80046fc:	07d6      	lsls	r6, r2, #31
 80046fe:	d427      	bmi.n	8004750 <__sflush_r+0xb8>
 8004700:	2200      	movs	r2, #0
 8004702:	6062      	str	r2, [r4, #4]
 8004704:	04d9      	lsls	r1, r3, #19
 8004706:	6922      	ldr	r2, [r4, #16]
 8004708:	6022      	str	r2, [r4, #0]
 800470a:	d504      	bpl.n	8004716 <__sflush_r+0x7e>
 800470c:	1c42      	adds	r2, r0, #1
 800470e:	d101      	bne.n	8004714 <__sflush_r+0x7c>
 8004710:	682b      	ldr	r3, [r5, #0]
 8004712:	b903      	cbnz	r3, 8004716 <__sflush_r+0x7e>
 8004714:	6560      	str	r0, [r4, #84]	; 0x54
 8004716:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004718:	602f      	str	r7, [r5, #0]
 800471a:	2900      	cmp	r1, #0
 800471c:	d0c9      	beq.n	80046b2 <__sflush_r+0x1a>
 800471e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004722:	4299      	cmp	r1, r3
 8004724:	d002      	beq.n	800472c <__sflush_r+0x94>
 8004726:	4628      	mov	r0, r5
 8004728:	f7ff fbce 	bl	8003ec8 <_free_r>
 800472c:	2000      	movs	r0, #0
 800472e:	6360      	str	r0, [r4, #52]	; 0x34
 8004730:	e7c0      	b.n	80046b4 <__sflush_r+0x1c>
 8004732:	2301      	movs	r3, #1
 8004734:	4628      	mov	r0, r5
 8004736:	47b0      	blx	r6
 8004738:	1c41      	adds	r1, r0, #1
 800473a:	d1c8      	bne.n	80046ce <__sflush_r+0x36>
 800473c:	682b      	ldr	r3, [r5, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0c5      	beq.n	80046ce <__sflush_r+0x36>
 8004742:	2b1d      	cmp	r3, #29
 8004744:	d001      	beq.n	800474a <__sflush_r+0xb2>
 8004746:	2b16      	cmp	r3, #22
 8004748:	d101      	bne.n	800474e <__sflush_r+0xb6>
 800474a:	602f      	str	r7, [r5, #0]
 800474c:	e7b1      	b.n	80046b2 <__sflush_r+0x1a>
 800474e:	89a3      	ldrh	r3, [r4, #12]
 8004750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004754:	81a3      	strh	r3, [r4, #12]
 8004756:	e7ad      	b.n	80046b4 <__sflush_r+0x1c>
 8004758:	690f      	ldr	r7, [r1, #16]
 800475a:	2f00      	cmp	r7, #0
 800475c:	d0a9      	beq.n	80046b2 <__sflush_r+0x1a>
 800475e:	0793      	lsls	r3, r2, #30
 8004760:	680e      	ldr	r6, [r1, #0]
 8004762:	bf08      	it	eq
 8004764:	694b      	ldreq	r3, [r1, #20]
 8004766:	600f      	str	r7, [r1, #0]
 8004768:	bf18      	it	ne
 800476a:	2300      	movne	r3, #0
 800476c:	eba6 0807 	sub.w	r8, r6, r7
 8004770:	608b      	str	r3, [r1, #8]
 8004772:	f1b8 0f00 	cmp.w	r8, #0
 8004776:	dd9c      	ble.n	80046b2 <__sflush_r+0x1a>
 8004778:	6a21      	ldr	r1, [r4, #32]
 800477a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800477c:	4643      	mov	r3, r8
 800477e:	463a      	mov	r2, r7
 8004780:	4628      	mov	r0, r5
 8004782:	47b0      	blx	r6
 8004784:	2800      	cmp	r0, #0
 8004786:	dc06      	bgt.n	8004796 <__sflush_r+0xfe>
 8004788:	89a3      	ldrh	r3, [r4, #12]
 800478a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800478e:	81a3      	strh	r3, [r4, #12]
 8004790:	f04f 30ff 	mov.w	r0, #4294967295
 8004794:	e78e      	b.n	80046b4 <__sflush_r+0x1c>
 8004796:	4407      	add	r7, r0
 8004798:	eba8 0800 	sub.w	r8, r8, r0
 800479c:	e7e9      	b.n	8004772 <__sflush_r+0xda>
 800479e:	bf00      	nop
 80047a0:	dfbffffe 	.word	0xdfbffffe

080047a4 <_fflush_r>:
 80047a4:	b538      	push	{r3, r4, r5, lr}
 80047a6:	690b      	ldr	r3, [r1, #16]
 80047a8:	4605      	mov	r5, r0
 80047aa:	460c      	mov	r4, r1
 80047ac:	b913      	cbnz	r3, 80047b4 <_fflush_r+0x10>
 80047ae:	2500      	movs	r5, #0
 80047b0:	4628      	mov	r0, r5
 80047b2:	bd38      	pop	{r3, r4, r5, pc}
 80047b4:	b118      	cbz	r0, 80047be <_fflush_r+0x1a>
 80047b6:	6a03      	ldr	r3, [r0, #32]
 80047b8:	b90b      	cbnz	r3, 80047be <_fflush_r+0x1a>
 80047ba:	f7ff fa51 	bl	8003c60 <__sinit>
 80047be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f3      	beq.n	80047ae <_fflush_r+0xa>
 80047c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047c8:	07d0      	lsls	r0, r2, #31
 80047ca:	d404      	bmi.n	80047d6 <_fflush_r+0x32>
 80047cc:	0599      	lsls	r1, r3, #22
 80047ce:	d402      	bmi.n	80047d6 <_fflush_r+0x32>
 80047d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d2:	f7ff fb58 	bl	8003e86 <__retarget_lock_acquire_recursive>
 80047d6:	4628      	mov	r0, r5
 80047d8:	4621      	mov	r1, r4
 80047da:	f7ff ff5d 	bl	8004698 <__sflush_r>
 80047de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047e0:	07da      	lsls	r2, r3, #31
 80047e2:	4605      	mov	r5, r0
 80047e4:	d4e4      	bmi.n	80047b0 <_fflush_r+0xc>
 80047e6:	89a3      	ldrh	r3, [r4, #12]
 80047e8:	059b      	lsls	r3, r3, #22
 80047ea:	d4e1      	bmi.n	80047b0 <_fflush_r+0xc>
 80047ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ee:	f7ff fb4b 	bl	8003e88 <__retarget_lock_release_recursive>
 80047f2:	e7dd      	b.n	80047b0 <_fflush_r+0xc>

080047f4 <fiprintf>:
 80047f4:	b40e      	push	{r1, r2, r3}
 80047f6:	b503      	push	{r0, r1, lr}
 80047f8:	4601      	mov	r1, r0
 80047fa:	ab03      	add	r3, sp, #12
 80047fc:	4805      	ldr	r0, [pc, #20]	; (8004814 <fiprintf+0x20>)
 80047fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004802:	6800      	ldr	r0, [r0, #0]
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	f000 f89f 	bl	8004948 <_vfiprintf_r>
 800480a:	b002      	add	sp, #8
 800480c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004810:	b003      	add	sp, #12
 8004812:	4770      	bx	lr
 8004814:	20000064 	.word	0x20000064

08004818 <memmove>:
 8004818:	4288      	cmp	r0, r1
 800481a:	b510      	push	{r4, lr}
 800481c:	eb01 0402 	add.w	r4, r1, r2
 8004820:	d902      	bls.n	8004828 <memmove+0x10>
 8004822:	4284      	cmp	r4, r0
 8004824:	4623      	mov	r3, r4
 8004826:	d807      	bhi.n	8004838 <memmove+0x20>
 8004828:	1e43      	subs	r3, r0, #1
 800482a:	42a1      	cmp	r1, r4
 800482c:	d008      	beq.n	8004840 <memmove+0x28>
 800482e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004832:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004836:	e7f8      	b.n	800482a <memmove+0x12>
 8004838:	4402      	add	r2, r0
 800483a:	4601      	mov	r1, r0
 800483c:	428a      	cmp	r2, r1
 800483e:	d100      	bne.n	8004842 <memmove+0x2a>
 8004840:	bd10      	pop	{r4, pc}
 8004842:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004846:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800484a:	e7f7      	b.n	800483c <memmove+0x24>

0800484c <_sbrk_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4d06      	ldr	r5, [pc, #24]	; (8004868 <_sbrk_r+0x1c>)
 8004850:	2300      	movs	r3, #0
 8004852:	4604      	mov	r4, r0
 8004854:	4608      	mov	r0, r1
 8004856:	602b      	str	r3, [r5, #0]
 8004858:	f7fc fec2 	bl	80015e0 <_sbrk>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d102      	bne.n	8004866 <_sbrk_r+0x1a>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	b103      	cbz	r3, 8004866 <_sbrk_r+0x1a>
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	bd38      	pop	{r3, r4, r5, pc}
 8004868:	200002dc 	.word	0x200002dc

0800486c <memcpy>:
 800486c:	440a      	add	r2, r1
 800486e:	4291      	cmp	r1, r2
 8004870:	f100 33ff 	add.w	r3, r0, #4294967295
 8004874:	d100      	bne.n	8004878 <memcpy+0xc>
 8004876:	4770      	bx	lr
 8004878:	b510      	push	{r4, lr}
 800487a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800487e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004882:	4291      	cmp	r1, r2
 8004884:	d1f9      	bne.n	800487a <memcpy+0xe>
 8004886:	bd10      	pop	{r4, pc}

08004888 <abort>:
 8004888:	b508      	push	{r3, lr}
 800488a:	2006      	movs	r0, #6
 800488c:	f000 fa34 	bl	8004cf8 <raise>
 8004890:	2001      	movs	r0, #1
 8004892:	f7fc fe2d 	bl	80014f0 <_exit>

08004896 <_realloc_r>:
 8004896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800489a:	4680      	mov	r8, r0
 800489c:	4614      	mov	r4, r2
 800489e:	460e      	mov	r6, r1
 80048a0:	b921      	cbnz	r1, 80048ac <_realloc_r+0x16>
 80048a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048a6:	4611      	mov	r1, r2
 80048a8:	f7ff bb82 	b.w	8003fb0 <_malloc_r>
 80048ac:	b92a      	cbnz	r2, 80048ba <_realloc_r+0x24>
 80048ae:	f7ff fb0b 	bl	8003ec8 <_free_r>
 80048b2:	4625      	mov	r5, r4
 80048b4:	4628      	mov	r0, r5
 80048b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048ba:	f000 fa39 	bl	8004d30 <_malloc_usable_size_r>
 80048be:	4284      	cmp	r4, r0
 80048c0:	4607      	mov	r7, r0
 80048c2:	d802      	bhi.n	80048ca <_realloc_r+0x34>
 80048c4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048c8:	d812      	bhi.n	80048f0 <_realloc_r+0x5a>
 80048ca:	4621      	mov	r1, r4
 80048cc:	4640      	mov	r0, r8
 80048ce:	f7ff fb6f 	bl	8003fb0 <_malloc_r>
 80048d2:	4605      	mov	r5, r0
 80048d4:	2800      	cmp	r0, #0
 80048d6:	d0ed      	beq.n	80048b4 <_realloc_r+0x1e>
 80048d8:	42bc      	cmp	r4, r7
 80048da:	4622      	mov	r2, r4
 80048dc:	4631      	mov	r1, r6
 80048de:	bf28      	it	cs
 80048e0:	463a      	movcs	r2, r7
 80048e2:	f7ff ffc3 	bl	800486c <memcpy>
 80048e6:	4631      	mov	r1, r6
 80048e8:	4640      	mov	r0, r8
 80048ea:	f7ff faed 	bl	8003ec8 <_free_r>
 80048ee:	e7e1      	b.n	80048b4 <_realloc_r+0x1e>
 80048f0:	4635      	mov	r5, r6
 80048f2:	e7df      	b.n	80048b4 <_realloc_r+0x1e>

080048f4 <__sfputc_r>:
 80048f4:	6893      	ldr	r3, [r2, #8]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	b410      	push	{r4}
 80048fc:	6093      	str	r3, [r2, #8]
 80048fe:	da08      	bge.n	8004912 <__sfputc_r+0x1e>
 8004900:	6994      	ldr	r4, [r2, #24]
 8004902:	42a3      	cmp	r3, r4
 8004904:	db01      	blt.n	800490a <__sfputc_r+0x16>
 8004906:	290a      	cmp	r1, #10
 8004908:	d103      	bne.n	8004912 <__sfputc_r+0x1e>
 800490a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800490e:	f000 b935 	b.w	8004b7c <__swbuf_r>
 8004912:	6813      	ldr	r3, [r2, #0]
 8004914:	1c58      	adds	r0, r3, #1
 8004916:	6010      	str	r0, [r2, #0]
 8004918:	7019      	strb	r1, [r3, #0]
 800491a:	4608      	mov	r0, r1
 800491c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004920:	4770      	bx	lr

08004922 <__sfputs_r>:
 8004922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004924:	4606      	mov	r6, r0
 8004926:	460f      	mov	r7, r1
 8004928:	4614      	mov	r4, r2
 800492a:	18d5      	adds	r5, r2, r3
 800492c:	42ac      	cmp	r4, r5
 800492e:	d101      	bne.n	8004934 <__sfputs_r+0x12>
 8004930:	2000      	movs	r0, #0
 8004932:	e007      	b.n	8004944 <__sfputs_r+0x22>
 8004934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004938:	463a      	mov	r2, r7
 800493a:	4630      	mov	r0, r6
 800493c:	f7ff ffda 	bl	80048f4 <__sfputc_r>
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d1f3      	bne.n	800492c <__sfputs_r+0xa>
 8004944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004948 <_vfiprintf_r>:
 8004948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800494c:	460d      	mov	r5, r1
 800494e:	b09d      	sub	sp, #116	; 0x74
 8004950:	4614      	mov	r4, r2
 8004952:	4698      	mov	r8, r3
 8004954:	4606      	mov	r6, r0
 8004956:	b118      	cbz	r0, 8004960 <_vfiprintf_r+0x18>
 8004958:	6a03      	ldr	r3, [r0, #32]
 800495a:	b90b      	cbnz	r3, 8004960 <_vfiprintf_r+0x18>
 800495c:	f7ff f980 	bl	8003c60 <__sinit>
 8004960:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004962:	07d9      	lsls	r1, r3, #31
 8004964:	d405      	bmi.n	8004972 <_vfiprintf_r+0x2a>
 8004966:	89ab      	ldrh	r3, [r5, #12]
 8004968:	059a      	lsls	r2, r3, #22
 800496a:	d402      	bmi.n	8004972 <_vfiprintf_r+0x2a>
 800496c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800496e:	f7ff fa8a 	bl	8003e86 <__retarget_lock_acquire_recursive>
 8004972:	89ab      	ldrh	r3, [r5, #12]
 8004974:	071b      	lsls	r3, r3, #28
 8004976:	d501      	bpl.n	800497c <_vfiprintf_r+0x34>
 8004978:	692b      	ldr	r3, [r5, #16]
 800497a:	b99b      	cbnz	r3, 80049a4 <_vfiprintf_r+0x5c>
 800497c:	4629      	mov	r1, r5
 800497e:	4630      	mov	r0, r6
 8004980:	f000 f93a 	bl	8004bf8 <__swsetup_r>
 8004984:	b170      	cbz	r0, 80049a4 <_vfiprintf_r+0x5c>
 8004986:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004988:	07dc      	lsls	r4, r3, #31
 800498a:	d504      	bpl.n	8004996 <_vfiprintf_r+0x4e>
 800498c:	f04f 30ff 	mov.w	r0, #4294967295
 8004990:	b01d      	add	sp, #116	; 0x74
 8004992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004996:	89ab      	ldrh	r3, [r5, #12]
 8004998:	0598      	lsls	r0, r3, #22
 800499a:	d4f7      	bmi.n	800498c <_vfiprintf_r+0x44>
 800499c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800499e:	f7ff fa73 	bl	8003e88 <__retarget_lock_release_recursive>
 80049a2:	e7f3      	b.n	800498c <_vfiprintf_r+0x44>
 80049a4:	2300      	movs	r3, #0
 80049a6:	9309      	str	r3, [sp, #36]	; 0x24
 80049a8:	2320      	movs	r3, #32
 80049aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80049b2:	2330      	movs	r3, #48	; 0x30
 80049b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004b68 <_vfiprintf_r+0x220>
 80049b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049bc:	f04f 0901 	mov.w	r9, #1
 80049c0:	4623      	mov	r3, r4
 80049c2:	469a      	mov	sl, r3
 80049c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049c8:	b10a      	cbz	r2, 80049ce <_vfiprintf_r+0x86>
 80049ca:	2a25      	cmp	r2, #37	; 0x25
 80049cc:	d1f9      	bne.n	80049c2 <_vfiprintf_r+0x7a>
 80049ce:	ebba 0b04 	subs.w	fp, sl, r4
 80049d2:	d00b      	beq.n	80049ec <_vfiprintf_r+0xa4>
 80049d4:	465b      	mov	r3, fp
 80049d6:	4622      	mov	r2, r4
 80049d8:	4629      	mov	r1, r5
 80049da:	4630      	mov	r0, r6
 80049dc:	f7ff ffa1 	bl	8004922 <__sfputs_r>
 80049e0:	3001      	adds	r0, #1
 80049e2:	f000 80a9 	beq.w	8004b38 <_vfiprintf_r+0x1f0>
 80049e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049e8:	445a      	add	r2, fp
 80049ea:	9209      	str	r2, [sp, #36]	; 0x24
 80049ec:	f89a 3000 	ldrb.w	r3, [sl]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 80a1 	beq.w	8004b38 <_vfiprintf_r+0x1f0>
 80049f6:	2300      	movs	r3, #0
 80049f8:	f04f 32ff 	mov.w	r2, #4294967295
 80049fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a00:	f10a 0a01 	add.w	sl, sl, #1
 8004a04:	9304      	str	r3, [sp, #16]
 8004a06:	9307      	str	r3, [sp, #28]
 8004a08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a0c:	931a      	str	r3, [sp, #104]	; 0x68
 8004a0e:	4654      	mov	r4, sl
 8004a10:	2205      	movs	r2, #5
 8004a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a16:	4854      	ldr	r0, [pc, #336]	; (8004b68 <_vfiprintf_r+0x220>)
 8004a18:	f7fb fbea 	bl	80001f0 <memchr>
 8004a1c:	9a04      	ldr	r2, [sp, #16]
 8004a1e:	b9d8      	cbnz	r0, 8004a58 <_vfiprintf_r+0x110>
 8004a20:	06d1      	lsls	r1, r2, #27
 8004a22:	bf44      	itt	mi
 8004a24:	2320      	movmi	r3, #32
 8004a26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a2a:	0713      	lsls	r3, r2, #28
 8004a2c:	bf44      	itt	mi
 8004a2e:	232b      	movmi	r3, #43	; 0x2b
 8004a30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a34:	f89a 3000 	ldrb.w	r3, [sl]
 8004a38:	2b2a      	cmp	r3, #42	; 0x2a
 8004a3a:	d015      	beq.n	8004a68 <_vfiprintf_r+0x120>
 8004a3c:	9a07      	ldr	r2, [sp, #28]
 8004a3e:	4654      	mov	r4, sl
 8004a40:	2000      	movs	r0, #0
 8004a42:	f04f 0c0a 	mov.w	ip, #10
 8004a46:	4621      	mov	r1, r4
 8004a48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a4c:	3b30      	subs	r3, #48	; 0x30
 8004a4e:	2b09      	cmp	r3, #9
 8004a50:	d94d      	bls.n	8004aee <_vfiprintf_r+0x1a6>
 8004a52:	b1b0      	cbz	r0, 8004a82 <_vfiprintf_r+0x13a>
 8004a54:	9207      	str	r2, [sp, #28]
 8004a56:	e014      	b.n	8004a82 <_vfiprintf_r+0x13a>
 8004a58:	eba0 0308 	sub.w	r3, r0, r8
 8004a5c:	fa09 f303 	lsl.w	r3, r9, r3
 8004a60:	4313      	orrs	r3, r2
 8004a62:	9304      	str	r3, [sp, #16]
 8004a64:	46a2      	mov	sl, r4
 8004a66:	e7d2      	b.n	8004a0e <_vfiprintf_r+0xc6>
 8004a68:	9b03      	ldr	r3, [sp, #12]
 8004a6a:	1d19      	adds	r1, r3, #4
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	9103      	str	r1, [sp, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	bfbb      	ittet	lt
 8004a74:	425b      	neglt	r3, r3
 8004a76:	f042 0202 	orrlt.w	r2, r2, #2
 8004a7a:	9307      	strge	r3, [sp, #28]
 8004a7c:	9307      	strlt	r3, [sp, #28]
 8004a7e:	bfb8      	it	lt
 8004a80:	9204      	strlt	r2, [sp, #16]
 8004a82:	7823      	ldrb	r3, [r4, #0]
 8004a84:	2b2e      	cmp	r3, #46	; 0x2e
 8004a86:	d10c      	bne.n	8004aa2 <_vfiprintf_r+0x15a>
 8004a88:	7863      	ldrb	r3, [r4, #1]
 8004a8a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a8c:	d134      	bne.n	8004af8 <_vfiprintf_r+0x1b0>
 8004a8e:	9b03      	ldr	r3, [sp, #12]
 8004a90:	1d1a      	adds	r2, r3, #4
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	9203      	str	r2, [sp, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bfb8      	it	lt
 8004a9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a9e:	3402      	adds	r4, #2
 8004aa0:	9305      	str	r3, [sp, #20]
 8004aa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004b78 <_vfiprintf_r+0x230>
 8004aa6:	7821      	ldrb	r1, [r4, #0]
 8004aa8:	2203      	movs	r2, #3
 8004aaa:	4650      	mov	r0, sl
 8004aac:	f7fb fba0 	bl	80001f0 <memchr>
 8004ab0:	b138      	cbz	r0, 8004ac2 <_vfiprintf_r+0x17a>
 8004ab2:	9b04      	ldr	r3, [sp, #16]
 8004ab4:	eba0 000a 	sub.w	r0, r0, sl
 8004ab8:	2240      	movs	r2, #64	; 0x40
 8004aba:	4082      	lsls	r2, r0
 8004abc:	4313      	orrs	r3, r2
 8004abe:	3401      	adds	r4, #1
 8004ac0:	9304      	str	r3, [sp, #16]
 8004ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ac6:	4829      	ldr	r0, [pc, #164]	; (8004b6c <_vfiprintf_r+0x224>)
 8004ac8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004acc:	2206      	movs	r2, #6
 8004ace:	f7fb fb8f 	bl	80001f0 <memchr>
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d03f      	beq.n	8004b56 <_vfiprintf_r+0x20e>
 8004ad6:	4b26      	ldr	r3, [pc, #152]	; (8004b70 <_vfiprintf_r+0x228>)
 8004ad8:	bb1b      	cbnz	r3, 8004b22 <_vfiprintf_r+0x1da>
 8004ada:	9b03      	ldr	r3, [sp, #12]
 8004adc:	3307      	adds	r3, #7
 8004ade:	f023 0307 	bic.w	r3, r3, #7
 8004ae2:	3308      	adds	r3, #8
 8004ae4:	9303      	str	r3, [sp, #12]
 8004ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ae8:	443b      	add	r3, r7
 8004aea:	9309      	str	r3, [sp, #36]	; 0x24
 8004aec:	e768      	b.n	80049c0 <_vfiprintf_r+0x78>
 8004aee:	fb0c 3202 	mla	r2, ip, r2, r3
 8004af2:	460c      	mov	r4, r1
 8004af4:	2001      	movs	r0, #1
 8004af6:	e7a6      	b.n	8004a46 <_vfiprintf_r+0xfe>
 8004af8:	2300      	movs	r3, #0
 8004afa:	3401      	adds	r4, #1
 8004afc:	9305      	str	r3, [sp, #20]
 8004afe:	4619      	mov	r1, r3
 8004b00:	f04f 0c0a 	mov.w	ip, #10
 8004b04:	4620      	mov	r0, r4
 8004b06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b0a:	3a30      	subs	r2, #48	; 0x30
 8004b0c:	2a09      	cmp	r2, #9
 8004b0e:	d903      	bls.n	8004b18 <_vfiprintf_r+0x1d0>
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0c6      	beq.n	8004aa2 <_vfiprintf_r+0x15a>
 8004b14:	9105      	str	r1, [sp, #20]
 8004b16:	e7c4      	b.n	8004aa2 <_vfiprintf_r+0x15a>
 8004b18:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b1c:	4604      	mov	r4, r0
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e7f0      	b.n	8004b04 <_vfiprintf_r+0x1bc>
 8004b22:	ab03      	add	r3, sp, #12
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	462a      	mov	r2, r5
 8004b28:	4b12      	ldr	r3, [pc, #72]	; (8004b74 <_vfiprintf_r+0x22c>)
 8004b2a:	a904      	add	r1, sp, #16
 8004b2c:	4630      	mov	r0, r6
 8004b2e:	f3af 8000 	nop.w
 8004b32:	4607      	mov	r7, r0
 8004b34:	1c78      	adds	r0, r7, #1
 8004b36:	d1d6      	bne.n	8004ae6 <_vfiprintf_r+0x19e>
 8004b38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b3a:	07d9      	lsls	r1, r3, #31
 8004b3c:	d405      	bmi.n	8004b4a <_vfiprintf_r+0x202>
 8004b3e:	89ab      	ldrh	r3, [r5, #12]
 8004b40:	059a      	lsls	r2, r3, #22
 8004b42:	d402      	bmi.n	8004b4a <_vfiprintf_r+0x202>
 8004b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b46:	f7ff f99f 	bl	8003e88 <__retarget_lock_release_recursive>
 8004b4a:	89ab      	ldrh	r3, [r5, #12]
 8004b4c:	065b      	lsls	r3, r3, #25
 8004b4e:	f53f af1d 	bmi.w	800498c <_vfiprintf_r+0x44>
 8004b52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b54:	e71c      	b.n	8004990 <_vfiprintf_r+0x48>
 8004b56:	ab03      	add	r3, sp, #12
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	462a      	mov	r2, r5
 8004b5c:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <_vfiprintf_r+0x22c>)
 8004b5e:	a904      	add	r1, sp, #16
 8004b60:	4630      	mov	r0, r6
 8004b62:	f7ff fc77 	bl	8004454 <_printf_i>
 8004b66:	e7e4      	b.n	8004b32 <_vfiprintf_r+0x1ea>
 8004b68:	08004fd3 	.word	0x08004fd3
 8004b6c:	08004fdd 	.word	0x08004fdd
 8004b70:	00000000 	.word	0x00000000
 8004b74:	08004923 	.word	0x08004923
 8004b78:	08004fd9 	.word	0x08004fd9

08004b7c <__swbuf_r>:
 8004b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b7e:	460e      	mov	r6, r1
 8004b80:	4614      	mov	r4, r2
 8004b82:	4605      	mov	r5, r0
 8004b84:	b118      	cbz	r0, 8004b8e <__swbuf_r+0x12>
 8004b86:	6a03      	ldr	r3, [r0, #32]
 8004b88:	b90b      	cbnz	r3, 8004b8e <__swbuf_r+0x12>
 8004b8a:	f7ff f869 	bl	8003c60 <__sinit>
 8004b8e:	69a3      	ldr	r3, [r4, #24]
 8004b90:	60a3      	str	r3, [r4, #8]
 8004b92:	89a3      	ldrh	r3, [r4, #12]
 8004b94:	071a      	lsls	r2, r3, #28
 8004b96:	d525      	bpl.n	8004be4 <__swbuf_r+0x68>
 8004b98:	6923      	ldr	r3, [r4, #16]
 8004b9a:	b31b      	cbz	r3, 8004be4 <__swbuf_r+0x68>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	6922      	ldr	r2, [r4, #16]
 8004ba0:	1a98      	subs	r0, r3, r2
 8004ba2:	6963      	ldr	r3, [r4, #20]
 8004ba4:	b2f6      	uxtb	r6, r6
 8004ba6:	4283      	cmp	r3, r0
 8004ba8:	4637      	mov	r7, r6
 8004baa:	dc04      	bgt.n	8004bb6 <__swbuf_r+0x3a>
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff fdf8 	bl	80047a4 <_fflush_r>
 8004bb4:	b9e0      	cbnz	r0, 8004bf0 <__swbuf_r+0x74>
 8004bb6:	68a3      	ldr	r3, [r4, #8]
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	60a3      	str	r3, [r4, #8]
 8004bbc:	6823      	ldr	r3, [r4, #0]
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	6022      	str	r2, [r4, #0]
 8004bc2:	701e      	strb	r6, [r3, #0]
 8004bc4:	6962      	ldr	r2, [r4, #20]
 8004bc6:	1c43      	adds	r3, r0, #1
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d004      	beq.n	8004bd6 <__swbuf_r+0x5a>
 8004bcc:	89a3      	ldrh	r3, [r4, #12]
 8004bce:	07db      	lsls	r3, r3, #31
 8004bd0:	d506      	bpl.n	8004be0 <__swbuf_r+0x64>
 8004bd2:	2e0a      	cmp	r6, #10
 8004bd4:	d104      	bne.n	8004be0 <__swbuf_r+0x64>
 8004bd6:	4621      	mov	r1, r4
 8004bd8:	4628      	mov	r0, r5
 8004bda:	f7ff fde3 	bl	80047a4 <_fflush_r>
 8004bde:	b938      	cbnz	r0, 8004bf0 <__swbuf_r+0x74>
 8004be0:	4638      	mov	r0, r7
 8004be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004be4:	4621      	mov	r1, r4
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 f806 	bl	8004bf8 <__swsetup_r>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	d0d5      	beq.n	8004b9c <__swbuf_r+0x20>
 8004bf0:	f04f 37ff 	mov.w	r7, #4294967295
 8004bf4:	e7f4      	b.n	8004be0 <__swbuf_r+0x64>
	...

08004bf8 <__swsetup_r>:
 8004bf8:	b538      	push	{r3, r4, r5, lr}
 8004bfa:	4b2a      	ldr	r3, [pc, #168]	; (8004ca4 <__swsetup_r+0xac>)
 8004bfc:	4605      	mov	r5, r0
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	460c      	mov	r4, r1
 8004c02:	b118      	cbz	r0, 8004c0c <__swsetup_r+0x14>
 8004c04:	6a03      	ldr	r3, [r0, #32]
 8004c06:	b90b      	cbnz	r3, 8004c0c <__swsetup_r+0x14>
 8004c08:	f7ff f82a 	bl	8003c60 <__sinit>
 8004c0c:	89a3      	ldrh	r3, [r4, #12]
 8004c0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c12:	0718      	lsls	r0, r3, #28
 8004c14:	d422      	bmi.n	8004c5c <__swsetup_r+0x64>
 8004c16:	06d9      	lsls	r1, r3, #27
 8004c18:	d407      	bmi.n	8004c2a <__swsetup_r+0x32>
 8004c1a:	2309      	movs	r3, #9
 8004c1c:	602b      	str	r3, [r5, #0]
 8004c1e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004c22:	81a3      	strh	r3, [r4, #12]
 8004c24:	f04f 30ff 	mov.w	r0, #4294967295
 8004c28:	e034      	b.n	8004c94 <__swsetup_r+0x9c>
 8004c2a:	0758      	lsls	r0, r3, #29
 8004c2c:	d512      	bpl.n	8004c54 <__swsetup_r+0x5c>
 8004c2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c30:	b141      	cbz	r1, 8004c44 <__swsetup_r+0x4c>
 8004c32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c36:	4299      	cmp	r1, r3
 8004c38:	d002      	beq.n	8004c40 <__swsetup_r+0x48>
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	f7ff f944 	bl	8003ec8 <_free_r>
 8004c40:	2300      	movs	r3, #0
 8004c42:	6363      	str	r3, [r4, #52]	; 0x34
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c4a:	81a3      	strh	r3, [r4, #12]
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	6063      	str	r3, [r4, #4]
 8004c50:	6923      	ldr	r3, [r4, #16]
 8004c52:	6023      	str	r3, [r4, #0]
 8004c54:	89a3      	ldrh	r3, [r4, #12]
 8004c56:	f043 0308 	orr.w	r3, r3, #8
 8004c5a:	81a3      	strh	r3, [r4, #12]
 8004c5c:	6923      	ldr	r3, [r4, #16]
 8004c5e:	b94b      	cbnz	r3, 8004c74 <__swsetup_r+0x7c>
 8004c60:	89a3      	ldrh	r3, [r4, #12]
 8004c62:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c6a:	d003      	beq.n	8004c74 <__swsetup_r+0x7c>
 8004c6c:	4621      	mov	r1, r4
 8004c6e:	4628      	mov	r0, r5
 8004c70:	f000 f88c 	bl	8004d8c <__smakebuf_r>
 8004c74:	89a0      	ldrh	r0, [r4, #12]
 8004c76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c7a:	f010 0301 	ands.w	r3, r0, #1
 8004c7e:	d00a      	beq.n	8004c96 <__swsetup_r+0x9e>
 8004c80:	2300      	movs	r3, #0
 8004c82:	60a3      	str	r3, [r4, #8]
 8004c84:	6963      	ldr	r3, [r4, #20]
 8004c86:	425b      	negs	r3, r3
 8004c88:	61a3      	str	r3, [r4, #24]
 8004c8a:	6923      	ldr	r3, [r4, #16]
 8004c8c:	b943      	cbnz	r3, 8004ca0 <__swsetup_r+0xa8>
 8004c8e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c92:	d1c4      	bne.n	8004c1e <__swsetup_r+0x26>
 8004c94:	bd38      	pop	{r3, r4, r5, pc}
 8004c96:	0781      	lsls	r1, r0, #30
 8004c98:	bf58      	it	pl
 8004c9a:	6963      	ldrpl	r3, [r4, #20]
 8004c9c:	60a3      	str	r3, [r4, #8]
 8004c9e:	e7f4      	b.n	8004c8a <__swsetup_r+0x92>
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	e7f7      	b.n	8004c94 <__swsetup_r+0x9c>
 8004ca4:	20000064 	.word	0x20000064

08004ca8 <_raise_r>:
 8004ca8:	291f      	cmp	r1, #31
 8004caa:	b538      	push	{r3, r4, r5, lr}
 8004cac:	4604      	mov	r4, r0
 8004cae:	460d      	mov	r5, r1
 8004cb0:	d904      	bls.n	8004cbc <_raise_r+0x14>
 8004cb2:	2316      	movs	r3, #22
 8004cb4:	6003      	str	r3, [r0, #0]
 8004cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cba:	bd38      	pop	{r3, r4, r5, pc}
 8004cbc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004cbe:	b112      	cbz	r2, 8004cc6 <_raise_r+0x1e>
 8004cc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004cc4:	b94b      	cbnz	r3, 8004cda <_raise_r+0x32>
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f000 f830 	bl	8004d2c <_getpid_r>
 8004ccc:	462a      	mov	r2, r5
 8004cce:	4601      	mov	r1, r0
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cd6:	f000 b817 	b.w	8004d08 <_kill_r>
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d00a      	beq.n	8004cf4 <_raise_r+0x4c>
 8004cde:	1c59      	adds	r1, r3, #1
 8004ce0:	d103      	bne.n	8004cea <_raise_r+0x42>
 8004ce2:	2316      	movs	r3, #22
 8004ce4:	6003      	str	r3, [r0, #0]
 8004ce6:	2001      	movs	r0, #1
 8004ce8:	e7e7      	b.n	8004cba <_raise_r+0x12>
 8004cea:	2400      	movs	r4, #0
 8004cec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	4798      	blx	r3
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	e7e0      	b.n	8004cba <_raise_r+0x12>

08004cf8 <raise>:
 8004cf8:	4b02      	ldr	r3, [pc, #8]	; (8004d04 <raise+0xc>)
 8004cfa:	4601      	mov	r1, r0
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	f7ff bfd3 	b.w	8004ca8 <_raise_r>
 8004d02:	bf00      	nop
 8004d04:	20000064 	.word	0x20000064

08004d08 <_kill_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	; (8004d28 <_kill_r+0x20>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	f7fc fbdb 	bl	80014d0 <_kill>
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d102      	bne.n	8004d24 <_kill_r+0x1c>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b103      	cbz	r3, 8004d24 <_kill_r+0x1c>
 8004d22:	6023      	str	r3, [r4, #0]
 8004d24:	bd38      	pop	{r3, r4, r5, pc}
 8004d26:	bf00      	nop
 8004d28:	200002dc 	.word	0x200002dc

08004d2c <_getpid_r>:
 8004d2c:	f7fc bbc8 	b.w	80014c0 <_getpid>

08004d30 <_malloc_usable_size_r>:
 8004d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d34:	1f18      	subs	r0, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	bfbc      	itt	lt
 8004d3a:	580b      	ldrlt	r3, [r1, r0]
 8004d3c:	18c0      	addlt	r0, r0, r3
 8004d3e:	4770      	bx	lr

08004d40 <__swhatbuf_r>:
 8004d40:	b570      	push	{r4, r5, r6, lr}
 8004d42:	460c      	mov	r4, r1
 8004d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d48:	2900      	cmp	r1, #0
 8004d4a:	b096      	sub	sp, #88	; 0x58
 8004d4c:	4615      	mov	r5, r2
 8004d4e:	461e      	mov	r6, r3
 8004d50:	da0d      	bge.n	8004d6e <__swhatbuf_r+0x2e>
 8004d52:	89a3      	ldrh	r3, [r4, #12]
 8004d54:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004d58:	f04f 0100 	mov.w	r1, #0
 8004d5c:	bf0c      	ite	eq
 8004d5e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004d62:	2340      	movne	r3, #64	; 0x40
 8004d64:	2000      	movs	r0, #0
 8004d66:	6031      	str	r1, [r6, #0]
 8004d68:	602b      	str	r3, [r5, #0]
 8004d6a:	b016      	add	sp, #88	; 0x58
 8004d6c:	bd70      	pop	{r4, r5, r6, pc}
 8004d6e:	466a      	mov	r2, sp
 8004d70:	f000 f848 	bl	8004e04 <_fstat_r>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	dbec      	blt.n	8004d52 <__swhatbuf_r+0x12>
 8004d78:	9901      	ldr	r1, [sp, #4]
 8004d7a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004d7e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004d82:	4259      	negs	r1, r3
 8004d84:	4159      	adcs	r1, r3
 8004d86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d8a:	e7eb      	b.n	8004d64 <__swhatbuf_r+0x24>

08004d8c <__smakebuf_r>:
 8004d8c:	898b      	ldrh	r3, [r1, #12]
 8004d8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004d90:	079d      	lsls	r5, r3, #30
 8004d92:	4606      	mov	r6, r0
 8004d94:	460c      	mov	r4, r1
 8004d96:	d507      	bpl.n	8004da8 <__smakebuf_r+0x1c>
 8004d98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004d9c:	6023      	str	r3, [r4, #0]
 8004d9e:	6123      	str	r3, [r4, #16]
 8004da0:	2301      	movs	r3, #1
 8004da2:	6163      	str	r3, [r4, #20]
 8004da4:	b002      	add	sp, #8
 8004da6:	bd70      	pop	{r4, r5, r6, pc}
 8004da8:	ab01      	add	r3, sp, #4
 8004daa:	466a      	mov	r2, sp
 8004dac:	f7ff ffc8 	bl	8004d40 <__swhatbuf_r>
 8004db0:	9900      	ldr	r1, [sp, #0]
 8004db2:	4605      	mov	r5, r0
 8004db4:	4630      	mov	r0, r6
 8004db6:	f7ff f8fb 	bl	8003fb0 <_malloc_r>
 8004dba:	b948      	cbnz	r0, 8004dd0 <__smakebuf_r+0x44>
 8004dbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc0:	059a      	lsls	r2, r3, #22
 8004dc2:	d4ef      	bmi.n	8004da4 <__smakebuf_r+0x18>
 8004dc4:	f023 0303 	bic.w	r3, r3, #3
 8004dc8:	f043 0302 	orr.w	r3, r3, #2
 8004dcc:	81a3      	strh	r3, [r4, #12]
 8004dce:	e7e3      	b.n	8004d98 <__smakebuf_r+0xc>
 8004dd0:	89a3      	ldrh	r3, [r4, #12]
 8004dd2:	6020      	str	r0, [r4, #0]
 8004dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dd8:	81a3      	strh	r3, [r4, #12]
 8004dda:	9b00      	ldr	r3, [sp, #0]
 8004ddc:	6163      	str	r3, [r4, #20]
 8004dde:	9b01      	ldr	r3, [sp, #4]
 8004de0:	6120      	str	r0, [r4, #16]
 8004de2:	b15b      	cbz	r3, 8004dfc <__smakebuf_r+0x70>
 8004de4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004de8:	4630      	mov	r0, r6
 8004dea:	f000 f81d 	bl	8004e28 <_isatty_r>
 8004dee:	b128      	cbz	r0, 8004dfc <__smakebuf_r+0x70>
 8004df0:	89a3      	ldrh	r3, [r4, #12]
 8004df2:	f023 0303 	bic.w	r3, r3, #3
 8004df6:	f043 0301 	orr.w	r3, r3, #1
 8004dfa:	81a3      	strh	r3, [r4, #12]
 8004dfc:	89a3      	ldrh	r3, [r4, #12]
 8004dfe:	431d      	orrs	r5, r3
 8004e00:	81a5      	strh	r5, [r4, #12]
 8004e02:	e7cf      	b.n	8004da4 <__smakebuf_r+0x18>

08004e04 <_fstat_r>:
 8004e04:	b538      	push	{r3, r4, r5, lr}
 8004e06:	4d07      	ldr	r5, [pc, #28]	; (8004e24 <_fstat_r+0x20>)
 8004e08:	2300      	movs	r3, #0
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	4608      	mov	r0, r1
 8004e0e:	4611      	mov	r1, r2
 8004e10:	602b      	str	r3, [r5, #0]
 8004e12:	f7fc fbbc 	bl	800158e <_fstat>
 8004e16:	1c43      	adds	r3, r0, #1
 8004e18:	d102      	bne.n	8004e20 <_fstat_r+0x1c>
 8004e1a:	682b      	ldr	r3, [r5, #0]
 8004e1c:	b103      	cbz	r3, 8004e20 <_fstat_r+0x1c>
 8004e1e:	6023      	str	r3, [r4, #0]
 8004e20:	bd38      	pop	{r3, r4, r5, pc}
 8004e22:	bf00      	nop
 8004e24:	200002dc 	.word	0x200002dc

08004e28 <_isatty_r>:
 8004e28:	b538      	push	{r3, r4, r5, lr}
 8004e2a:	4d06      	ldr	r5, [pc, #24]	; (8004e44 <_isatty_r+0x1c>)
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	4604      	mov	r4, r0
 8004e30:	4608      	mov	r0, r1
 8004e32:	602b      	str	r3, [r5, #0]
 8004e34:	f7fc fbbb 	bl	80015ae <_isatty>
 8004e38:	1c43      	adds	r3, r0, #1
 8004e3a:	d102      	bne.n	8004e42 <_isatty_r+0x1a>
 8004e3c:	682b      	ldr	r3, [r5, #0]
 8004e3e:	b103      	cbz	r3, 8004e42 <_isatty_r+0x1a>
 8004e40:	6023      	str	r3, [r4, #0]
 8004e42:	bd38      	pop	{r3, r4, r5, pc}
 8004e44:	200002dc 	.word	0x200002dc

08004e48 <_init>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	bf00      	nop
 8004e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e4e:	bc08      	pop	{r3}
 8004e50:	469e      	mov	lr, r3
 8004e52:	4770      	bx	lr

08004e54 <_fini>:
 8004e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e56:	bf00      	nop
 8004e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e5a:	bc08      	pop	{r3}
 8004e5c:	469e      	mov	lr, r3
 8004e5e:	4770      	bx	lr
