# 5-Stage Pipelined CPU Design
Successfully executed the design implementation of a 5-stage pipelined CPU based on the MIPS instruction set architecture, employing the Xilinx design package for FPGAs and improved CPU performance by implementing various pipelining techniques, including hazard detection, full forwarding, and branch comparison
