\hypertarget{core__cm_instr_8h}{\section{/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/core\-\_\-cm\-Instr.h File Reference}
\label{core__cm_instr_8h}\index{/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/core\-\_\-cm\-Instr.\-h@{/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-Common/\-Libraries/\-C\-M\-S\-I\-S3/\-Include/core\-\_\-cm\-Instr.\-h}}
}


C\-M\-S\-I\-S Cortex-\/\-M Core Instruction Access Header File.  


\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae84a2733711339c5eefeb0d899506b96}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((section(\char`\"{}.rev16\-\_\-text\char`\"{}))) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \-\_\-\-\_\-\-A\-S\-M \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga8f5e0c8697e92da8a7e92732f477941d}{\-\_\-\-\_\-\-R\-E\-V16}(\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{protocol_8h_a4e9aec275e566b978a3ccb4e043d8c61}{value})
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga8e7a866927d3257a82b884ad14dbef4c}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((section(\char`\"{}.revsh\-\_\-text\char`\"{}))) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \-\_\-\-\_\-\-A\-S\-M \hyperlink{group___n_a_m_e_gafd12020da5a235dfcf0c3c748fb5baed}{int32\-\_\-t} \hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gac57c8f1832bf1d42d49d62a56871a78e}{\-\_\-\-\_\-\-R\-E\-V\-S\-H}(\hyperlink{group___n_a_m_e_gafd12020da5a235dfcf0c3c748fb5baed}{int32\-\_\-t} \hyperlink{protocol_8h_a4e9aec275e566b978a3ccb4e043d8c61}{value})
\begin{DoxyCompactList}\small\item\em Reverse byte order in signed short value. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga9d077dccfe96153ce0a1255cd879715c}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((always\-\_\-inline)) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \hyperlink{group___n_a_m_e_ga18028b8badbf1ea7e704ccac3c488e82}{void} \-\_\-\-\_\-\-N\-O\-P(\hyperlink{group___n_a_m_e_ga18028b8badbf1ea7e704ccac3c488e82}{void})
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab9058611fde15cb40f6e7718deef51ad}{return} (op1)
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga07f432095752f64c94d8ad10c23c3f15}{volatile} (\char`\"{}strexb \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga0705cb6b31823e7d40c6e0046a1472aa}{return} (result)
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga174ca03e9899621ed59c211c6168da69}{volatile} (\char`\"{}strexh \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}{volatile} (\char`\"{}strex \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}{op2}
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}{volatile} \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\-\_\-t} $\ast$ \hyperlink{group___c_m_s_i_s___core___instruction_interface_gae5c31572d72f992f107a67f7c4e80d5b}{addr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\-M\-S\-I\-S Cortex-\/\-M Core Instruction Access Header File. \begin{DoxyVersion}{Version}
V3.\-01 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06. March 2012
\end{DoxyDate}
\begin{DoxyNote}{Note}
Copyright (C) 2009-\/2012 A\-R\-M Limited. All rights reserved.
\end{DoxyNote}
\begin{DoxyParagraph}{}
A\-R\-M Limited (A\-R\-M) is supplying this software for use with Cortex-\/\-M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such A\-R\-M based processors.
\end{DoxyParagraph}
\begin{DoxyParagraph}{}
T\-H\-I\-S S\-O\-F\-T\-W\-A\-R\-E I\-S P\-R\-O\-V\-I\-D\-E\-D \char`\"{}\-A\-S I\-S\char`\"{}. N\-O W\-A\-R\-R\-A\-N\-T\-I\-E\-S, W\-H\-E\-T\-H\-E\-R E\-X\-P\-R\-E\-S\-S, I\-M\-P\-L\-I\-E\-D O\-R S\-T\-A\-T\-U\-T\-O\-R\-Y, I\-N\-C\-L\-U\-D\-I\-N\-G, B\-U\-T N\-O\-T L\-I\-M\-I\-T\-E\-D T\-O, I\-M\-P\-L\-I\-E\-D W\-A\-R\-R\-A\-N\-T\-I\-E\-S O\-F M\-E\-R\-C\-H\-A\-N\-T\-A\-B\-I\-L\-I\-T\-Y A\-N\-D F\-I\-T\-N\-E\-S\-S F\-O\-R A P\-A\-R\-T\-I\-C\-U\-L\-A\-R P\-U\-R\-P\-O\-S\-E A\-P\-P\-L\-Y T\-O T\-H\-I\-S S\-O\-F\-T\-W\-A\-R\-E. A\-R\-M S\-H\-A\-L\-L N\-O\-T, I\-N A\-N\-Y C\-I\-R\-C\-U\-M\-S\-T\-A\-N\-C\-E\-S, B\-E L\-I\-A\-B\-L\-E F\-O\-R S\-P\-E\-C\-I\-A\-L, I\-N\-C\-I\-D\-E\-N\-T\-A\-L, O\-R C\-O\-N\-S\-E\-Q\-U\-E\-N\-T\-I\-A\-L D\-A\-M\-A\-G\-E\-S, F\-O\-R A\-N\-Y R\-E\-A\-S\-O\-N W\-H\-A\-T\-S\-O\-E\-V\-E\-R. 
\end{DoxyParagraph}


Definition in file \hyperlink{core__cm_instr_8h_source}{core\-\_\-cm\-Instr.\-h}.

