Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 26 03:16:17 2024
| Host         : DESKTOP-H10KGP3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.508        0.000                      0                  634        0.083        0.000                      0                  634        1.100        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_1       {0.000 2.500}        5.000           200.000         
  CLKFBOUT  {0.000 2.500}        5.000           200.000         
  CLKOUT0   {0.000 6.000}        12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_1                                                                                                                                                           1.100        0.000                       0                     2  
  CLKFBOUT                                                                                                                                                      3.929        0.000                       0                     2  
  CLKOUT0           8.508        0.000                      0                  634        0.083        0.000                      0                  634        5.232        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBOUT                    
(none)        CLKOUT0                     
(none)                      CLKOUT0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_1
  To Clock:  clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16   BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        8.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.440ns (14.540%)  route 2.586ns (85.460%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 20.424 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.719    12.140    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.465    20.424    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[29]/C
                         clock pessimism              0.666    21.090    
                         clock uncertainty           -0.068    21.022    
    SLICE_X42Y142        FDRE (Setup_fdre_C_R)       -0.374    20.648    lcd162_text_inst/r_wait_reg[29]
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.440ns (14.540%)  route 2.586ns (85.460%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 20.424 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.719    12.140    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.465    20.424    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[30]/C
                         clock pessimism              0.666    21.090    
                         clock uncertainty           -0.068    21.022    
    SLICE_X42Y142        FDRE (Setup_fdre_C_R)       -0.374    20.648    lcd162_text_inst/r_wait_reg[30]
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.440ns (14.540%)  route 2.586ns (85.460%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.424ns = ( 20.424 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.719    12.140    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.465    20.424    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y142        FDRE                                         r  lcd162_text_inst/r_wait_reg[31]/C
                         clock pessimism              0.666    21.090    
                         clock uncertainty           -0.068    21.022    
    SLICE_X42Y142        FDRE (Setup_fdre_C_R)       -0.374    20.648    lcd162_text_inst/r_wait_reg[31]
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.440ns (14.962%)  route 2.501ns (85.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 20.423 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.634    12.055    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.464    20.423    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[25]/C
                         clock pessimism              0.691    21.114    
                         clock uncertainty           -0.068    21.046    
    SLICE_X42Y141        FDRE (Setup_fdre_C_R)       -0.374    20.672    lcd162_text_inst/r_wait_reg[25]
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.440ns (14.962%)  route 2.501ns (85.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 20.423 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.634    12.055    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.464    20.423    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[26]/C
                         clock pessimism              0.691    21.114    
                         clock uncertainty           -0.068    21.046    
    SLICE_X42Y141        FDRE (Setup_fdre_C_R)       -0.374    20.672    lcd162_text_inst/r_wait_reg[26]
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.440ns (14.962%)  route 2.501ns (85.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 20.423 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.634    12.055    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.464    20.423    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[27]/C
                         clock pessimism              0.691    21.114    
                         clock uncertainty           -0.068    21.046    
    SLICE_X42Y141        FDRE (Setup_fdre_C_R)       -0.374    20.672    lcd162_text_inst/r_wait_reg[27]
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.617ns  (required time - arrival time)
  Source:                 lcd162_text_inst/r_wait_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_text_inst/r_wait_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.440ns (14.962%)  route 2.501ns (85.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.423ns = ( 20.423 - 12.000 ) 
    Source Clock Delay      (SCD):    9.114ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.602     9.114    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        FDRE (Prop_fdre_C_Q)         0.259     9.373 f  lcd162_text_inst/r_wait_reg[28]/Q
                         net (fo=2, routed)           0.721    10.093    lcd162_text_inst/r_wait[28]
    SLICE_X43Y139        LUT4 (Prop_lut4_I0_O)        0.043    10.136 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_9/O
                         net (fo=1, routed)           0.232    10.368    lcd162_text_inst/FSM_onehot_cur_st[3]_i_9_n_0
    SLICE_X43Y139        LUT5 (Prop_lut5_I4_O)        0.043    10.411 f  lcd162_text_inst/FSM_onehot_cur_st[3]_i_5/O
                         net (fo=1, routed)           0.452    10.863    lcd162_text_inst/FSM_onehot_cur_st[3]_i_5_n_0
    SLICE_X43Y137        LUT4 (Prop_lut4_I2_O)        0.043    10.906 r  lcd162_text_inst/FSM_onehot_cur_st[3]_i_2/O
                         net (fo=3, routed)           0.463    11.369    lcd162_text_inst/FSM_onehot_cur_st[3]_i_2_n_0
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.052    11.421 r  lcd162_text_inst/r_wait[31]_i_1/O
                         net (fo=31, routed)          0.634    12.055    lcd162_text_inst/r_wait[31]_i_1_n_0
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.464    20.423    lcd162_text_inst/CLKOUT0_BUFG
    SLICE_X42Y141        FDRE                                         r  lcd162_text_inst/r_wait_reg[28]/C
                         clock pessimism              0.691    21.114    
                         clock uncertainty           -0.068    21.046    
    SLICE_X42Y141        FDRE (Setup_fdre_C_R)       -0.374    20.672    lcd162_text_inst/r_wait_reg[28]
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  8.617    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 lcd162_st_inst/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_byte_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.437ns (14.592%)  route 2.558ns (85.408%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.418ns = ( 20.418 - 12.000 ) 
    Source Clock Delay      (SCD):    9.109ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.597     9.109    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X38Y131        FDRE                                         r  lcd162_st_inst/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y131        FDRE (Prop_fdre_C_Q)         0.259     9.368 f  lcd162_st_inst/timer_reg[8]/Q
                         net (fo=9, routed)           0.724    10.092    lcd162_st_inst/timer[8]
    SLICE_X38Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.135 f  lcd162_st_inst/ST[3]_i_27/O
                         net (fo=1, routed)           0.549    10.683    lcd162_st_inst/ST[3]_i_27_n_0
    SLICE_X38Y136        LUT5 (Prop_lut5_I2_O)        0.043    10.726 r  lcd162_st_inst/ST[3]_i_8/O
                         net (fo=5, routed)           0.463    11.189    lcd162_st_inst/ST[3]_i_8_n_0
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.043    11.232 r  lcd162_st_inst/LCD_byte_tx[5]_i_3/O
                         net (fo=2, routed)           0.438    11.670    lcd162_st_inst/LCD_byte_tx[5]_i_3_n_0
    SLICE_X40Y131        LUT5 (Prop_lut5_I2_O)        0.049    11.719 r  lcd162_st_inst/LCD_byte_tx[5]_i_1/O
                         net (fo=8, routed)           0.384    12.103    lcd162_st_inst/LCD_byte_tx[5]_i_1_n_0
    SLICE_X42Y133        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.459    20.418    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y133        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[5]/C
                         clock pessimism              0.641    21.059    
                         clock uncertainty           -0.068    20.991    
    SLICE_X42Y133        FDRE (Setup_fdre_C_CE)      -0.267    20.724    lcd162_st_inst/LCD_byte_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 lcd162_st_inst/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_byte_tx_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.431ns (14.543%)  route 2.533ns (85.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 20.417 - 12.000 ) 
    Source Clock Delay      (SCD):    9.109ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.597     9.109    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X38Y131        FDRE                                         r  lcd162_st_inst/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y131        FDRE (Prop_fdre_C_Q)         0.259     9.368 f  lcd162_st_inst/timer_reg[8]/Q
                         net (fo=9, routed)           0.724    10.092    lcd162_st_inst/timer[8]
    SLICE_X38Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.135 f  lcd162_st_inst/ST[3]_i_27/O
                         net (fo=1, routed)           0.549    10.683    lcd162_st_inst/ST[3]_i_27_n_0
    SLICE_X38Y136        LUT5 (Prop_lut5_I2_O)        0.043    10.726 r  lcd162_st_inst/ST[3]_i_8/O
                         net (fo=5, routed)           0.463    11.189    lcd162_st_inst/ST[3]_i_8_n_0
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.043    11.232 r  lcd162_st_inst/LCD_byte_tx[5]_i_3/O
                         net (fo=2, routed)           0.464    11.697    lcd162_st_inst/LCD_byte_tx[5]_i_3_n_0
    SLICE_X42Y131        LUT6 (Prop_lut6_I2_O)        0.043    11.740 r  lcd162_st_inst/LCD_byte_tx[7]_i_1/O
                         net (fo=4, routed)           0.333    12.072    lcd162_st_inst/LCD_byte_tx[7]_i_1_n_0
    SLICE_X42Y132        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.458    20.417    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y132        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[6]/C
                         clock pessimism              0.641    21.058    
                         clock uncertainty           -0.068    20.990    
    SLICE_X42Y132        FDRE (Setup_fdre_C_R)       -0.281    20.709    lcd162_st_inst/LCD_byte_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         20.709    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 lcd162_st_inst/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_byte_tx_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (CLKOUT0 rise@12.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.431ns (14.543%)  route 2.533ns (85.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 20.417 - 12.000 ) 
    Source Clock Delay      (SCD):    9.109ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.597     9.109    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X38Y131        FDRE                                         r  lcd162_st_inst/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y131        FDRE (Prop_fdre_C_Q)         0.259     9.368 f  lcd162_st_inst/timer_reg[8]/Q
                         net (fo=9, routed)           0.724    10.092    lcd162_st_inst/timer[8]
    SLICE_X38Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.135 f  lcd162_st_inst/ST[3]_i_27/O
                         net (fo=1, routed)           0.549    10.683    lcd162_st_inst/ST[3]_i_27_n_0
    SLICE_X38Y136        LUT5 (Prop_lut5_I2_O)        0.043    10.726 r  lcd162_st_inst/ST[3]_i_8/O
                         net (fo=5, routed)           0.463    11.189    lcd162_st_inst/ST[3]_i_8_n_0
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.043    11.232 r  lcd162_st_inst/LCD_byte_tx[5]_i_3/O
                         net (fo=2, routed)           0.464    11.697    lcd162_st_inst/LCD_byte_tx[5]_i_3_n_0
    SLICE_X42Y131        LUT6 (Prop_lut6_I2_O)        0.043    11.740 r  lcd162_st_inst/LCD_byte_tx[7]_i_1/O
                         net (fo=4, routed)           0.333    12.072    lcd162_st_inst/LCD_byte_tx[7]_i_1_n_0
    SLICE_X42Y132        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   12.000    12.000 r  
    E19                                               0.000    12.000 r  clk_1 (IN)
                         net (fo=0)                   0.000    12.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    12.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    14.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    14.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791    16.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344    18.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    18.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.458    20.417    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y132        FDRE                                         r  lcd162_st_inst/LCD_byte_tx_reg[7]/C
                         clock pessimism              0.641    21.058    
                         clock uncertainty           -0.068    20.990    
    SLICE_X42Y132        FDRE (Setup_fdre_C_R)       -0.281    20.709    lcd162_st_inst/LCD_byte_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         20.709    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  8.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMS32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMS32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (43.972%)  route 0.136ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.107     4.169 r  lcd162_st_inst/adr_wr_reg[4]/Q
                         net (fo=15, routed)          0.136     4.305    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD4
    SLICE_X42Y130        RAMS32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMS32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     4.222    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.222    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.136%)  route 0.218ns (64.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.118     4.180 r  lcd162_st_inst/adr_wr_reg[3]/Q
                         net (fo=16, routed)          0.218     4.398    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD3
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     4.300    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lcd162_st_inst/adr_wr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.136%)  route 0.218ns (64.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.711     4.062    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X42Y129        FDRE                                         r  lcd162_st_inst/adr_wr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDRE (Prop_fdre_C_Q)         0.118     4.180 r  lcd162_st_inst/adr_wr_reg[3]/Q
                         net (fo=16, routed)          0.218     4.398    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/ADDRD3
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.932     4.783    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.708     4.075    
    SLICE_X42Y130        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     4.300    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.398    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         12.000      10.592     BUFGCTRL_X0Y0    CLKOUT0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         12.000      10.929     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X41Y131    lcd162_st_inst/D_full_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X41Y131    lcd162_st_inst/D_full_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X40Y131    lcd162_st_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X40Y131    lcd162_st_inst/D_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X34Y131    lcd162_st_inst/E_timer_reg[0]/C
Min Period        n/a     FDSE/C              n/a            0.750         12.000      11.250     SLICE_X35Y131    lcd162_st_inst/E_timer_reg[6]/C
Min Period        n/a     FDSE/C              n/a            0.750         12.000      11.250     SLICE_X35Y131    lcd162_st_inst/E_timer_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         12.000      11.250     SLICE_X41Y130    lcd162_st_inst/LCD_byte_tx_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.000      201.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.000       5.232      SLICE_X42Y130    lcd162_st_inst/LCD_DATA_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOUT
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  clk_1 (IN)
                         net (fo=0)                   0.000     2.500    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 f  BUFG_inst/O
                         net (fo=1, routed)           1.952     7.365    out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     7.442 f  MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.012     7.454    CLKFBOUT
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     2.197    CLKFBOUT
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 2.324ns (39.284%)  route 3.592ns (60.716%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.539     9.051    uut_f/CLKOUT0_BUFG
    SLICE_X45Y134        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.223     9.274 r  uut_f/FSM_onehot_state_on_leds_reg[4]/Q
                         net (fo=11, routed)          0.466     9.740    uut_f/Q[2]
    SLICE_X46Y132        LUT4 (Prop_lut4_I1_O)        0.043     9.783 r  uut_f/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.126    12.908    leds_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    14.966 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.966    leds[4]
    AR35                                                              r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_c/cnt_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.304ns  (logic 2.749ns (51.834%)  route 2.555ns (48.166%))
  Logic Levels:           5  (LUT2=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.538     9.050    uut_c/CLKOUT0_BUFG
    SLICE_X46Y133        FDRE                                         r  uut_c/cnt_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.259     9.309 r  uut_c/cnt_2_reg[0]/Q
                         net (fo=9, routed)           0.614     9.923    uut/Q[0]
    SLICE_X47Y133        LUT2 (Prop_lut2_I0_O)        0.043     9.966 r  uut/LUT2_inst/O
                         net (fo=1, routed)           0.150    10.116    uut/O_LUT2
    SLICE_X47Y133        LUT2 (Prop_lut2_I0_O)        0.048    10.164 r  uut/LUT3_inst/O
                         net (fo=1, routed)           0.360    10.524    uut/O_LUT3
    SLICE_X47Y133        LUT2 (Prop_lut2_I0_O)        0.140    10.664 r  uut/LUT4_inst/O
                         net (fo=1, routed)           0.232    10.896    uut_f/temp1_1
    SLICE_X47Y133        LUT4 (Prop_lut4_I3_O)        0.135    11.031 r  uut_f/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.198    12.230    leds_OBUF[6]
    AP42                 OBUF (Prop_obuf_I_O)         2.124    14.354 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.354    leds[6]
    AP42                                                              r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_c/cnt_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.720ns  (logic 2.616ns (55.422%)  route 2.104ns (44.578%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.538     9.050    uut_c/CLKOUT0_BUFG
    SLICE_X46Y133        FDRE                                         r  uut_c/cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.236     9.286 r  uut_c/cnt_2_reg[3]/Q
                         net (fo=10, routed)          0.557     9.843    uut_c/Q[3]
    SLICE_X46Y132        LUT5 (Prop_lut5_I1_O)        0.134     9.977 r  uut_c/text_buf[8][0]_i_1/O
                         net (fo=2, routed)           0.250    10.227    uut_f/temp1_0
    SLICE_X46Y132        LUT6 (Prop_lut6_I5_O)        0.134    10.361 r  uut_f/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.297    11.658    leds_OBUF[5]
    AP41                 OBUF (Prop_obuf_I_O)         2.112    13.770 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.770    leds[5]
    AP41                                                              r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.630ns  (logic 2.498ns (53.952%)  route 2.132ns (46.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.538     9.050    uut_f/CLKOUT0_BUFG
    SLICE_X45Y133        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.223     9.273 r  uut_f/FSM_onehot_state_on_leds_reg[2]/Q
                         net (fo=11, routed)          0.718     9.991    uut_f/Q[0]
    SLICE_X47Y133        LUT4 (Prop_lut4_I2_O)        0.051    10.042 r  uut_f/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.414    11.456    leds_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.224    13.679 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.679    leds[7]
    AU39                                                              r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 2.485ns (54.512%)  route 2.074ns (45.488%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.539     9.051    uut_f/CLKOUT0_BUFG
    SLICE_X45Y134        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.223     9.274 r  uut_f/FSM_onehot_state_on_leds_reg[0]/Q
                         net (fo=10, routed)          0.637     9.910    uut_f/state_on_leds[0]
    SLICE_X47Y133        LUT4 (Prop_lut4_I0_O)        0.054     9.964 r  uut_f/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.437    11.402    leds_OBUF[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.208    13.610 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.610    leds[3]
    AT37                                                              r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.412ns  (logic 2.371ns (53.750%)  route 2.040ns (46.250%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.539     9.051    uut_f/CLKOUT0_BUFG
    SLICE_X45Y134        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.223     9.274 r  uut_f/FSM_onehot_state_on_leds_reg[0]/Q
                         net (fo=10, routed)          0.631     9.904    uut_f/state_on_leds[0]
    SLICE_X47Y133        LUT4 (Prop_lut4_I2_O)        0.043     9.947 r  uut_f/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.410    11.357    leds_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.105    13.462 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.462    leds[2]
    AR37                                                              r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_c/cnt_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.389ns  (logic 2.392ns (54.493%)  route 1.997ns (45.507%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.538     9.050    uut_c/CLKOUT0_BUFG
    SLICE_X46Y133        FDRE                                         r  uut_c/cnt_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.259     9.309 r  uut_c/cnt_2_reg[0]/Q
                         net (fo=9, routed)           0.518     9.827    uut_f/leds[4][0]
    SLICE_X46Y133        LUT5 (Prop_lut5_I4_O)        0.043     9.870 r  uut_f/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.479    11.349    leds_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090    13.438 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.438    leds[0]
    AM39                                                              r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 choice_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.285ns  (logic 2.403ns (56.080%)  route 1.882ns (43.920%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.540     9.052    CLKOUT0_BUFG
    SLICE_X46Y135        FDRE                                         r  choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE (Prop_fdre_C_Q)         0.259     9.311 r  choice_reg/Q
                         net (fo=9, routed)           0.490     9.801    uut_f/choice
    SLICE_X46Y133        LUT6 (Prop_lut6_I4_O)        0.043     9.844 r  uut_f/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.392    11.236    leds_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101    13.336 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.336    leds[1]
    AN39                                                              r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_DB5_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.155ns  (logic 2.426ns (58.391%)  route 1.729ns (41.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.595     9.107    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X40Y131        FDRE                                         r  lcd162_st_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.236     9.343 r  lcd162_st_inst/D_reg[1]/Q
                         net (fo=1, routed)           1.729    11.071    LCD_DB5_LS_OBUF
    AR38                 OBUF (Prop_obuf_I_O)         2.190    13.261 r  LCD_DB5_LS_OBUF_inst/O
                         net (fo=0)                   0.000    13.261    LCD_DB5_LS
    AR38                                                              r  LCD_DB5_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_DB6_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 2.371ns (57.806%)  route 1.730ns (42.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     2.820    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  BUFG_inst/O
                         net (fo=1, routed)           1.952     4.865    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.942 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.477     7.419    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.512 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.595     9.107    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X40Y131        FDRE                                         r  lcd162_st_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.259     9.366 r  lcd162_st_inst/D_reg[2]/Q
                         net (fo=1, routed)           1.730    11.096    LCD_DB6_LS_OBUF
    AR39                 OBUF (Prop_obuf_I_O)         2.112    13.208 r  LCD_DB6_LS_OBUF_inst/O
                         net (fo=0)                   0.000    13.208    LCD_DB6_LS
    AR39                                                              r  LCD_DB6_LS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 choice_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.362ns (69.808%)  route 0.589ns (30.192%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.685     4.036    CLKOUT0_BUFG
    SLICE_X46Y135        FDRE                                         r  choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE (Prop_fdre_C_Q)         0.118     4.154 r  choice_reg/Q
                         net (fo=9, routed)           0.157     4.311    uut_f/choice
    SLICE_X47Y133        LUT4 (Prop_lut4_I2_O)        0.028     4.339 r  uut_f/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.432     4.771    leds_OBUF[6]
    AP42                 OBUF (Prop_obuf_I_O)         1.216     5.987 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.987    leds[6]
    AP42                                                              r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_DB4_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.344ns (69.580%)  route 0.588ns (30.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.715     4.066    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X40Y131        FDRE                                         r  lcd162_st_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.118     4.184 r  lcd162_st_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.588     4.772    LCD_DB4_LS_OBUF
    AT42                 OBUF (Prop_obuf_I_O)         1.226     5.998 r  LCD_DB4_LS_OBUF_inst/O
                         net (fo=0)                   0.000     5.998    LCD_DB4_LS
    AT42                                                              r  LCD_DB4_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/RS_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_RS_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.305ns (66.082%)  route 0.670ns (33.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.717     4.068    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X41Y133        FDRE                                         r  lcd162_st_inst/RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.100     4.168 r  lcd162_st_inst/RS_reg/Q
                         net (fo=1, routed)           0.670     4.838    LCD_RS_LS_OBUF
    AN41                 OBUF (Prop_obuf_I_O)         1.205     6.043 r  LCD_RS_LS_OBUF_inst/O
                         net (fo=0)                   0.000     6.043    LCD_RS_LS
    AN41                                                              r  LCD_RS_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 choice_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.350ns (66.805%)  route 0.671ns (33.195%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.685     4.036    CLKOUT0_BUFG
    SLICE_X46Y135        FDRE                                         r  choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE (Prop_fdre_C_Q)         0.118     4.154 r  choice_reg/Q
                         net (fo=9, routed)           0.183     4.337    uut_f/choice
    SLICE_X46Y132        LUT6 (Prop_lut6_I4_O)        0.028     4.365 r  uut_f/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.488     4.853    leds_OBUF[5]
    AP41                 OBUF (Prop_obuf_I_O)         1.204     6.057 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.057    leds[5]
    AP41                                                              r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.321ns (64.266%)  route 0.735ns (35.734%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.684     4.035    uut_f/CLKOUT0_BUFG
    SLICE_X45Y133        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.100     4.135 r  uut_f/FSM_onehot_state_on_leds_reg[2]/Q
                         net (fo=11, routed)          0.198     4.334    uut_f/Q[0]
    SLICE_X46Y133        LUT6 (Prop_lut6_I5_O)        0.028     4.362 r  uut_f/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.536     4.898    leds_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         1.193     6.091 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.091    leds[1]
    AN39                                                              r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_DB7_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.337ns (65.609%)  route 0.701ns (34.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.715     4.066    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X40Y131        FDRE                                         r  lcd162_st_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.107     4.173 r  lcd162_st_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.701     4.874    LCD_DB7_LS_OBUF
    AN40                 OBUF (Prop_obuf_I_O)         1.230     6.104 r  LCD_DB7_LS_OBUF_inst/O
                         net (fo=0)                   0.000     6.104    LCD_DB7_LS
    AN40                                                              r  LCD_DB7_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/E_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_E_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.336ns (65.600%)  route 0.700ns (34.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.721     4.072    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X32Y131        FDRE                                         r  lcd162_st_inst/E_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_fdre_C_Q)         0.118     4.190 r  lcd162_st_inst/E_reg/Q
                         net (fo=1, routed)           0.700     4.891    LCD_E_LS_OBUF
    AT40                 OBUF (Prop_obuf_I_O)         1.218     6.108 r  LCD_E_LS_OBUF_inst/O
                         net (fo=0)                   0.000     6.108    LCD_E_LS
    AT40                                                              r  LCD_E_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.325ns (63.723%)  route 0.754ns (36.277%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.685     4.036    uut_f/CLKOUT0_BUFG
    SLICE_X45Y134        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.100     4.136 r  uut_f/FSM_onehot_state_on_leds_reg[3]/Q
                         net (fo=15, routed)          0.215     4.351    uut_f/Q[1]
    SLICE_X47Y133        LUT4 (Prop_lut4_I1_O)        0.028     4.379 r  uut_f/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.540     4.919    leds_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         1.197     6.116 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.116    leds[2]
    AR37                                                              r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd162_st_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LCD_DB6_LS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.322ns (64.031%)  route 0.742ns (35.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.715     4.066    lcd162_st_inst/CLKOUT0_BUFG
    SLICE_X40Y131        FDRE                                         r  lcd162_st_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.118     4.184 r  lcd162_st_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.742     4.926    LCD_DB6_LS_OBUF
    AR39                 OBUF (Prop_obuf_I_O)         1.204     6.130 r  LCD_DB6_LS_OBUF_inst/O
                         net (fo=0)                   0.000     6.130    LCD_DB6_LS
    AR39                                                              r  LCD_DB6_LS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_f/FSM_onehot_state_on_leds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.310ns (62.156%)  route 0.797ns (37.844%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     1.348    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  BUFG_inst/O
                         net (fo=1, routed)           0.768     2.142    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.192 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.133     3.325    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.351 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.685     4.036    uut_f/CLKOUT0_BUFG
    SLICE_X45Y134        FDRE                                         r  uut_f/FSM_onehot_state_on_leds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.100     4.136 r  uut_f/FSM_onehot_state_on_leds_reg[4]/Q
                         net (fo=11, routed)          0.204     4.340    uut_f/Q[2]
    SLICE_X46Y133        LUT5 (Prop_lut5_I2_O)        0.028     4.368 r  uut_f/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.594     4.961    leds_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         1.182     6.143 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.143    leds[0]
    AM39                                                              r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKOUT0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[0]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.734ns  (logic 0.717ns (41.334%)  route 1.017ns (58.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW40                                              0.000     0.000 r  btns[0] (IN)
                         net (fo=0)                   0.000     0.000    btns[0]
    AW40                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  btns_IBUF[0]_inst/O
                         net (fo=1, routed)           1.017     1.734    uut_deb/r_btn_reg_reg[4]_0[0]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     2.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791     4.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344     6.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.404     8.363    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[0]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.723ns  (logic 0.717ns (41.634%)  route 1.006ns (58.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    AV39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  btns_IBUF[1]_inst/O
                         net (fo=1, routed)           1.006     1.723    uut_deb/r_btn_reg_reg[4]_0[1]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     2.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791     4.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344     6.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.404     8.363    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.712ns (41.497%)  route 1.004ns (58.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    AU38                 IBUF (Prop_ibuf_I_O)         0.712     0.712 r  btns_IBUF[2]_inst/O
                         net (fo=1, routed)           1.004     1.716    uut_deb/r_btn_reg_reg[4]_0[2]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     2.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791     4.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344     6.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.404     8.363    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.401ns  (logic 0.710ns (50.678%)  route 0.691ns (49.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    AP40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  btns_IBUF[3]_inst/O
                         net (fo=1, routed)           0.691     1.401    uut_deb/r_btn_reg_reg[4]_0[3]
    SLICE_X46Y136        FDRE                                         r  uut_deb/r_btn_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     2.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791     4.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344     6.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.406     8.365    uut_deb/CLKOUT0_BUFG
    SLICE_X46Y136        FDRE                                         r  uut_deb/r_btn_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[4]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.397ns  (logic 0.710ns (50.801%)  route 0.687ns (49.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  btns[4] (IN)
                         net (fo=0)                   0.000     0.000    btns[4]
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  btns_IBUF[4]_inst/O
                         net (fo=1, routed)           0.687     1.397    uut_deb/r_btn_reg_reg[4]_0[4]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     2.585    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  BUFG_inst/O
                         net (fo=1, routed)           1.791     4.459    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.532 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.344     6.876    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.959 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         1.404     8.363    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[4]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.215ns (33.370%)  route 0.430ns (66.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  btns[4] (IN)
                         net (fo=0)                   0.000     0.000    btns[4]
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btns_IBUF[4]_inst/O
                         net (fo=1, routed)           0.430     0.646    uut_deb/r_btn_reg_reg[4]_0[4]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.905     4.756    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[4]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.216ns (33.328%)  route 0.432ns (66.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP40                                              0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    AP40                 IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btns_IBUF[3]_inst/O
                         net (fo=1, routed)           0.432     0.648    uut_deb/r_btn_reg_reg[4]_0[3]
    SLICE_X46Y136        FDRE                                         r  uut_deb/r_btn_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.906     4.757    uut_deb/CLKOUT0_BUFG
    SLICE_X46Y136        FDRE                                         r  uut_deb/r_btn_reg_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.218ns (26.714%)  route 0.598ns (73.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  btns_IBUF[2]_inst/O
                         net (fo=1, routed)           0.598     0.816    uut_deb/r_btn_reg_reg[4]_0[2]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.905     4.756    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[2]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.223ns (27.318%)  route 0.594ns (72.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  btns_IBUF[1]_inst/O
                         net (fo=1, routed)           0.594     0.817    uut_deb/r_btn_reg_reg[4]_0[1]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.905     4.756    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[1]/C

Slack:                    inf
  Source:                 btns[0]
                            (input port)
  Destination:            uut_deb/r_btn_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.223ns (26.002%)  route 0.633ns (73.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW40                                              0.000     0.000 r  btns[0] (IN)
                         net (fo=0)                   0.000     0.000    btns[0]
    AW40                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  btns_IBUF[0]_inst/O
                         net (fo=1, routed)           0.633     0.856    uut_deb/r_btn_reg_reg[4]_0[0]
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_1 (IN)
                         net (fo=0)                   0.000     0.000    clk_1
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     1.499    buf_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  BUFG_inst/O
                         net (fo=1, routed)           1.038     2.567    out
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.620 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.201     3.821    CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.851 r  CLKOUT0_BUFG_inst/O
                         net (fo=256, routed)         0.905     4.756    uut_deb/CLKOUT0_BUFG
    SLICE_X47Y134        FDRE                                         r  uut_deb/r_btn_reg_reg[0]/C





