 
****************************************
Report : qor
Design : or1200_top
Version: M-2016.12-SP2
Date   : Tue Jul 10 10:26:04 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          6.28
  Critical Path Slack:          -2.46
  Critical Path Clk Period:      4.00
  Total Negative Slack:      -2032.24
  No. of Violating Paths:     2674.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              23488
  Buf/Inv Cell Count:            4857
  Buf Cell Count:                 217
  Inv Cell Count:                4640
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20069
  Sequential Cell Count:         3419
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    51625.440089
  Noncombinational Area: 27291.240319
  Buf/Inv Area:           6430.680213
  Total Buffer Area:           830.52
  Total Inverter Area:        5600.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             78916.680408
  Design Area:           78916.680408


  Design Rules
  -----------------------------------
  Total Number of Nets:         23918
  Nets With Violations:            22
  Max Trans Violations:            17
  Max Cap Violations:              22
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.00
  Overall Compile Wall Clock Time:     0.00

  --------------------------------------------------------------------

  Design  WNS: 2.46  TNS: 2032.24  Number of Violating Paths: 2674


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
