<stg><name>kernel_mhsa_Pipeline_RESIDUAL</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln197 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc234

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc234:0 %i_6 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc234:1 %add_ln197 = add i10 %i_6, i10 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc234:2 %icmp_ln197 = icmp_eq  i10 %i_6, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc234:3 %br_ln197 = br i1 %icmp_ln197, void %for.inc234.split, void %for.inc237.exitStub

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="10">
<![CDATA[
for.inc234.split:0 %trunc_ln197 = trunc i10 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc234.split:4 %lshr_ln7 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_6, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc234.split:5 %zext_ln197 = zext i7 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:6 %current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:7 %current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_8_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:8 %current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_9_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:9 %current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_10_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:10 %current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_11_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:11 %current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_12_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:12 %current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_13_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:13 %current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="current_input_14_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:14 %muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:15 %current_input_load = load i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="current_input_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:16 %muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_8_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:17 %current_input_8_load = load i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="current_input_8_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:18 %muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_9_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:19 %current_input_9_load = load i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="current_input_9_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:20 %muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_10_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:21 %current_input_10_load = load i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="current_input_10_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:22 %muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_11_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:23 %current_input_11_load = load i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="current_input_11_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:24 %muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_12_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:25 %current_input_12_load = load i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="current_input_12_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:26 %muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_13_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:27 %current_input_13_load = load i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="current_input_13_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:28 %muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_14_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:29 %current_input_14_load = load i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="current_input_14_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:31 %xb2_addr = getelementptr i32 %xb2, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:32 %xb2_1_addr = getelementptr i32 %xb2_1, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:33 %xb2_2_addr = getelementptr i32 %xb2_2, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:34 %xb2_3_addr = getelementptr i32 %xb2_3, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:35 %xb2_4_addr = getelementptr i32 %xb2_4, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_4_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:36 %xb2_5_addr = getelementptr i32 %xb2_5, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_5_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:37 %xb2_6_addr = getelementptr i32 %xb2_6, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_6_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc234.split:38 %xb2_7_addr = getelementptr i32 %xb2_7, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="xb2_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:39 %muxLogicRAMAddr_to_xb2_load = muxlogic i7 %xb2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:40 %xb2_load = load i7 %xb2_addr

]]></Node>
<StgValue><ssdm name="xb2_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:41 %muxLogicRAMAddr_to_xb2_1_load = muxlogic i7 %xb2_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_1_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:42 %xb2_1_load = load i7 %xb2_1_addr

]]></Node>
<StgValue><ssdm name="xb2_1_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:43 %muxLogicRAMAddr_to_xb2_2_load = muxlogic i7 %xb2_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_2_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:44 %xb2_2_load = load i7 %xb2_2_addr

]]></Node>
<StgValue><ssdm name="xb2_2_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:45 %muxLogicRAMAddr_to_xb2_3_load = muxlogic i7 %xb2_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_3_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:46 %xb2_3_load = load i7 %xb2_3_addr

]]></Node>
<StgValue><ssdm name="xb2_3_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:47 %muxLogicRAMAddr_to_xb2_4_load = muxlogic i7 %xb2_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_4_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:48 %xb2_4_load = load i7 %xb2_4_addr

]]></Node>
<StgValue><ssdm name="xb2_4_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:49 %muxLogicRAMAddr_to_xb2_5_load = muxlogic i7 %xb2_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_5_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:50 %xb2_5_load = load i7 %xb2_5_addr

]]></Node>
<StgValue><ssdm name="xb2_5_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:51 %muxLogicRAMAddr_to_xb2_6_load = muxlogic i7 %xb2_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_6_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:52 %xb2_6_load = load i7 %xb2_6_addr

]]></Node>
<StgValue><ssdm name="xb2_6_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:53 %muxLogicRAMAddr_to_xb2_7_load = muxlogic i7 %xb2_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_xb2_7_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:54 %xb2_7_load = load i7 %xb2_7_addr

]]></Node>
<StgValue><ssdm name="xb2_7_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc234.split:59 %switch_ln199 = switch i3 %trunc_ln197, void %arrayidx228.case.7, i3 0, void %arrayidx228.case.0, i3 1, void %arrayidx228.case.1, i3 2, void %arrayidx228.case.2, i3 3, void %arrayidx228.case.3, i3 4, void %arrayidx228.case.4, i3 5, void %arrayidx228.case.5, i3 6, void %arrayidx228.case.6

]]></Node>
<StgValue><ssdm name="switch_ln199"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx228.exit:0 %store_ln197 = store i10 %add_ln197, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.exit:1 %br_ln197 = br void %for.inc234

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:15 %current_input_load = load i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="current_input_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:17 %current_input_8_load = load i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="current_input_8_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:19 %current_input_9_load = load i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="current_input_9_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:21 %current_input_10_load = load i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="current_input_10_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:23 %current_input_11_load = load i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="current_input_11_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:25 %current_input_12_load = load i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="current_input_12_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:27 %current_input_13_load = load i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="current_input_13_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:29 %current_input_14_load = load i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="current_input_14_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc234.split:30 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln197

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:40 %xb2_load = load i7 %xb2_addr

]]></Node>
<StgValue><ssdm name="xb2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:42 %xb2_1_load = load i7 %xb2_1_addr

]]></Node>
<StgValue><ssdm name="xb2_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:44 %xb2_2_load = load i7 %xb2_2_addr

]]></Node>
<StgValue><ssdm name="xb2_2_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:46 %xb2_3_load = load i7 %xb2_3_addr

]]></Node>
<StgValue><ssdm name="xb2_3_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:48 %xb2_4_load = load i7 %xb2_4_addr

]]></Node>
<StgValue><ssdm name="xb2_4_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:50 %xb2_5_load = load i7 %xb2_5_addr

]]></Node>
<StgValue><ssdm name="xb2_5_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:52 %xb2_6_load = load i7 %xb2_6_addr

]]></Node>
<StgValue><ssdm name="xb2_6_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
for.inc234.split:54 %xb2_7_load = load i7 %xb2_7_addr

]]></Node>
<StgValue><ssdm name="xb2_7_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc234.split:55 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %xb2_load, i3 1, i32 %xb2_1_load, i3 2, i32 %xb2_2_load, i3 3, i32 %xb2_3_load, i3 4, i32 %xb2_4_load, i3 5, i32 %xb2_5_load, i3 6, i32 %xb2_6_load, i3 7, i32 %xb2_7_load, i32 <undef>, i3 %trunc_ln197

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc234.split:56 %muxLogicI0_to_add = muxlogic i32 %tmp_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.inc234.split:57 %muxLogicI1_to_add = muxlogic i32 %tmp_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc234.split:1 %specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln198"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc234.split:2 %speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln197"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc234.split:3 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc234.split:58 %add = fadd i32 %tmp_5, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
for.inc237.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.6:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.6:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.6:2 %store_ln199 = store i32 %add, i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.6:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.5:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.5:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.5:2 %store_ln199 = store i32 %add, i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.5:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.4:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.4:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.4:2 %store_ln199 = store i32 %add, i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.4:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.3:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.3:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.3:2 %store_ln199 = store i32 %add, i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.3:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.2:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.2:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.2:2 %store_ln199 = store i32 %add, i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.2:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.1:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.1:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.1:2 %store_ln199 = store i32 %add, i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.1:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.0:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.0:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.0:2 %store_ln199 = store i32 %add, i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.0:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32">
<![CDATA[
arrayidx228.case.7:0 %muxLogicRAMData_to_store_ln199 = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln199"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="7">
<![CDATA[
arrayidx228.case.7:1 %muxLogicRAMAddr_to_store_ln199 = muxlogic i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln199"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx228.case.7:2 %store_ln199 = store i32 %add, i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln197" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx228.case.7:3 %br_ln199 = br void %arrayidx228.exit

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="141" name="current_input_14" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="current_input_13" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="current_input_12" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="current_input_11" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="current_input_10" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="current_input_9" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="current_input_8" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="current_input" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="xb2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="xb2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="xb2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="xb2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="xb2_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="xb2_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="xb2_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="xb2_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="xb2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="158" from="StgValue_157" to="i" fromId="157" toId="8">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln197" fromId="159" toId="9">
</dataflow>
<dataflow id="161" from="i" to="store_ln197" fromId="8" toId="9">
</dataflow>
<dataflow id="162" from="i" to="i_6" fromId="8" toId="11">
</dataflow>
<dataflow id="163" from="i_6" to="add_ln197" fromId="11" toId="12">
</dataflow>
<dataflow id="165" from="StgValue_164" to="add_ln197" fromId="164" toId="12">
</dataflow>
<dataflow id="166" from="i_6" to="icmp_ln197" fromId="11" toId="13">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln197" fromId="167" toId="13">
</dataflow>
<dataflow id="169" from="icmp_ln197" to="br_ln197" fromId="13" toId="14">
</dataflow>
<dataflow id="170" from="i_6" to="trunc_ln197" fromId="11" toId="15">
</dataflow>
<dataflow id="172" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln7" fromId="171" toId="16">
</dataflow>
<dataflow id="173" from="i_6" to="lshr_ln7" fromId="11" toId="16">
</dataflow>
<dataflow id="175" from="StgValue_174" to="lshr_ln7" fromId="174" toId="16">
</dataflow>
<dataflow id="177" from="StgValue_176" to="lshr_ln7" fromId="176" toId="16">
</dataflow>
<dataflow id="178" from="lshr_ln7" to="zext_ln197" fromId="16" toId="17">
</dataflow>
<dataflow id="179" from="current_input" to="current_input_addr" fromId="148" toId="18">
</dataflow>
<dataflow id="181" from="StgValue_180" to="current_input_addr" fromId="180" toId="18">
</dataflow>
<dataflow id="182" from="zext_ln197" to="current_input_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="183" from="current_input_8" to="current_input_8_addr" fromId="147" toId="19">
</dataflow>
<dataflow id="184" from="StgValue_180" to="current_input_8_addr" fromId="180" toId="19">
</dataflow>
<dataflow id="185" from="zext_ln197" to="current_input_8_addr" fromId="17" toId="19">
</dataflow>
<dataflow id="186" from="current_input_9" to="current_input_9_addr" fromId="146" toId="20">
</dataflow>
<dataflow id="187" from="StgValue_180" to="current_input_9_addr" fromId="180" toId="20">
</dataflow>
<dataflow id="188" from="zext_ln197" to="current_input_9_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="189" from="current_input_10" to="current_input_10_addr" fromId="145" toId="21">
</dataflow>
<dataflow id="190" from="StgValue_180" to="current_input_10_addr" fromId="180" toId="21">
</dataflow>
<dataflow id="191" from="zext_ln197" to="current_input_10_addr" fromId="17" toId="21">
</dataflow>
<dataflow id="192" from="current_input_11" to="current_input_11_addr" fromId="144" toId="22">
</dataflow>
<dataflow id="193" from="StgValue_180" to="current_input_11_addr" fromId="180" toId="22">
</dataflow>
<dataflow id="194" from="zext_ln197" to="current_input_11_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="195" from="current_input_12" to="current_input_12_addr" fromId="143" toId="23">
</dataflow>
<dataflow id="196" from="StgValue_180" to="current_input_12_addr" fromId="180" toId="23">
</dataflow>
<dataflow id="197" from="zext_ln197" to="current_input_12_addr" fromId="17" toId="23">
</dataflow>
<dataflow id="198" from="current_input_13" to="current_input_13_addr" fromId="142" toId="24">
</dataflow>
<dataflow id="199" from="StgValue_180" to="current_input_13_addr" fromId="180" toId="24">
</dataflow>
<dataflow id="200" from="zext_ln197" to="current_input_13_addr" fromId="17" toId="24">
</dataflow>
<dataflow id="201" from="current_input_14" to="current_input_14_addr" fromId="141" toId="25">
</dataflow>
<dataflow id="202" from="StgValue_180" to="current_input_14_addr" fromId="180" toId="25">
</dataflow>
<dataflow id="203" from="zext_ln197" to="current_input_14_addr" fromId="17" toId="25">
</dataflow>
<dataflow id="204" from="current_input_addr" to="muxLogicRAMAddr_to_current_input_load" fromId="18" toId="26">
</dataflow>
<dataflow id="205" from="current_input_addr" to="current_input_load" fromId="18" toId="27">
</dataflow>
<dataflow id="206" from="current_input_8_addr" to="muxLogicRAMAddr_to_current_input_8_load" fromId="19" toId="28">
</dataflow>
<dataflow id="207" from="current_input_8_addr" to="current_input_8_load" fromId="19" toId="29">
</dataflow>
<dataflow id="208" from="current_input_9_addr" to="muxLogicRAMAddr_to_current_input_9_load" fromId="20" toId="30">
</dataflow>
<dataflow id="209" from="current_input_9_addr" to="current_input_9_load" fromId="20" toId="31">
</dataflow>
<dataflow id="210" from="current_input_10_addr" to="muxLogicRAMAddr_to_current_input_10_load" fromId="21" toId="32">
</dataflow>
<dataflow id="211" from="current_input_10_addr" to="current_input_10_load" fromId="21" toId="33">
</dataflow>
<dataflow id="212" from="current_input_11_addr" to="muxLogicRAMAddr_to_current_input_11_load" fromId="22" toId="34">
</dataflow>
<dataflow id="213" from="current_input_11_addr" to="current_input_11_load" fromId="22" toId="35">
</dataflow>
<dataflow id="214" from="current_input_12_addr" to="muxLogicRAMAddr_to_current_input_12_load" fromId="23" toId="36">
</dataflow>
<dataflow id="215" from="current_input_12_addr" to="current_input_12_load" fromId="23" toId="37">
</dataflow>
<dataflow id="216" from="current_input_13_addr" to="muxLogicRAMAddr_to_current_input_13_load" fromId="24" toId="38">
</dataflow>
<dataflow id="217" from="current_input_13_addr" to="current_input_13_load" fromId="24" toId="39">
</dataflow>
<dataflow id="218" from="current_input_14_addr" to="muxLogicRAMAddr_to_current_input_14_load" fromId="25" toId="40">
</dataflow>
<dataflow id="219" from="current_input_14_addr" to="current_input_14_load" fromId="25" toId="41">
</dataflow>
<dataflow id="220" from="xb2" to="xb2_addr" fromId="149" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_180" to="xb2_addr" fromId="180" toId="42">
</dataflow>
<dataflow id="222" from="zext_ln197" to="xb2_addr" fromId="17" toId="42">
</dataflow>
<dataflow id="223" from="xb2_1" to="xb2_1_addr" fromId="150" toId="43">
</dataflow>
<dataflow id="224" from="StgValue_180" to="xb2_1_addr" fromId="180" toId="43">
</dataflow>
<dataflow id="225" from="zext_ln197" to="xb2_1_addr" fromId="17" toId="43">
</dataflow>
<dataflow id="226" from="xb2_2" to="xb2_2_addr" fromId="151" toId="44">
</dataflow>
<dataflow id="227" from="StgValue_180" to="xb2_2_addr" fromId="180" toId="44">
</dataflow>
<dataflow id="228" from="zext_ln197" to="xb2_2_addr" fromId="17" toId="44">
</dataflow>
<dataflow id="229" from="xb2_3" to="xb2_3_addr" fromId="152" toId="45">
</dataflow>
<dataflow id="230" from="StgValue_180" to="xb2_3_addr" fromId="180" toId="45">
</dataflow>
<dataflow id="231" from="zext_ln197" to="xb2_3_addr" fromId="17" toId="45">
</dataflow>
<dataflow id="232" from="xb2_4" to="xb2_4_addr" fromId="153" toId="46">
</dataflow>
<dataflow id="233" from="StgValue_180" to="xb2_4_addr" fromId="180" toId="46">
</dataflow>
<dataflow id="234" from="zext_ln197" to="xb2_4_addr" fromId="17" toId="46">
</dataflow>
<dataflow id="235" from="xb2_5" to="xb2_5_addr" fromId="154" toId="47">
</dataflow>
<dataflow id="236" from="StgValue_180" to="xb2_5_addr" fromId="180" toId="47">
</dataflow>
<dataflow id="237" from="zext_ln197" to="xb2_5_addr" fromId="17" toId="47">
</dataflow>
<dataflow id="238" from="xb2_6" to="xb2_6_addr" fromId="155" toId="48">
</dataflow>
<dataflow id="239" from="StgValue_180" to="xb2_6_addr" fromId="180" toId="48">
</dataflow>
<dataflow id="240" from="zext_ln197" to="xb2_6_addr" fromId="17" toId="48">
</dataflow>
<dataflow id="241" from="xb2_7" to="xb2_7_addr" fromId="156" toId="49">
</dataflow>
<dataflow id="242" from="StgValue_180" to="xb2_7_addr" fromId="180" toId="49">
</dataflow>
<dataflow id="243" from="zext_ln197" to="xb2_7_addr" fromId="17" toId="49">
</dataflow>
<dataflow id="244" from="xb2_addr" to="muxLogicRAMAddr_to_xb2_load" fromId="42" toId="50">
</dataflow>
<dataflow id="245" from="xb2_addr" to="xb2_load" fromId="42" toId="51">
</dataflow>
<dataflow id="246" from="xb2_1_addr" to="muxLogicRAMAddr_to_xb2_1_load" fromId="43" toId="52">
</dataflow>
<dataflow id="247" from="xb2_1_addr" to="xb2_1_load" fromId="43" toId="53">
</dataflow>
<dataflow id="248" from="xb2_2_addr" to="muxLogicRAMAddr_to_xb2_2_load" fromId="44" toId="54">
</dataflow>
<dataflow id="249" from="xb2_2_addr" to="xb2_2_load" fromId="44" toId="55">
</dataflow>
<dataflow id="250" from="xb2_3_addr" to="muxLogicRAMAddr_to_xb2_3_load" fromId="45" toId="56">
</dataflow>
<dataflow id="251" from="xb2_3_addr" to="xb2_3_load" fromId="45" toId="57">
</dataflow>
<dataflow id="252" from="xb2_4_addr" to="muxLogicRAMAddr_to_xb2_4_load" fromId="46" toId="58">
</dataflow>
<dataflow id="253" from="xb2_4_addr" to="xb2_4_load" fromId="46" toId="59">
</dataflow>
<dataflow id="254" from="xb2_5_addr" to="muxLogicRAMAddr_to_xb2_5_load" fromId="47" toId="60">
</dataflow>
<dataflow id="255" from="xb2_5_addr" to="xb2_5_load" fromId="47" toId="61">
</dataflow>
<dataflow id="256" from="xb2_6_addr" to="muxLogicRAMAddr_to_xb2_6_load" fromId="48" toId="62">
</dataflow>
<dataflow id="257" from="xb2_6_addr" to="xb2_6_load" fromId="48" toId="63">
</dataflow>
<dataflow id="258" from="xb2_7_addr" to="muxLogicRAMAddr_to_xb2_7_load" fromId="49" toId="64">
</dataflow>
<dataflow id="259" from="xb2_7_addr" to="xb2_7_load" fromId="49" toId="65">
</dataflow>
<dataflow id="260" from="trunc_ln197" to="switch_ln199" fromId="15" toId="66">
</dataflow>
<dataflow id="262" from="StgValue_261" to="switch_ln199" fromId="261" toId="66">
</dataflow>
<dataflow id="264" from="StgValue_263" to="switch_ln199" fromId="263" toId="66">
</dataflow>
<dataflow id="266" from="StgValue_265" to="switch_ln199" fromId="265" toId="66">
</dataflow>
<dataflow id="268" from="StgValue_267" to="switch_ln199" fromId="267" toId="66">
</dataflow>
<dataflow id="270" from="StgValue_269" to="switch_ln199" fromId="269" toId="66">
</dataflow>
<dataflow id="272" from="StgValue_271" to="switch_ln199" fromId="271" toId="66">
</dataflow>
<dataflow id="274" from="StgValue_273" to="switch_ln199" fromId="273" toId="66">
</dataflow>
<dataflow id="275" from="add_ln197" to="store_ln197" fromId="12" toId="67">
</dataflow>
<dataflow id="276" from="i" to="store_ln197" fromId="8" toId="67">
</dataflow>
<dataflow id="277" from="current_input_addr" to="current_input_load" fromId="18" toId="69">
</dataflow>
<dataflow id="278" from="current_input_8_addr" to="current_input_8_load" fromId="19" toId="70">
</dataflow>
<dataflow id="279" from="current_input_9_addr" to="current_input_9_load" fromId="20" toId="71">
</dataflow>
<dataflow id="280" from="current_input_10_addr" to="current_input_10_load" fromId="21" toId="72">
</dataflow>
<dataflow id="281" from="current_input_11_addr" to="current_input_11_load" fromId="22" toId="73">
</dataflow>
<dataflow id="282" from="current_input_12_addr" to="current_input_12_load" fromId="23" toId="74">
</dataflow>
<dataflow id="283" from="current_input_13_addr" to="current_input_13_load" fromId="24" toId="75">
</dataflow>
<dataflow id="284" from="current_input_14_addr" to="current_input_14_load" fromId="25" toId="76">
</dataflow>
<dataflow id="286" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_5" fromId="285" toId="77">
</dataflow>
<dataflow id="287" from="StgValue_261" to="tmp_5" fromId="261" toId="77">
</dataflow>
<dataflow id="288" from="current_input_load" to="tmp_5" fromId="69" toId="77">
</dataflow>
<dataflow id="289" from="StgValue_263" to="tmp_5" fromId="263" toId="77">
</dataflow>
<dataflow id="290" from="current_input_8_load" to="tmp_5" fromId="70" toId="77">
</dataflow>
<dataflow id="291" from="StgValue_265" to="tmp_5" fromId="265" toId="77">
</dataflow>
<dataflow id="292" from="current_input_9_load" to="tmp_5" fromId="71" toId="77">
</dataflow>
<dataflow id="293" from="StgValue_267" to="tmp_5" fromId="267" toId="77">
</dataflow>
<dataflow id="294" from="current_input_10_load" to="tmp_5" fromId="72" toId="77">
</dataflow>
<dataflow id="295" from="StgValue_269" to="tmp_5" fromId="269" toId="77">
</dataflow>
<dataflow id="296" from="current_input_11_load" to="tmp_5" fromId="73" toId="77">
</dataflow>
<dataflow id="297" from="StgValue_271" to="tmp_5" fromId="271" toId="77">
</dataflow>
<dataflow id="298" from="current_input_12_load" to="tmp_5" fromId="74" toId="77">
</dataflow>
<dataflow id="299" from="StgValue_273" to="tmp_5" fromId="273" toId="77">
</dataflow>
<dataflow id="300" from="current_input_13_load" to="tmp_5" fromId="75" toId="77">
</dataflow>
<dataflow id="302" from="StgValue_301" to="tmp_5" fromId="301" toId="77">
</dataflow>
<dataflow id="303" from="current_input_14_load" to="tmp_5" fromId="76" toId="77">
</dataflow>
<dataflow id="305" from="StgValue_304" to="tmp_5" fromId="304" toId="77">
</dataflow>
<dataflow id="306" from="trunc_ln197" to="tmp_5" fromId="15" toId="77">
</dataflow>
<dataflow id="307" from="xb2_addr" to="xb2_load" fromId="42" toId="78">
</dataflow>
<dataflow id="308" from="xb2_1_addr" to="xb2_1_load" fromId="43" toId="79">
</dataflow>
<dataflow id="309" from="xb2_2_addr" to="xb2_2_load" fromId="44" toId="80">
</dataflow>
<dataflow id="310" from="xb2_3_addr" to="xb2_3_load" fromId="45" toId="81">
</dataflow>
<dataflow id="311" from="xb2_4_addr" to="xb2_4_load" fromId="46" toId="82">
</dataflow>
<dataflow id="312" from="xb2_5_addr" to="xb2_5_load" fromId="47" toId="83">
</dataflow>
<dataflow id="313" from="xb2_6_addr" to="xb2_6_load" fromId="48" toId="84">
</dataflow>
<dataflow id="314" from="xb2_7_addr" to="xb2_7_load" fromId="49" toId="85">
</dataflow>
<dataflow id="315" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_6" fromId="285" toId="86">
</dataflow>
<dataflow id="316" from="StgValue_261" to="tmp_6" fromId="261" toId="86">
</dataflow>
<dataflow id="317" from="xb2_load" to="tmp_6" fromId="78" toId="86">
</dataflow>
<dataflow id="318" from="StgValue_263" to="tmp_6" fromId="263" toId="86">
</dataflow>
<dataflow id="319" from="xb2_1_load" to="tmp_6" fromId="79" toId="86">
</dataflow>
<dataflow id="320" from="StgValue_265" to="tmp_6" fromId="265" toId="86">
</dataflow>
<dataflow id="321" from="xb2_2_load" to="tmp_6" fromId="80" toId="86">
</dataflow>
<dataflow id="322" from="StgValue_267" to="tmp_6" fromId="267" toId="86">
</dataflow>
<dataflow id="323" from="xb2_3_load" to="tmp_6" fromId="81" toId="86">
</dataflow>
<dataflow id="324" from="StgValue_269" to="tmp_6" fromId="269" toId="86">
</dataflow>
<dataflow id="325" from="xb2_4_load" to="tmp_6" fromId="82" toId="86">
</dataflow>
<dataflow id="326" from="StgValue_271" to="tmp_6" fromId="271" toId="86">
</dataflow>
<dataflow id="327" from="xb2_5_load" to="tmp_6" fromId="83" toId="86">
</dataflow>
<dataflow id="328" from="StgValue_273" to="tmp_6" fromId="273" toId="86">
</dataflow>
<dataflow id="329" from="xb2_6_load" to="tmp_6" fromId="84" toId="86">
</dataflow>
<dataflow id="330" from="StgValue_301" to="tmp_6" fromId="301" toId="86">
</dataflow>
<dataflow id="331" from="xb2_7_load" to="tmp_6" fromId="85" toId="86">
</dataflow>
<dataflow id="332" from="StgValue_304" to="tmp_6" fromId="304" toId="86">
</dataflow>
<dataflow id="333" from="trunc_ln197" to="tmp_6" fromId="15" toId="86">
</dataflow>
<dataflow id="334" from="tmp_5" to="muxLogicI0_to_add" fromId="77" toId="87">
</dataflow>
<dataflow id="335" from="tmp_6" to="muxLogicI1_to_add" fromId="86" toId="88">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecPipeline" to="specpipeline_ln198" fromId="336" toId="89">
</dataflow>
<dataflow id="338" from="StgValue_157" to="specpipeline_ln198" fromId="157" toId="89">
</dataflow>
<dataflow id="340" from="StgValue_339" to="specpipeline_ln198" fromId="339" toId="89">
</dataflow>
<dataflow id="341" from="StgValue_339" to="specpipeline_ln198" fromId="339" toId="89">
</dataflow>
<dataflow id="342" from="StgValue_339" to="specpipeline_ln198" fromId="339" toId="89">
</dataflow>
<dataflow id="344" from="empty_115" to="specpipeline_ln198" fromId="343" toId="89">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln197" fromId="345" toId="90">
</dataflow>
<dataflow id="348" from="StgValue_347" to="speclooptripcount_ln197" fromId="347" toId="90">
</dataflow>
<dataflow id="349" from="StgValue_347" to="speclooptripcount_ln197" fromId="347" toId="90">
</dataflow>
<dataflow id="350" from="StgValue_347" to="speclooptripcount_ln197" fromId="347" toId="90">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopName" to="specloopname_ln197" fromId="351" toId="91">
</dataflow>
<dataflow id="354" from="empty_100" to="specloopname_ln197" fromId="353" toId="91">
</dataflow>
<dataflow id="355" from="tmp_5" to="add" fromId="77" toId="92">
</dataflow>
<dataflow id="356" from="tmp_6" to="add" fromId="86" toId="92">
</dataflow>
<dataflow id="357" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="93">
</dataflow>
<dataflow id="358" from="current_input_13_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="24" toId="94">
</dataflow>
<dataflow id="359" from="add" to="store_ln199" fromId="92" toId="95">
</dataflow>
<dataflow id="360" from="current_input_13_addr" to="store_ln199" fromId="24" toId="95">
</dataflow>
<dataflow id="361" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="97">
</dataflow>
<dataflow id="362" from="current_input_12_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="23" toId="98">
</dataflow>
<dataflow id="363" from="add" to="store_ln199" fromId="92" toId="99">
</dataflow>
<dataflow id="364" from="current_input_12_addr" to="store_ln199" fromId="23" toId="99">
</dataflow>
<dataflow id="365" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="101">
</dataflow>
<dataflow id="366" from="current_input_11_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="22" toId="102">
</dataflow>
<dataflow id="367" from="add" to="store_ln199" fromId="92" toId="103">
</dataflow>
<dataflow id="368" from="current_input_11_addr" to="store_ln199" fromId="22" toId="103">
</dataflow>
<dataflow id="369" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="105">
</dataflow>
<dataflow id="370" from="current_input_10_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="21" toId="106">
</dataflow>
<dataflow id="371" from="add" to="store_ln199" fromId="92" toId="107">
</dataflow>
<dataflow id="372" from="current_input_10_addr" to="store_ln199" fromId="21" toId="107">
</dataflow>
<dataflow id="373" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="109">
</dataflow>
<dataflow id="374" from="current_input_9_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="20" toId="110">
</dataflow>
<dataflow id="375" from="add" to="store_ln199" fromId="92" toId="111">
</dataflow>
<dataflow id="376" from="current_input_9_addr" to="store_ln199" fromId="20" toId="111">
</dataflow>
<dataflow id="377" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="113">
</dataflow>
<dataflow id="378" from="current_input_8_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="19" toId="114">
</dataflow>
<dataflow id="379" from="add" to="store_ln199" fromId="92" toId="115">
</dataflow>
<dataflow id="380" from="current_input_8_addr" to="store_ln199" fromId="19" toId="115">
</dataflow>
<dataflow id="381" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="117">
</dataflow>
<dataflow id="382" from="current_input_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="18" toId="118">
</dataflow>
<dataflow id="383" from="add" to="store_ln199" fromId="92" toId="119">
</dataflow>
<dataflow id="384" from="current_input_addr" to="store_ln199" fromId="18" toId="119">
</dataflow>
<dataflow id="385" from="add" to="muxLogicRAMData_to_store_ln199" fromId="92" toId="121">
</dataflow>
<dataflow id="386" from="current_input_14_addr" to="muxLogicRAMAddr_to_store_ln199" fromId="25" toId="122">
</dataflow>
<dataflow id="387" from="add" to="store_ln199" fromId="92" toId="123">
</dataflow>
<dataflow id="388" from="current_input_14_addr" to="store_ln199" fromId="25" toId="123">
</dataflow>
<dataflow id="389" from="icmp_ln197" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="390" from="trunc_ln197" to="StgValue_6" fromId="15" toId="6">
</dataflow>
<dataflow id="391" from="icmp_ln197" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
