#ifndef _ALTERA_COMPUTER_SYSTEM_H_
#define _ALTERA_COMPUTER_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'Computer_System' in
 * file 'Computer_System.sopcinfo'.
 */

/*
 * This file contains macros for all modules with masters in the system and
 * all the devices connected to those masters.
 * Macro names have unique prefixes to prevent duplicate names.
 */

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define ARM_A9_HPS_SDRAM_COMPONENT_NAME SDRAM
#define ARM_A9_HPS_SDRAM_BASE 0x0
#define ARM_A9_HPS_SDRAM_SPAN 67108864
#define ARM_A9_HPS_SDRAM_END 0x3ffffff
#define ARM_A9_HPS_SDRAM_CAS_LATENCY 3
#define ARM_A9_HPS_SDRAM_CONTENTS_INFO 
#define ARM_A9_HPS_SDRAM_INIT_NOP_DELAY 0.0
#define ARM_A9_HPS_SDRAM_INIT_REFRESH_COMMANDS 2
#define ARM_A9_HPS_SDRAM_IS_INITIALIZED 1
#define ARM_A9_HPS_SDRAM_POWERUP_DELAY 100.0
#define ARM_A9_HPS_SDRAM_REFRESH_PERIOD 15.625
#define ARM_A9_HPS_SDRAM_REGISTER_DATA_IN 1
#define ARM_A9_HPS_SDRAM_SDRAM_ADDR_WIDTH 25
#define ARM_A9_HPS_SDRAM_SDRAM_BANK_WIDTH 2
#define ARM_A9_HPS_SDRAM_SDRAM_COL_WIDTH 10
#define ARM_A9_HPS_SDRAM_SDRAM_DATA_WIDTH 16
#define ARM_A9_HPS_SDRAM_SDRAM_NUM_BANKS 4
#define ARM_A9_HPS_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define ARM_A9_HPS_SDRAM_SDRAM_ROW_WIDTH 13
#define ARM_A9_HPS_SDRAM_SHARED_DATA 0
#define ARM_A9_HPS_SDRAM_SIM_MODEL_BASE 1
#define ARM_A9_HPS_SDRAM_STARVATION_INDICATOR 0
#define ARM_A9_HPS_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define ARM_A9_HPS_SDRAM_T_AC 5.5
#define ARM_A9_HPS_SDRAM_T_MRD 3
#define ARM_A9_HPS_SDRAM_T_RCD 20.0
#define ARM_A9_HPS_SDRAM_T_RFC 70.0
#define ARM_A9_HPS_SDRAM_T_RP 20.0
#define ARM_A9_HPS_SDRAM_T_WR 14.0
#define ARM_A9_HPS_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_LEDS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_LEDS_COMPONENT_NAME LEDs
#define ARM_A9_HPS_LEDS_BASE 0x0
#define ARM_A9_HPS_LEDS_SPAN 16
#define ARM_A9_HPS_LEDS_END 0xf
#define ARM_A9_HPS_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_LEDS_CAPTURE 0
#define ARM_A9_HPS_LEDS_DATA_WIDTH 10
#define ARM_A9_HPS_LEDS_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_LEDS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_LEDS_EDGE_TYPE NONE
#define ARM_A9_HPS_LEDS_FREQ 100000000
#define ARM_A9_HPS_LEDS_HAS_IN 0
#define ARM_A9_HPS_LEDS_HAS_OUT 1
#define ARM_A9_HPS_LEDS_HAS_TRI 0
#define ARM_A9_HPS_LEDS_IRQ_TYPE NONE
#define ARM_A9_HPS_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define ARM_A9_HPS_HEX3_HEX0_BASE 0x20
#define ARM_A9_HPS_HEX3_HEX0_SPAN 16
#define ARM_A9_HPS_HEX3_HEX0_END 0x2f
#define ARM_A9_HPS_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_HEX3_HEX0_CAPTURE 0
#define ARM_A9_HPS_HEX3_HEX0_DATA_WIDTH 16
#define ARM_A9_HPS_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_HEX3_HEX0_EDGE_TYPE NONE
#define ARM_A9_HPS_HEX3_HEX0_FREQ 100000000
#define ARM_A9_HPS_HEX3_HEX0_HAS_IN 0
#define ARM_A9_HPS_HEX3_HEX0_HAS_OUT 1
#define ARM_A9_HPS_HEX3_HEX0_HAS_TRI 0
#define ARM_A9_HPS_HEX3_HEX0_IRQ_TYPE NONE
#define ARM_A9_HPS_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define ARM_A9_HPS_SLIDER_SWITCHES_BASE 0x40
#define ARM_A9_HPS_SLIDER_SWITCHES_SPAN 16
#define ARM_A9_HPS_SLIDER_SWITCHES_END 0x4f
#define ARM_A9_HPS_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_SLIDER_SWITCHES_CAPTURE 0
#define ARM_A9_HPS_SLIDER_SWITCHES_DATA_WIDTH 10
#define ARM_A9_HPS_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_SLIDER_SWITCHES_EDGE_TYPE NONE
#define ARM_A9_HPS_SLIDER_SWITCHES_FREQ 100000000
#define ARM_A9_HPS_SLIDER_SWITCHES_HAS_IN 1
#define ARM_A9_HPS_SLIDER_SWITCHES_HAS_OUT 0
#define ARM_A9_HPS_SLIDER_SWITCHES_HAS_TRI 0
#define ARM_A9_HPS_SLIDER_SWITCHES_IRQ_TYPE NONE
#define ARM_A9_HPS_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define ARM_A9_HPS_PUSHBUTTONS_BASE 0x50
#define ARM_A9_HPS_PUSHBUTTONS_SPAN 16
#define ARM_A9_HPS_PUSHBUTTONS_END 0x5f
#define ARM_A9_HPS_PUSHBUTTONS_IRQ 1
#define ARM_A9_HPS_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define ARM_A9_HPS_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_PUSHBUTTONS_CAPTURE 1
#define ARM_A9_HPS_PUSHBUTTONS_DATA_WIDTH 4
#define ARM_A9_HPS_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_PUSHBUTTONS_EDGE_TYPE FALLING
#define ARM_A9_HPS_PUSHBUTTONS_FREQ 100000000
#define ARM_A9_HPS_PUSHBUTTONS_HAS_IN 1
#define ARM_A9_HPS_PUSHBUTTONS_HAS_OUT 0
#define ARM_A9_HPS_PUSHBUTTONS_HAS_TRI 0
#define ARM_A9_HPS_PUSHBUTTONS_IRQ_TYPE EDGE
#define ARM_A9_HPS_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define ARM_A9_HPS_SYSID_COMPONENT_NAME SysID
#define ARM_A9_HPS_SYSID_BASE 0x2040
#define ARM_A9_HPS_SYSID_SPAN 8
#define ARM_A9_HPS_SYSID_END 0x2047
#define ARM_A9_HPS_SYSID_ID 0
#define ARM_A9_HPS_SYSID_TIMESTAMP 1600543965

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define ARM_A9_HPS_AV_CONFIG_COMPONENT_NAME AV_Config
#define ARM_A9_HPS_AV_CONFIG_BASE 0x3000
#define ARM_A9_HPS_AV_CONFIG_SPAN 16
#define ARM_A9_HPS_AV_CONFIG_END 0x300f

/*
 * Macros for device 'Pixel_DMA_Addr_Translation', class 'altera_up_avalon_video_dma_ctrl_addr_trans'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_TYPE altera_up_avalon_video_dma_ctrl_addr_trans
#define ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_NAME Pixel_DMA_Addr_Translation
#define ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_BASE 0x3020
#define ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_SPAN 16
#define ARM_A9_HPS_PIXEL_DMA_ADDR_TRANSLATION_END 0x302f

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_control_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_BASE 0x3030
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_SPAN 8
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_END 0x3037

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_BASE 0x3040
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_END 0x304f
#define ARM_A9_HPS_AUDIO_SUBSYSTEM_AUDIO_IRQ 6

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ARM_A9_HPS_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define ARM_A9_HPS_ONCHIP_SRAM_BASE 0x8000000
#define ARM_A9_HPS_ONCHIP_SRAM_SPAN 262144
#define ARM_A9_HPS_ONCHIP_SRAM_END 0x803ffff
#define ARM_A9_HPS_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ARM_A9_HPS_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ARM_A9_HPS_ONCHIP_SRAM_CONTENTS_INFO ""
#define ARM_A9_HPS_ONCHIP_SRAM_DUAL_PORT 1
#define ARM_A9_HPS_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define ARM_A9_HPS_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define ARM_A9_HPS_ONCHIP_SRAM_INSTANCE_ID NONE
#define ARM_A9_HPS_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ARM_A9_HPS_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define ARM_A9_HPS_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define ARM_A9_HPS_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ONCHIP_SRAM_SIZE_VALUE 262144
#define ARM_A9_HPS_ONCHIP_SRAM_WRITABLE 1
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define ARM_A9_HPS_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_buffer_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS'.
 * The macros are prefixed with 'ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_BASE 0x9000000
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_SPAN 8192
#define ARM_A9_HPS_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_END 0x9001fff

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define ARM_A9_HPS_BRIDGES_SDRAM_COMPONENT_NAME SDRAM
#define ARM_A9_HPS_BRIDGES_SDRAM_BASE 0x0
#define ARM_A9_HPS_BRIDGES_SDRAM_SPAN 67108864
#define ARM_A9_HPS_BRIDGES_SDRAM_END 0x3ffffff
#define ARM_A9_HPS_BRIDGES_SDRAM_CAS_LATENCY 3
#define ARM_A9_HPS_BRIDGES_SDRAM_CONTENTS_INFO 
#define ARM_A9_HPS_BRIDGES_SDRAM_INIT_NOP_DELAY 0.0
#define ARM_A9_HPS_BRIDGES_SDRAM_INIT_REFRESH_COMMANDS 2
#define ARM_A9_HPS_BRIDGES_SDRAM_IS_INITIALIZED 1
#define ARM_A9_HPS_BRIDGES_SDRAM_POWERUP_DELAY 100.0
#define ARM_A9_HPS_BRIDGES_SDRAM_REFRESH_PERIOD 15.625
#define ARM_A9_HPS_BRIDGES_SDRAM_REGISTER_DATA_IN 1
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_ADDR_WIDTH 25
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_BANK_WIDTH 2
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_COL_WIDTH 10
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_DATA_WIDTH 16
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_NUM_BANKS 4
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define ARM_A9_HPS_BRIDGES_SDRAM_SDRAM_ROW_WIDTH 13
#define ARM_A9_HPS_BRIDGES_SDRAM_SHARED_DATA 0
#define ARM_A9_HPS_BRIDGES_SDRAM_SIM_MODEL_BASE 1
#define ARM_A9_HPS_BRIDGES_SDRAM_STARVATION_INDICATOR 0
#define ARM_A9_HPS_BRIDGES_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define ARM_A9_HPS_BRIDGES_SDRAM_T_AC 5.5
#define ARM_A9_HPS_BRIDGES_SDRAM_T_MRD 3
#define ARM_A9_HPS_BRIDGES_SDRAM_T_RCD 20.0
#define ARM_A9_HPS_BRIDGES_SDRAM_T_RFC 70.0
#define ARM_A9_HPS_BRIDGES_SDRAM_T_RP 20.0
#define ARM_A9_HPS_BRIDGES_SDRAM_T_WR 14.0
#define ARM_A9_HPS_BRIDGES_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_BRIDGES_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_BRIDGES_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_LEDS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_BRIDGES_LEDS_COMPONENT_NAME LEDs
#define ARM_A9_HPS_BRIDGES_LEDS_BASE 0x0
#define ARM_A9_HPS_BRIDGES_LEDS_SPAN 16
#define ARM_A9_HPS_BRIDGES_LEDS_END 0xf
#define ARM_A9_HPS_BRIDGES_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_BRIDGES_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_BRIDGES_LEDS_CAPTURE 0
#define ARM_A9_HPS_BRIDGES_LEDS_DATA_WIDTH 10
#define ARM_A9_HPS_BRIDGES_LEDS_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_BRIDGES_LEDS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_BRIDGES_LEDS_EDGE_TYPE NONE
#define ARM_A9_HPS_BRIDGES_LEDS_FREQ 100000000
#define ARM_A9_HPS_BRIDGES_LEDS_HAS_IN 0
#define ARM_A9_HPS_BRIDGES_LEDS_HAS_OUT 1
#define ARM_A9_HPS_BRIDGES_LEDS_HAS_TRI 0
#define ARM_A9_HPS_BRIDGES_LEDS_IRQ_TYPE NONE
#define ARM_A9_HPS_BRIDGES_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_BASE 0x20
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_SPAN 16
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_END 0x2f
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_CAPTURE 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_DATA_WIDTH 16
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_EDGE_TYPE NONE
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_FREQ 100000000
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_HAS_IN 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_HAS_OUT 1
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_HAS_TRI 0
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_IRQ_TYPE NONE
#define ARM_A9_HPS_BRIDGES_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_BASE 0x40
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_SPAN 16
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_END 0x4f
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_CAPTURE 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_DATA_WIDTH 10
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_EDGE_TYPE NONE
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_FREQ 100000000
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_HAS_IN 1
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_HAS_OUT 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_HAS_TRI 0
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_IRQ_TYPE NONE
#define ARM_A9_HPS_BRIDGES_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_BASE 0x50
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_SPAN 16
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_END 0x5f
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_CAPTURE 1
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_DATA_WIDTH 4
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_EDGE_TYPE FALLING
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_FREQ 100000000
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_HAS_IN 1
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_HAS_OUT 0
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_HAS_TRI 0
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_IRQ_TYPE EDGE
#define ARM_A9_HPS_BRIDGES_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define ARM_A9_HPS_BRIDGES_SYSID_COMPONENT_NAME SysID
#define ARM_A9_HPS_BRIDGES_SYSID_BASE 0x2040
#define ARM_A9_HPS_BRIDGES_SYSID_SPAN 8
#define ARM_A9_HPS_BRIDGES_SYSID_END 0x2047
#define ARM_A9_HPS_BRIDGES_SYSID_ID 0
#define ARM_A9_HPS_BRIDGES_SYSID_TIMESTAMP 1600543965

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define ARM_A9_HPS_BRIDGES_AV_CONFIG_COMPONENT_NAME AV_Config
#define ARM_A9_HPS_BRIDGES_AV_CONFIG_BASE 0x3000
#define ARM_A9_HPS_BRIDGES_AV_CONFIG_SPAN 16
#define ARM_A9_HPS_BRIDGES_AV_CONFIG_END 0x300f

/*
 * Macros for device 'Pixel_DMA_Addr_Translation', class 'altera_up_avalon_video_dma_ctrl_addr_trans'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_TYPE altera_up_avalon_video_dma_ctrl_addr_trans
#define ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_NAME Pixel_DMA_Addr_Translation
#define ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_BASE 0x3020
#define ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_SPAN 16
#define ARM_A9_HPS_BRIDGES_PIXEL_DMA_ADDR_TRANSLATION_END 0x302f

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_control_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_BASE 0x3030
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_SPAN 8
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_END 0x3037

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_BASE 0x3040
#define ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define ARM_A9_HPS_BRIDGES_AUDIO_SUBSYSTEM_AUDIO_END 0x304f

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_BASE 0x8000000
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_SPAN 262144
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_END 0x803ffff
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_CONTENTS_INFO ""
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_DUAL_PORT 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_INSTANCE_ID NONE
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_SIZE_VALUE 262144
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_WRITABLE 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define ARM_A9_HPS_BRIDGES_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_buffer_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_BASE 0x9000000
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_SPAN 8192
#define ARM_A9_HPS_BRIDGES_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_END 0x9001fff

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_SPAN 8192
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_SPAN 8192
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_BASE 0xff705000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_BASE 0xff900000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_SPAN 65536
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_BASE 0xffb00000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_SPAN 262144
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_BASE 0xffb40000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_SPAN 262144
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_BASE 0xffc02000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_END 0xffc020ff
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_FIFO_MODE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_BASE 0xffc03000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_END 0xffc030ff
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_FIFO_MODE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_SPAN 1024
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_BASE 0xffe01000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_SPAN 256
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_BASE 0xfffef000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_SPAN 4096
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'ARM_A9_HPS_bridges'.
 * The macros are prefixed with 'ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_BRIDGES_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define ARM_A9_HPS_ARM_A9_0_SDRAM_COMPONENT_NAME SDRAM
#define ARM_A9_HPS_ARM_A9_0_SDRAM_BASE 0xc0000000
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SPAN 67108864
#define ARM_A9_HPS_ARM_A9_0_SDRAM_END 0xc3ffffff
#define ARM_A9_HPS_ARM_A9_0_SDRAM_CAS_LATENCY 3
#define ARM_A9_HPS_ARM_A9_0_SDRAM_CONTENTS_INFO 
#define ARM_A9_HPS_ARM_A9_0_SDRAM_INIT_NOP_DELAY 0.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_INIT_REFRESH_COMMANDS 2
#define ARM_A9_HPS_ARM_A9_0_SDRAM_IS_INITIALIZED 1
#define ARM_A9_HPS_ARM_A9_0_SDRAM_POWERUP_DELAY 100.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_REFRESH_PERIOD 15.625
#define ARM_A9_HPS_ARM_A9_0_SDRAM_REGISTER_DATA_IN 1
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_ADDR_WIDTH 25
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_BANK_WIDTH 2
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_COL_WIDTH 10
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_DATA_WIDTH 16
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_NUM_BANKS 4
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SDRAM_ROW_WIDTH 13
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SHARED_DATA 0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_SIM_MODEL_BASE 1
#define ARM_A9_HPS_ARM_A9_0_SDRAM_STARVATION_INDICATOR 0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_AC 5.5
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_MRD 3
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_RCD 20.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_RFC 70.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_RP 20.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_T_WR 14.0
#define ARM_A9_HPS_ARM_A9_0_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_ARM_A9_0_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_ARM_A9_0_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_BASE 0xc8000000
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_SPAN 262144
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_END 0xc803ffff
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_CONTENTS_INFO ""
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_DUAL_PORT 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_INSTANCE_ID NONE
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_SIZE_VALUE 262144
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define ARM_A9_HPS_ARM_A9_0_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_buffer_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_BASE 0xc9000000
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_SPAN 8192
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_END 0xc9001fff

/*
 * Macros for device 'LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_LEDS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_0_LEDS_COMPONENT_NAME LEDs
#define ARM_A9_HPS_ARM_A9_0_LEDS_BASE 0xff200000
#define ARM_A9_HPS_ARM_A9_0_LEDS_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_LEDS_END 0xff20000f
#define ARM_A9_HPS_ARM_A9_0_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_DATA_WIDTH 10
#define ARM_A9_HPS_ARM_A9_0_LEDS_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_LEDS_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_0_LEDS_HAS_IN 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_HAS_OUT 1
#define ARM_A9_HPS_ARM_A9_0_LEDS_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_0_LEDS_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_BASE 0xff200020
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_END 0xff20002f
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_DATA_WIDTH 16
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_HAS_IN 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_HAS_OUT 1
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_BASE 0xff200040
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_END 0xff20004f
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_DATA_WIDTH 10
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_HAS_IN 1
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_HAS_OUT 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_0_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_BASE 0xff200050
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_END 0xff20005f
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_CAPTURE 1
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_DATA_WIDTH 4
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_EDGE_TYPE FALLING
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_HAS_IN 1
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_HAS_OUT 0
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_IRQ_TYPE EDGE
#define ARM_A9_HPS_ARM_A9_0_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define ARM_A9_HPS_ARM_A9_0_SYSID_COMPONENT_NAME SysID
#define ARM_A9_HPS_ARM_A9_0_SYSID_BASE 0xff202040
#define ARM_A9_HPS_ARM_A9_0_SYSID_SPAN 8
#define ARM_A9_HPS_ARM_A9_0_SYSID_END 0xff202047
#define ARM_A9_HPS_ARM_A9_0_SYSID_ID 0
#define ARM_A9_HPS_ARM_A9_0_SYSID_TIMESTAMP 1600543965

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define ARM_A9_HPS_ARM_A9_0_AV_CONFIG_COMPONENT_NAME AV_Config
#define ARM_A9_HPS_ARM_A9_0_AV_CONFIG_BASE 0xff203000
#define ARM_A9_HPS_ARM_A9_0_AV_CONFIG_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_AV_CONFIG_END 0xff20300f

/*
 * Macros for device 'Pixel_DMA_Addr_Translation', class 'altera_up_avalon_video_dma_ctrl_addr_trans'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_TYPE altera_up_avalon_video_dma_ctrl_addr_trans
#define ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_NAME Pixel_DMA_Addr_Translation
#define ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_BASE 0xff203020
#define ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_PIXEL_DMA_ADDR_TRANSLATION_END 0xff20302f

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_control_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_BASE 0xff203030
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_SPAN 8
#define ARM_A9_HPS_ARM_A9_0_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_END 0xff203037

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_BASE 0xff203040
#define ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define ARM_A9_HPS_ARM_A9_0_AUDIO_SUBSYSTEM_AUDIO_END 0xff20304f

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_SPAN 8192
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_SPAN 8192
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_BASE 0xff705000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_BASE 0xff900000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_SPAN 65536
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_BASE 0xffb00000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_SPAN 262144
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_BASE 0xffb40000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_SPAN 262144
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_BASE 0xffc02000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_END 0xffc020ff
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_FIFO_MODE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_BASE 0xffc03000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_END 0xffc030ff
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_FIFO_MODE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_COMPONENT_NAME ARM_A9_HPS_wd_timer0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_BASE 0xffd02000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'ARM_A9_HPS_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_COMPONENT_NAME ARM_A9_HPS_wd_timer1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_BASE 0xffd03000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_SPAN 1024
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_BASE 0xffe01000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_scu', class 'scu'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_COMPONENT_TYPE scu
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_COMPONENT_NAME ARM_A9_HPS_scu
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_BASE 0xfffec000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_SCU_END 0xfffec0ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_SPAN 256
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_BASE 0xfffef000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_SPAN 4096
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_0'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_ARM_A9_0_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define ARM_A9_HPS_ARM_A9_1_SDRAM_COMPONENT_NAME SDRAM
#define ARM_A9_HPS_ARM_A9_1_SDRAM_BASE 0xc0000000
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SPAN 67108864
#define ARM_A9_HPS_ARM_A9_1_SDRAM_END 0xc3ffffff
#define ARM_A9_HPS_ARM_A9_1_SDRAM_CAS_LATENCY 3
#define ARM_A9_HPS_ARM_A9_1_SDRAM_CONTENTS_INFO 
#define ARM_A9_HPS_ARM_A9_1_SDRAM_INIT_NOP_DELAY 0.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_INIT_REFRESH_COMMANDS 2
#define ARM_A9_HPS_ARM_A9_1_SDRAM_IS_INITIALIZED 1
#define ARM_A9_HPS_ARM_A9_1_SDRAM_POWERUP_DELAY 100.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_REFRESH_PERIOD 15.625
#define ARM_A9_HPS_ARM_A9_1_SDRAM_REGISTER_DATA_IN 1
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_ADDR_WIDTH 25
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_BANK_WIDTH 2
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_COL_WIDTH 10
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_DATA_WIDTH 16
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_NUM_BANKS 4
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SDRAM_ROW_WIDTH 13
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SHARED_DATA 0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_SIM_MODEL_BASE 1
#define ARM_A9_HPS_ARM_A9_1_SDRAM_STARVATION_INDICATOR 0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_AC 5.5
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_MRD 3
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_RCD 20.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_RFC 70.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_RP 20.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_T_WR 14.0
#define ARM_A9_HPS_ARM_A9_1_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_ARM_A9_1_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_ARM_A9_1_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_BASE 0xc8000000
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_SPAN 262144
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_END 0xc803ffff
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_CONTENTS_INFO ""
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_DUAL_PORT 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_INSTANCE_ID NONE
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_SIZE_VALUE 262144
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define ARM_A9_HPS_ARM_A9_1_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_buffer_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_BASE 0xc9000000
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_SPAN 8192
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_END 0xc9001fff

/*
 * Macros for device 'LEDs', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_LEDS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_LEDS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_1_LEDS_COMPONENT_NAME LEDs
#define ARM_A9_HPS_ARM_A9_1_LEDS_BASE 0xff200000
#define ARM_A9_HPS_ARM_A9_1_LEDS_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_LEDS_END 0xff20000f
#define ARM_A9_HPS_ARM_A9_1_LEDS_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_DATA_WIDTH 10
#define ARM_A9_HPS_ARM_A9_1_LEDS_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_LEDS_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_1_LEDS_HAS_IN 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_HAS_OUT 1
#define ARM_A9_HPS_ARM_A9_1_LEDS_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_1_LEDS_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_LEDS_RESET_VALUE 0

/*
 * Macros for device 'HEX3_HEX0', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_COMPONENT_NAME HEX3_HEX0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_BASE 0xff200020
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_END 0xff20002f
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_DATA_WIDTH 16
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_DO_TEST_BENCH_WIRING 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_HAS_IN 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_HAS_OUT 1
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_HEX3_HEX0_RESET_VALUE 0

/*
 * Macros for device 'Slider_Switches', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_COMPONENT_NAME Slider_Switches
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_BASE 0xff200040
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_END 0xff20004f
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_CAPTURE 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_DATA_WIDTH 10
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_EDGE_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_HAS_IN 1
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_HAS_OUT 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_IRQ_TYPE NONE
#define ARM_A9_HPS_ARM_A9_1_SLIDER_SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'Pushbuttons', class 'altera_avalon_pio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_COMPONENT_TYPE altera_avalon_pio
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_COMPONENT_NAME Pushbuttons
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_BASE 0xff200050
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_END 0xff20005f
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_BIT_CLEARING_EDGE_REGISTER 1
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_CAPTURE 1
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_DATA_WIDTH 4
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_DO_TEST_BENCH_WIRING 1
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_DRIVEN_SIM_VALUE 0
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_EDGE_TYPE FALLING
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_FREQ 100000000
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_HAS_IN 1
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_HAS_OUT 0
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_HAS_TRI 0
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_IRQ_TYPE EDGE
#define ARM_A9_HPS_ARM_A9_1_PUSHBUTTONS_RESET_VALUE 0

/*
 * Macros for device 'SysID', class 'altera_avalon_sysid_qsys'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_SYSID_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_SYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define ARM_A9_HPS_ARM_A9_1_SYSID_COMPONENT_NAME SysID
#define ARM_A9_HPS_ARM_A9_1_SYSID_BASE 0xff202040
#define ARM_A9_HPS_ARM_A9_1_SYSID_SPAN 8
#define ARM_A9_HPS_ARM_A9_1_SYSID_END 0xff202047
#define ARM_A9_HPS_ARM_A9_1_SYSID_ID 0
#define ARM_A9_HPS_ARM_A9_1_SYSID_TIMESTAMP 1600543965

/*
 * Macros for device 'AV_Config', class 'altera_up_avalon_audio_and_video_config'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_AV_CONFIG_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_AV_CONFIG_COMPONENT_TYPE altera_up_avalon_audio_and_video_config
#define ARM_A9_HPS_ARM_A9_1_AV_CONFIG_COMPONENT_NAME AV_Config
#define ARM_A9_HPS_ARM_A9_1_AV_CONFIG_BASE 0xff203000
#define ARM_A9_HPS_ARM_A9_1_AV_CONFIG_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_AV_CONFIG_END 0xff20300f

/*
 * Macros for device 'Pixel_DMA_Addr_Translation', class 'altera_up_avalon_video_dma_ctrl_addr_trans'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_TYPE altera_up_avalon_video_dma_ctrl_addr_trans
#define ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_COMPONENT_NAME Pixel_DMA_Addr_Translation
#define ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_BASE 0xff203020
#define ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_PIXEL_DMA_ADDR_TRANSLATION_END 0xff20302f

/*
 * Macros for device 'VGA_Subsystem_VGA_Char_Buffer_avalon_char_control_slave', class 'altera_up_avalon_video_character_buffer_with_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_TYPE altera_up_avalon_video_character_buffer_with_dma
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_COMPONENT_NAME VGA_Subsystem_VGA_Char_Buffer
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_BASE 0xff203030
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_SPAN 8
#define ARM_A9_HPS_ARM_A9_1_VGA_SUBSYSTEM_VGA_CHAR_BUFFER_AVALON_CHAR_CONTROL_SLAVE_END 0xff203037

/*
 * Macros for device 'Audio_Subsystem_Audio', class 'altera_up_avalon_audio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_TYPE altera_up_avalon_audio
#define ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_COMPONENT_NAME Audio_Subsystem_Audio
#define ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_BASE 0xff203040
#define ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_SPAN 16
#define ARM_A9_HPS_ARM_A9_1_AUDIO_SUBSYSTEM_AUDIO_END 0xff20304f

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_SPAN 8192
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_SPAN 8192
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_BASE 0xff705000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_BASE 0xff900000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_SPAN 65536
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_BASE 0xffb00000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_SPAN 262144
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_BASE 0xffb40000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_SPAN 262144
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_BASE 0xffc02000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_END 0xffc020ff
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_FIFO_MODE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_BASE 0xffc03000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_END 0xffc030ff
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_FIFO_MODE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_wd_timer0', class 'dw_wd_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_COMPONENT_TYPE dw_wd_timer
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_COMPONENT_NAME ARM_A9_HPS_wd_timer0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_BASE 0xffd02000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER0_END 0xffd020ff

/*
 * Macros for device 'ARM_A9_HPS_wd_timer1', class 'dw_wd_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_COMPONENT_TYPE dw_wd_timer
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_COMPONENT_NAME ARM_A9_HPS_wd_timer1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_BASE 0xffd03000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_WD_TIMER1_END 0xffd030ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_SPAN 1024
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_BASE 0xffe01000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_scu', class 'scu'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_COMPONENT_TYPE scu
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_COMPONENT_NAME ARM_A9_HPS_scu
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_BASE 0xfffec000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_SCU_END 0xfffec0ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_SPAN 256
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_BASE 0xfffef000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_SPAN 4096
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'ARM_A9_HPS_arm_a9_1'.
 * The macros are prefixed with 'ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define ARM_A9_HPS_ARM_A9_1_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for module 'F2H_Mem_Window_00000000', class 'altera_address_span_extender'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_'.
 * The prefix comes from the module name.
 */
#define F2H_MEM_WINDOW_00000000_COMPONENT_TYPE altera_address_span_extender
#define F2H_MEM_WINDOW_00000000_COMPONENT_NAME F2H_Mem_Window_00000000
#define F2H_MEM_WINDOW_00000000_BURSTCOUNT_WIDTH 1
#define F2H_MEM_WINDOW_00000000_BYTEENABLE_WIDTH 4
#define F2H_MEM_WINDOW_00000000_CNTL_ADDRESS_WIDTH 1
#define F2H_MEM_WINDOW_00000000_DATA_WIDTH 32
#define F2H_MEM_WINDOW_00000000_MASTER_ADDRESS_WIDTH 32
#define F2H_MEM_WINDOW_00000000_MAX_BURST_BYTES 4
#define F2H_MEM_WINDOW_00000000_MAX_BURST_WORDS 1
#define F2H_MEM_WINDOW_00000000_SLAVE_ADDRESS_SHIFT 2
#define F2H_MEM_WINDOW_00000000_SLAVE_ADDRESS_WIDTH 28
#define F2H_MEM_WINDOW_00000000_SUB_WINDOW_COUNT 1

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_SPAN 8192
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_SPAN 8192
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_BASE 0xff705000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_BASE 0xff900000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_SPAN 65536
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_BASE 0xffb00000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_SPAN 262144
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_BASE 0xffb40000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_SPAN 262144
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_BASE 0xffc02000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_END 0xffc020ff
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_FIFO_MODE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_BASE 0xffc03000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_END 0xffc030ff
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_FIFO_MODE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_SPAN 1024
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_BASE 0xffe01000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_SPAN 256
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_BASE 0xfffef000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_SPAN 4096
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'F2H_Mem_Window_00000000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_00000000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for module 'F2H_Mem_Window_FF600000', class 'altera_address_span_extender'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_'.
 * The prefix comes from the module name.
 */
#define F2H_MEM_WINDOW_FF600000_COMPONENT_TYPE altera_address_span_extender
#define F2H_MEM_WINDOW_FF600000_COMPONENT_NAME F2H_Mem_Window_FF600000
#define F2H_MEM_WINDOW_FF600000_BURSTCOUNT_WIDTH 1
#define F2H_MEM_WINDOW_FF600000_BYTEENABLE_WIDTH 4
#define F2H_MEM_WINDOW_FF600000_CNTL_ADDRESS_WIDTH 1
#define F2H_MEM_WINDOW_FF600000_DATA_WIDTH 32
#define F2H_MEM_WINDOW_FF600000_MASTER_ADDRESS_WIDTH 32
#define F2H_MEM_WINDOW_FF600000_MAX_BURST_BYTES 4
#define F2H_MEM_WINDOW_FF600000_MAX_BURST_WORDS 1
#define F2H_MEM_WINDOW_FF600000_SLAVE_ADDRESS_SHIFT 2
#define F2H_MEM_WINDOW_FF600000_SLAVE_ADDRESS_WIDTH 19
#define F2H_MEM_WINDOW_FF600000_SUB_WINDOW_COUNT 1

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_SPAN 8192
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_SPAN 8192
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_BASE 0xff705000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_BASE 0xff900000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_SPAN 65536
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_BASE 0xffb00000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_SPAN 262144
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_BASE 0xffb40000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_SPAN 262144
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_BASE 0xffc02000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_END 0xffc020ff
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_FIFO_MODE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_BASE 0xffc03000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_END 0xffc030ff
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_FIFO_MODE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_SPAN 1024
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_BASE 0xffe01000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_SPAN 256
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_BASE 0xfffef000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_SPAN 4096
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'F2H_Mem_Window_FF600000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_FF600000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for module 'F2H_Mem_Window_FF800000', class 'altera_address_span_extender'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_'.
 * The prefix comes from the module name.
 */
#define F2H_MEM_WINDOW_FF800000_COMPONENT_TYPE altera_address_span_extender
#define F2H_MEM_WINDOW_FF800000_COMPONENT_NAME F2H_Mem_Window_FF800000
#define F2H_MEM_WINDOW_FF800000_BURSTCOUNT_WIDTH 1
#define F2H_MEM_WINDOW_FF800000_BYTEENABLE_WIDTH 4
#define F2H_MEM_WINDOW_FF800000_CNTL_ADDRESS_WIDTH 1
#define F2H_MEM_WINDOW_FF800000_DATA_WIDTH 32
#define F2H_MEM_WINDOW_FF800000_MASTER_ADDRESS_WIDTH 32
#define F2H_MEM_WINDOW_FF800000_MAX_BURST_BYTES 4
#define F2H_MEM_WINDOW_FF800000_MAX_BURST_WORDS 1
#define F2H_MEM_WINDOW_FF800000_SLAVE_ADDRESS_SHIFT 2
#define F2H_MEM_WINDOW_FF800000_SLAVE_ADDRESS_WIDTH 21
#define F2H_MEM_WINDOW_FF800000_SUB_WINDOW_COUNT 1

/*
 * Macros for device 'ARM_A9_HPS_axi_sdram', class 'axi_sdram'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_TYPE axi_sdram
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_COMPONENT_NAME ARM_A9_HPS_axi_sdram
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_BASE 0x0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_SPAN 0x80000000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_END 0x7fffffff
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_SIZE_VALUE 1<<31
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_WRITABLE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 31

/*
 * Macros for device 'ARM_A9_HPS_gmac0', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_COMPONENT_NAME ARM_A9_HPS_gmac0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_BASE 0xff700000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_SPAN 8192
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC0_END 0xff701fff

/*
 * Macros for device 'ARM_A9_HPS_gmac1', class 'stmmac'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_COMPONENT_TYPE stmmac
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_COMPONENT_NAME ARM_A9_HPS_gmac1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_BASE 0xff702000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_SPAN 8192
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GMAC1_END 0xff703fff

/*
 * Macros for device 'ARM_A9_HPS_sdmmc', class 'sdmmc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_COMPONENT_TYPE sdmmc
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_COMPONENT_NAME ARM_A9_HPS_sdmmc
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_BASE 0xff704000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDMMC_END 0xff704fff

/*
 * Macros for device 'ARM_A9_HPS_qspi', class 'cadence_qspi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_COMPONENT_TYPE cadence_qspi
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_COMPONENT_NAME ARM_A9_HPS_qspi
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_BASE 0xff705000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_QSPI_END 0xff7050ff

/*
 * Macros for device 'ARM_A9_HPS_fpgamgr', class 'altera_fpgamgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_COMPONENT_TYPE altera_fpgamgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_COMPONENT_NAME ARM_A9_HPS_fpgamgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_BASE 0xff706000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_FPGAMGR_END 0xff706fff

/*
 * Macros for device 'ARM_A9_HPS_gpio0', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_COMPONENT_NAME ARM_A9_HPS_gpio0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_BASE 0xff708000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO0_END 0xff7080ff

/*
 * Macros for device 'ARM_A9_HPS_gpio1', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_COMPONENT_NAME ARM_A9_HPS_gpio1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_BASE 0xff709000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO1_END 0xff7090ff

/*
 * Macros for device 'ARM_A9_HPS_gpio2', class 'dw_gpio'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_COMPONENT_TYPE dw_gpio
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_COMPONENT_NAME ARM_A9_HPS_gpio2
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_BASE 0xff70a000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_GPIO2_END 0xff70a0ff

/*
 * Macros for device 'ARM_A9_HPS_l3regs', class 'altera_l3regs'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_COMPONENT_TYPE altera_l3regs
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_COMPONENT_NAME ARM_A9_HPS_l3regs
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_BASE 0xff800000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L3REGS_END 0xff800fff

/*
 * Macros for device 'ARM_A9_HPS_nand0', class 'denali_nand'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_COMPONENT_TYPE denali_nand
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_COMPONENT_NAME ARM_A9_HPS_nand0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_BASE 0xff900000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_SPAN 65536
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_NAND0_END 0xff90ffff

/*
 * Macros for device 'ARM_A9_HPS_usb0', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_COMPONENT_NAME ARM_A9_HPS_usb0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_BASE 0xffb00000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_SPAN 262144
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB0_END 0xffb3ffff

/*
 * Macros for device 'ARM_A9_HPS_usb1', class 'usb'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_COMPONENT_TYPE usb
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_COMPONENT_NAME ARM_A9_HPS_usb1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_BASE 0xffb40000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_SPAN 262144
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_USB1_END 0xffb7ffff

/*
 * Macros for device 'ARM_A9_HPS_dcan0', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_COMPONENT_NAME ARM_A9_HPS_dcan0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_BASE 0xffc00000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN0_END 0xffc00fff

/*
 * Macros for device 'ARM_A9_HPS_dcan1', class 'bosch_dcan'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_COMPONENT_TYPE bosch_dcan
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_COMPONENT_NAME ARM_A9_HPS_dcan1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_BASE 0xffc01000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DCAN1_END 0xffc01fff

/*
 * Macros for device 'ARM_A9_HPS_uart0', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_COMPONENT_NAME ARM_A9_HPS_uart0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_BASE 0xffc02000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_END 0xffc020ff
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_FIFO_HWFC 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_FIFO_MODE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_FIFO_SWFC 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART0_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_uart1', class 'snps_uart'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_COMPONENT_TYPE snps_uart
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_COMPONENT_NAME ARM_A9_HPS_uart1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_BASE 0xffc03000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_END 0xffc030ff
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_FIFO_DEPTH 128
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_FIFO_HWFC 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_FIFO_MODE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_FIFO_SWFC 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_UART1_FREQ 100000000

/*
 * Macros for device 'ARM_A9_HPS_i2c0', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_COMPONENT_NAME ARM_A9_HPS_i2c0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_BASE 0xffc04000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C0_END 0xffc040ff

/*
 * Macros for device 'ARM_A9_HPS_i2c1', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_COMPONENT_NAME ARM_A9_HPS_i2c1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_BASE 0xffc05000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C1_END 0xffc050ff

/*
 * Macros for device 'ARM_A9_HPS_i2c2', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_COMPONENT_NAME ARM_A9_HPS_i2c2
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_BASE 0xffc06000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C2_END 0xffc060ff

/*
 * Macros for device 'ARM_A9_HPS_i2c3', class 'designware_i2c'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_COMPONENT_TYPE designware_i2c
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_COMPONENT_NAME ARM_A9_HPS_i2c3
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_BASE 0xffc07000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_I2C3_END 0xffc070ff

/*
 * Macros for device 'ARM_A9_HPS_timer0', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_COMPONENT_NAME ARM_A9_HPS_timer0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_BASE 0xffc08000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER0_END 0xffc080ff

/*
 * Macros for device 'ARM_A9_HPS_timer1', class 'dw_apb_timer_sp'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_COMPONENT_TYPE dw_apb_timer_sp
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_COMPONENT_NAME ARM_A9_HPS_timer1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_BASE 0xffc09000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER1_END 0xffc090ff

/*
 * Macros for device 'ARM_A9_HPS_sdrctl', class 'altera_sdrctl'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_COMPONENT_TYPE altera_sdrctl
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_COMPONENT_NAME ARM_A9_HPS_sdrctl
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_BASE 0xffc25000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SDRCTL_END 0xffc25fff

/*
 * Macros for device 'ARM_A9_HPS_timer2', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_COMPONENT_NAME ARM_A9_HPS_timer2
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_BASE 0xffd00000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER2_END 0xffd000ff

/*
 * Macros for device 'ARM_A9_HPS_timer3', class 'dw_apb_timer_osc'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_COMPONENT_TYPE dw_apb_timer_osc
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_COMPONENT_NAME ARM_A9_HPS_timer3
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_BASE 0xffd01000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER3_END 0xffd010ff

/*
 * Macros for device 'ARM_A9_HPS_clkmgr', class 'asimov_clkmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_COMPONENT_TYPE asimov_clkmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_COMPONENT_NAME ARM_A9_HPS_clkmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_BASE 0xffd04000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_CLKMGR_END 0xffd04fff

/*
 * Macros for device 'ARM_A9_HPS_rstmgr', class 'altera_rstmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_COMPONENT_NAME ARM_A9_HPS_rstmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_BASE 0xffd05000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_RSTMGR_END 0xffd050ff

/*
 * Macros for device 'ARM_A9_HPS_sysmgr', class 'altera_sysmgr'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_COMPONENT_TYPE altera_sysmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_COMPONENT_NAME ARM_A9_HPS_sysmgr
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_BASE 0xffd08000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_SPAN 1024
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SYSMGR_END 0xffd083ff

/*
 * Macros for device 'ARM_A9_HPS_dma', class 'arm_pl330_dma'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_COMPONENT_TYPE arm_pl330_dma
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_COMPONENT_NAME ARM_A9_HPS_dma
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_BASE 0xffe01000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_DMA_END 0xffe01fff

/*
 * Macros for device 'ARM_A9_HPS_spim0', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_COMPONENT_NAME ARM_A9_HPS_spim0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_BASE 0xfff00000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM0_END 0xfff000ff

/*
 * Macros for device 'ARM_A9_HPS_spim1', class 'spi'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_COMPONENT_TYPE spi
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_COMPONENT_NAME ARM_A9_HPS_spim1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_BASE 0xfff01000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_SPIM1_END 0xfff010ff

/*
 * Macros for device 'ARM_A9_HPS_timer', class 'arm_internal_timer'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_COMPONENT_NAME ARM_A9_HPS_timer
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_BASE 0xfffec600
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_SPAN 256
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_TIMER_END 0xfffec6ff

/*
 * Macros for device 'ARM_A9_HPS_arm_gic_0', class 'arm_gic'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_TYPE arm_gic
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_COMPONENT_NAME ARM_A9_HPS_arm_gic_0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_BASE 0xfffed000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_ARM_GIC_0_END 0xfffedfff

/*
 * Macros for device 'ARM_A9_HPS_L2', class 'arm_pl310_L2'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_COMPONENT_TYPE arm_pl310_L2
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_COMPONENT_NAME ARM_A9_HPS_L2
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_BASE 0xfffef000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_SPAN 4096
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_L2_END 0xfffeffff

/*
 * Macros for device 'ARM_A9_HPS_axi_ocram', class 'axi_ocram'
 * Path to the device is from the master group 'F2H_Mem_Window_FF800000'.
 * The macros are prefixed with 'F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_TYPE axi_ocram
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_COMPONENT_NAME ARM_A9_HPS_axi_ocram
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_BASE 0xffff0000
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_SPAN 65536
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_END 0xffffffff
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_SIZE_MULTIPLE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_SIZE_VALUE 1<<16
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_WRITABLE 1
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_DAT_SYM 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_GENERATE_HEX 0
#define F2H_MEM_WINDOW_FF800000_ARM_A9_HPS_AXI_OCRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'VGA_Subsystem_VGA_Pixel_DMA', class 'altera_up_avalon_video_pixel_buffer_dma'
 * Path to the device is from the master group 'Pixel_DMA_Addr_Translation'.
 * The macros are prefixed with 'PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_TYPE altera_up_avalon_video_pixel_buffer_dma
#define PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_COMPONENT_NAME VGA_Subsystem_VGA_Pixel_DMA
#define PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_BASE 0x0
#define PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_SPAN 16
#define PIXEL_DMA_ADDR_TRANSLATION_VGA_SUBSYSTEM_VGA_PIXEL_DMA_END 0xf

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'VGA_Subsystem'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VGA_SUBSYSTEM_SDRAM_COMPONENT_NAME SDRAM
#define VGA_SUBSYSTEM_SDRAM_BASE 0x0
#define VGA_SUBSYSTEM_SDRAM_SPAN 67108864
#define VGA_SUBSYSTEM_SDRAM_END 0x3ffffff
#define VGA_SUBSYSTEM_SDRAM_CAS_LATENCY 3
#define VGA_SUBSYSTEM_SDRAM_CONTENTS_INFO 
#define VGA_SUBSYSTEM_SDRAM_INIT_NOP_DELAY 0.0
#define VGA_SUBSYSTEM_SDRAM_INIT_REFRESH_COMMANDS 2
#define VGA_SUBSYSTEM_SDRAM_IS_INITIALIZED 1
#define VGA_SUBSYSTEM_SDRAM_POWERUP_DELAY 100.0
#define VGA_SUBSYSTEM_SDRAM_REFRESH_PERIOD 15.625
#define VGA_SUBSYSTEM_SDRAM_REGISTER_DATA_IN 1
#define VGA_SUBSYSTEM_SDRAM_SDRAM_ADDR_WIDTH 25
#define VGA_SUBSYSTEM_SDRAM_SDRAM_BANK_WIDTH 2
#define VGA_SUBSYSTEM_SDRAM_SDRAM_COL_WIDTH 10
#define VGA_SUBSYSTEM_SDRAM_SDRAM_DATA_WIDTH 16
#define VGA_SUBSYSTEM_SDRAM_SDRAM_NUM_BANKS 4
#define VGA_SUBSYSTEM_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VGA_SUBSYSTEM_SDRAM_SDRAM_ROW_WIDTH 13
#define VGA_SUBSYSTEM_SDRAM_SHARED_DATA 0
#define VGA_SUBSYSTEM_SDRAM_SIM_MODEL_BASE 1
#define VGA_SUBSYSTEM_SDRAM_STARVATION_INDICATOR 0
#define VGA_SUBSYSTEM_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VGA_SUBSYSTEM_SDRAM_T_AC 5.5
#define VGA_SUBSYSTEM_SDRAM_T_MRD 3
#define VGA_SUBSYSTEM_SDRAM_T_RCD 20.0
#define VGA_SUBSYSTEM_SDRAM_T_RFC 70.0
#define VGA_SUBSYSTEM_SDRAM_T_RP 20.0
#define VGA_SUBSYSTEM_SDRAM_T_WR 14.0
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'VGA_Subsystem'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define VGA_SUBSYSTEM_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define VGA_SUBSYSTEM_ONCHIP_SRAM_BASE 0x8000000
#define VGA_SUBSYSTEM_ONCHIP_SRAM_SPAN 262144
#define VGA_SUBSYSTEM_ONCHIP_SRAM_END 0x803ffff
#define VGA_SUBSYSTEM_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define VGA_SUBSYSTEM_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define VGA_SUBSYSTEM_ONCHIP_SRAM_CONTENTS_INFO ""
#define VGA_SUBSYSTEM_ONCHIP_SRAM_DUAL_PORT 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define VGA_SUBSYSTEM_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_INSTANCE_ID NONE
#define VGA_SUBSYSTEM_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define VGA_SUBSYSTEM_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define VGA_SUBSYSTEM_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_SIZE_VALUE 262144
#define VGA_SUBSYSTEM_ONCHIP_SRAM_WRITABLE 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define VGA_SUBSYSTEM_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM

/*
 * Macros for device 'SDRAM', class 'altera_avalon_new_sdram_controller'
 * Path to the device is from the master group 'VGA_Subsystem_VGA_Pixel_DMA'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_COMPONENT_NAME SDRAM
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_BASE 0x0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SPAN 67108864
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_END 0x3ffffff
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_CAS_LATENCY 3
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_CONTENTS_INFO 
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_INIT_NOP_DELAY 0.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_INIT_REFRESH_COMMANDS 2
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_IS_INITIALIZED 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_POWERUP_DELAY 100.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_REFRESH_PERIOD 15.625
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_REGISTER_DATA_IN 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_ADDR_WIDTH 25
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_BANK_WIDTH 2
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_COL_WIDTH 10
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_DATA_WIDTH 16
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_NUM_BANKS 4
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SDRAM_ROW_WIDTH 13
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SHARED_DATA 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_SIM_MODEL_BASE 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_STARVATION_INDICATOR 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_AC 5.5
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_MRD 3
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RCD 20.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RFC 70.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_RP 20.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_T_WR 14.0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'VGA_Subsystem_VGA_Pixel_DMA'.
 * The macros are prefixed with 'VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_BASE 0x8000000
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_SPAN 262144
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_END 0x803ffff
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_CONTENTS_INFO ""
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_DUAL_PORT 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_INIT_MEM_CONTENT 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_INSTANCE_ID NONE
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_SINGLE_CLOCK_OP 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_SIZE_MULTIPLE 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_SIZE_VALUE 262144
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_WRITABLE 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define VGA_SUBSYSTEM_VGA_PIXEL_DMA_ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM


#endif /* _ALTERA_COMPUTER_SYSTEM_H_ */
