Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 18:25:14 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  130         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (262)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: OneHz/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Select/DUUT/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (262)
--------------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  277          inf        0.000                      0                  277           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           277 Endpoints
Min Delay           277 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.730ns (48.374%)  route 5.048ns (51.626%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Select/DUT/out_reg[1]/Q
                         net (fo=21, routed)          1.321     1.740    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.299     2.039 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.848     2.887    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.011 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.968     3.979    HelpMe/Select_Adjust/num2[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.154     4.133 r  HelpMe/Select_Adjust/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     6.044    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.734     9.779 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.779    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 4.599ns (47.251%)  route 5.134ns (52.749%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Select/DUT/out_reg[0]/Q
                         net (fo=22, routed)          1.502     1.958    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     2.082 f  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.801     2.883    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.007 f  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     4.030    HelpMe/Select_Adjust/num2[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.152     4.182 r  HelpMe/Select_Adjust/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.990    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743     9.733 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.733    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.594ns  (logic 4.594ns (47.878%)  route 5.001ns (52.122%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[0]/Q
                         net (fo=22, routed)          1.502     1.958    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     2.082 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.801     2.883    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.007 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.024     4.031    HelpMe/Select_Adjust/num2[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152     4.183 r  HelpMe/Select_Adjust/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.857    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.594 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.594    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.495ns (47.356%)  route 4.997ns (52.644%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Select/DUT/out_reg[1]/Q
                         net (fo=21, routed)          1.321     1.740    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.299     2.039 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.848     2.887    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.011 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973     3.984    HelpMe/Select_Adjust/num2[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.108 r  HelpMe/Select_Adjust/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     5.963    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.492 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.492    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.332ns (45.743%)  route 5.139ns (54.257%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[0]/Q
                         net (fo=22, routed)          1.502     1.958    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     2.082 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.801     2.883    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.007 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.024     4.031    HelpMe/Select_Adjust/num2[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     4.155 r  HelpMe/Select_Adjust/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.967    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.471 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.471    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 4.348ns (46.534%)  route 4.996ns (53.466%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[0]/Q
                         net (fo=22, routed)          1.502     1.958    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     2.082 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.801     2.883    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.007 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     4.030    HelpMe/Select_Adjust/num2[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.154 r  HelpMe/Select_Adjust/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.824    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.344 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.344    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.477ns (48.003%)  route 4.849ns (51.997%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Select/DUT/out_reg[1]/Q
                         net (fo=21, routed)          1.321     1.740    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_4_0[1]
    SLICE_X63Y21         LUT5 (Prop_lut5_I3_O)        0.299     2.039 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.848     2.887    HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.011 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.968     3.979    HelpMe/Select_Adjust/num2[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.103 r  HelpMe/Select_Adjust/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.815    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.326 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.326    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.399ns (47.608%)  route 4.841ns (52.392%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=29, routed)          2.346     2.864    HelpMe/Select_Adjust/selected_adjust[1]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.152     3.016 r  HelpMe/Select_Adjust/LD15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496     5.511    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.729     9.241 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000     9.241    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.388ns (49.731%)  route 4.436ns (50.269%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=29, routed)          2.341     2.859    HelpMe/Select_Adjust/selected_adjust[1]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.150     3.009 r  HelpMe/Select_Adjust/LD12_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.095     5.104    LD12_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.720     8.824 r  LD12_OBUF_inst/O
                         net (fo=0)                   0.000     8.824    LD12
    P3                                                                r  LD12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.149ns (48.268%)  route 4.447ns (51.732%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=29, routed)          2.341     2.859    HelpMe/Select_Adjust/selected_adjust[1]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.983 r  HelpMe/Select_Adjust/LD13_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.106     5.089    LD13_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.596 r  LD13_OBUF_inst/O
                         net (fo=0)                   0.000     8.596    LD13
    N3                                                                r  LD13 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    B4/debounc/q2
    SLICE_X36Y18         FDRE                                         r  B4/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Adjust_Alarm_Ten_Minute/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelpMe/Adjust_Alarm_Ten_Minute/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[0]/Q
                         net (fo=5, routed)           0.090     0.231    HelpMe/Adjust_Alarm_Ten_Minute/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.276 r  HelpMe/Adjust_Alarm_Ten_Minute/out[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.276    HelpMe/Adjust_Alarm_Ten_Minute/out[1]_i_1__3_n_0
    SLICE_X64Y21         FDCE                                         r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B2/debounc/q2
    SLICE_X34Y18         FDRE                                         r  B2/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B1/debounc/q2
    SLICE_X34Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B1/debounc/q1_i_1/O
                         net (fo=1, routed)           0.000     0.285    B1/sync/q1_reg_0
    SLICE_X34Y18         FDRE                                         r  B1/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.109     0.250    B3/debounc/q2
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.295 r  B3/debounc/q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    B3/sync/q1_reg_0
    SLICE_X36Y18         FDRE                                         r  B3/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.075     0.203    B4/debounc/q2
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.099     0.302 r  B4/debounc/q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.302    B4/sync/q1_reg_0
    SLICE_X36Y18         FDRE                                         r  B4/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HelpMe/Select_Adjust/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.722%)  route 0.120ns (39.278%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  B1/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.120     0.261    HelpMe/Select_Adjust/state_1[0]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  HelpMe/Select_Adjust/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    HelpMe/Select_Adjust/out[1]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  HelpMe/Select_Adjust/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.071     0.219    B2/debounc/q2
    SLICE_X34Y18         LUT3 (Prop_lut3_I1_O)        0.098     0.317 r  B2/debounc/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    B2/sync/q1_reg_0
    SLICE_X34Y18         FDRE                                         r  B2/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    B3/debounc/q2
    SLICE_X37Y18         FDRE                                         r  B3/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Adjust_Alarm_Ten_Minute/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelpMe/Adjust_Alarm_Ten_Minute/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.111%)  route 0.145ns (43.889%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[2]/Q
                         net (fo=5, routed)           0.145     0.286    HelpMe/Adjust_Alarm_Ten_Minute/Q[2]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.331 r  HelpMe/Adjust_Alarm_Ten_Minute/out[3]_i_2__4/O
                         net (fo=1, routed)           0.000     0.331    HelpMe/Adjust_Alarm_Ten_Minute/out[3]_i_2__4_n_0
    SLICE_X65Y21         FDCE                                         r  HelpMe/Adjust_Alarm_Ten_Minute/out_reg[3]/D
  -------------------------------------------------------------------    -------------------





