#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 12 13:04:23 2023
# Process ID: 6816
# Current directory: C:/Users/8201525/Desktop/labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6716 C:\Users\8201525\Desktop\labs\labs.xpr
# Log file: C:/Users/8201525/Desktop/labs/vivado.log
# Journal file: C:/Users/8201525/Desktop/labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/8201525/Desktop/labs/labs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 697.273 ; gain = 104.453
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 711.930 ; gain = 14.207
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 748.594 ; gain = 13.402
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:76]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:76]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:109]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 109 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:115]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" Line 3. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder16
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/xsim.dir/tb_riscv_unit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 12 13:17:50 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 795.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 795.559 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:76]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:76]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:109]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 109 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:115]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" Line 3. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder16
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 818.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 818.848 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:74]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:74]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:107]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 107 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:113]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" Line 3. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder16
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 896.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 896.770 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
run all
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 896.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:73]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:73]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:106]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 106 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:112]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" Line 3. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder16
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 901.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 901.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_unit' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim/program.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_unit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2458] undeclared symbol mem_req, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:32]
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:71]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:71]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:104]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 104 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:110]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
"xelab -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1004f969d75f425bb5626f452297f3a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Pin' [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/аlu_risсv.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" Line 3. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" Line 1. Module rf_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 101. Module fulladder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 59. Module fulladder16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 16. Module fulladder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder4
Compiling module xil_defaultlib.fulladder16
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 901.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/8201525/Desktop/labs/labs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_unit_behav -key {Behavioral:sim_1:Functional:tb_riscv_unit} -tclbatch {tb_riscv_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_riscv_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 901.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
restart
INFO: [Simtcl 6-17] Simulation restarted
run all

 ТЕСТ ОКОНЧЕН 
 Смотри внутренние сигналы тракта данных на времянке 

$finish called at time : 520 ns : File "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/oneHotEncoder.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/oneHotEncoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/led_sb_ctrl.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/led_sb_ctrl.v
update_compile_order -fileset sources_1
close [ open C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/sw_sb_ctrl.v w ]
add_files C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/sw_sb_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 16:15:59 2023...
