Synthesis report
Thu Oct 10 09:48:56 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Source Files Read
  2. Warnings for avalon_host.sv
  3. Warnings for main.sv
  4. Synthesis Messages



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                   ; File Type                                       ; File Name with Absolute Path                                                                                                                           ; Library                          ; MD5                              ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+
; main.sv                                                                                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/main.sv                                                                                                        ;                                  ; 62059fac4ba3e39e12b5de6208a2fc58 ;
; avalon_host.sv                                                                                                     ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv                                                                                                 ;                                  ; 8f9bd328eed31098c874f2698bf4bcf7 ;
; emif.ip                                                                                                            ; User-Specified IP File                          ; /media/bluefalcon/Shreyas/axi_to_avalon/emif.ip                                                                                                        ;                                  ; 5dab5d18c8c55057dc8916d66570d43f ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_top.sv                                     ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_top.sv                                 ; altera_emif_arch_fm_191          ; c59966f22f7110f4033dd7d2c77d14a5 ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a.sv                                         ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a.sv                                     ; altera_emif_arch_fm_191          ; e495e4f06b6ea1742a371e3398f662d4 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                     ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                 ; altera_emif_arch_fm_191          ; cfbd7997450be18074f2fc76aa635581 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                     ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                 ; altera_emif_arch_fm_191          ; 0b2b1d163c4f08f2f531457f912c9060 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                              ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                          ; altera_emif_arch_fm_191          ; f8888ab8564981de3a9ab3359791f53d ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                        ; altera_emif_arch_fm_191          ; 3ea7fd9f7ecc6b06b8873dd0c240e6f0 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                        ; altera_emif_arch_fm_191          ; adfec5667e966b8f31098183f25670bd ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                        ; altera_emif_arch_fm_191          ; 80ff7059d06e5d617520e8bed7b5b9da ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                        ; altera_emif_arch_fm_191          ; c49c76784656158ed6da7efca2f23355 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                        ; altera_emif_arch_fm_191          ; 60a75a2e59389318f2c8235eeab05d50 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                              ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                          ; altera_emif_arch_fm_191          ; bf22119578c033cbf2331a21d3cf7466 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                              ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                          ; altera_emif_arch_fm_191          ; 63bb6291505a79af1c9f0c44c1082c4f ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                               ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                           ; altera_emif_arch_fm_191          ; c88289b3f172b750fe2c0c8cdeded62d ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                              ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                          ; altera_emif_arch_fm_191          ; 6efd5a656b34ccd3e8088228da9d9ce6 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                      ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                  ; altera_emif_arch_fm_191          ; 35d436a0c9251b0130964c8186ee27fa ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                             ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                         ; altera_emif_arch_fm_191          ; b92e655672283646c3e06ca4e2259e4d ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                           ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                       ; altera_emif_arch_fm_191          ; 85f0e1bfb7786bea00a49a5c21bb814f ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                      ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                  ; altera_emif_arch_fm_191          ; b04bafb50337480dfd3e8b1884df747f ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                           ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                       ; altera_emif_arch_fm_191          ; 17acb1c3aa6468dea9da87a37bef4ef1 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                        ; altera_emif_arch_fm_191          ; 0e9361a6ac41e4c367d54b142d466db8 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                              ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                          ; altera_emif_arch_fm_191          ; abd4ff306fc2b1a37b4a069983307a3c ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                        ; altera_emif_arch_fm_191          ; 3a52156c345984e003a19e8a99f52350 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                 ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                             ; altera_emif_arch_fm_191          ; c397f9c5451392a9f8aacf8fc7a00ae8 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                        ; altera_emif_arch_fm_191          ; c84c421df20d7db06b1b4b80eadfa701 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                               ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                           ; altera_emif_arch_fm_191          ; a375ae014fad2a7cfa1059d1354d7b1a ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                          ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                      ; altera_emif_arch_fm_191          ; fcc196247ed7a930637cf186217adc84 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                               ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                           ; altera_emif_arch_fm_191          ; 31e61e97a565877d50119455d7e85fe6 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                          ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                      ; altera_emif_arch_fm_191          ; 802956fd5d5b3ce230ed683b21ad4fc0 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                               ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                           ; altera_emif_arch_fm_191          ; d8404659d6a661fe4c26f47032ba1735 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                          ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                      ; altera_emif_arch_fm_191          ; 059ae16dc41fe4304e410cd81a05d592 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                   ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                               ; altera_emif_arch_fm_191          ; 6247c18ca394c6013aff78c247681ff6 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                   ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                               ; altera_emif_arch_fm_191          ; fac076358cc6aa05a06e5b0c72732580 ;
; emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                     ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                 ; altera_emif_arch_fm_191          ; f868cbb8e3e9497e2745db9a39f765b1 ;
; emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                 ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                             ; altera_emif_arch_fm_191          ; 5b4687792529b5affe600347320dd392 ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_ip_parameters.dat                          ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_ip_parameters.dat                      ; altera_emif_arch_fm_191          ; a7b423c6233246861e62faed3966208f ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_spice_files.zip                            ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_spice_files.zip                        ; altera_emif_arch_fm_191          ; ba36f54f4e7d606c412901f3a04d9295 ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_synth.hex                       ; User-Specified Hexadecimal (Intel-Format) File  ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_synth.hex                   ; altera_emif_arch_fm_191          ; 51e94ec3732f05cac525be55c562f8d9 ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_synth.txt                       ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_synth.txt                   ; altera_emif_arch_fm_191          ; dbce50593eaf9b1ca0b1b2a8753c667a ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_sim.txt                         ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_seq_params_sim.txt                     ; altera_emif_arch_fm_191          ; bccc51ad9d3a06d64f82bcf3604be5cb ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_readme.txt                                 ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a_readme.txt                             ; altera_emif_arch_fm_191          ; f7ae976eac46b96373e44bd52a5df0e5 ;
; emif/altera_emif_fm_262/synth/emif_altera_emif_fm_262_6c7fyqi.v                                                    ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/altera_emif_fm_262/synth/emif_altera_emif_fm_262_6c7fyqi.v                                                ; altera_emif_fm_262               ; 89b2268ef3d72385883f323e42a612c9 ;
; emif/synth/emif.v                                                                                                  ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/emif/synth/emif.v                                                                                              ; emif                             ; ec72b92856371285cdba00182f3c513f ;
; emif_cal.ip                                                                                                        ; User-Specified IP File                          ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal.ip                                                                                                    ;                                  ; 6dca7925a47c8359e0c8eeff22096e3b ;
; emif_cal/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                  ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                              ; altera_emif_cal_iossm_262        ; 1dedabe84604768d8bb071483824f876 ;
; emif_cal/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                            ; altera_emif_cal_iossm_262        ; 6966254179a06df2b4036f431272a400 ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_code.hex                       ; User-Specified Hexadecimal (Intel-Format) File  ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_code.hex                   ; altera_emif_cal_iossm_262        ; 202378942429237a7667b3c7627497bc ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex       ; User-Specified Hexadecimal (Intel-Format) File  ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex   ; altera_emif_cal_iossm_262        ; 38b5de2ee95980f2f45eaf89ab45c840 ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt       ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt   ; altera_emif_cal_iossm_262        ; 1f89c8a358b571e013c69e02c8b73c9f ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex     ; User-Specified Hexadecimal (Intel-Format) File  ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex ; altera_emif_cal_iossm_262        ; 84977cc44cfe1f4474b10d7d596116e2 ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt     ; User-Specified File                             ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt ; altera_emif_cal_iossm_262        ; 0778d84ea001b0e2fdd63e856672c04e ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_arch.sv                        ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da_arch.sv                    ; altera_emif_cal_iossm_262        ; 641d1ddaaf06b9f975d80fede2ba6531 ;
; emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da.sv                             ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_iossm_262/synth/emif_cal_altera_emif_cal_iossm_262_xlix7da.sv                         ; altera_emif_cal_iossm_262        ; 1e2721cf14b0b39db719c484d1b1042d ;
; emif_cal/altera_emif_cal_262/synth/emif_cal_altera_emif_cal_262_nkkelhq.v                                          ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/altera_emif_cal_262/synth/emif_cal_altera_emif_cal_262_nkkelhq.v                                      ; altera_emif_cal_262              ; 67e208b1ae2ee8dab05ada0d15cec3d8 ;
; emif_cal/synth/emif_cal.v                                                                                          ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/emif_cal/synth/emif_cal.v                                                                                      ; emif_cal                         ; c7fd311d84bee910b74bb84c42af3f24 ;
; output_files/counter.sv                                                                                            ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/output_files/counter.sv                                                                                        ;                                  ; 93b97060b2476f45df82769aeefbb3c4 ;
; res.ip                                                                                                             ; User-Specified IP File                          ; /media/bluefalcon/Shreyas/axi_to_avalon/res.ip                                                                                                         ;                                  ; f79d40a2ff25b83b8e8c749d3d245d95 ;
; res/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                          ; User-Specified SystemVerilog HDL File           ; /media/bluefalcon/Shreyas/axi_to_avalon/res/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                      ; altera_s10_user_rst_clkgate_1941 ; ca6e49fb160a2cb9b4c0f4cb2351bfbc ;
; res/synth/res.v                                                                                                    ; User-Specified Verilog HDL File                 ; /media/bluefalcon/Shreyas/axi_to_avalon/res/synth/res.v                                                                                                ; res                              ; b70f7cd8f43288b50a4c7adffdda7d9d ;
; /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd ; Megafunction                                    ; /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                     ; altera_work                      ;                                  ;
; /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                      ; Encrypted Megafunction                          ; /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                          ; altera_work                      ;                                  ;
; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a.sdc                                        ; User-Specified Synopsys Design Constraints File ; emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_g54ma2a.sdc                                                                            ;                                  ; 2f6fefef10f528e84a280985830312be ;
; res/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                      ; User-Specified Synopsys Design Constraints File ; res/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                          ;                                  ; d85a70f08ed805db00b529bdd365af2e ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for avalon_host.sv                                                                                                                    ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 5     ; Verilog HDL assignment warning at avalon_host.sv(72): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avalon_host.sv(72): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avalon_host.sv(73): truncated value with size 32 to match size of target (8) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avalon_host.sv(90): truncated value with size 9 to match size of target (8)  ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avalon_host.sv(112): truncated value with size 9 to match size of target (8) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at avalon_host.sv(113): truncated value with size 9 to match size of target (8) ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for main.sv                                                                                                                                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                        ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 2     ; Verilog HDL warning at main.sv(83): actual bit length 32 differs from formal bit length 27 for port "amm_address_0"   ;
;     16735  ;          ;       ; Verilog HDL warning at main.sv(83): actual bit length 32 differs from formal bit length 27 for port "amm_address_0"   ;
;     16735  ;          ;       ; Verilog HDL warning at main.sv(86): actual bit length 32 differs from formal bit length 7 for port "amm_burstcount_0" ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Thu Oct 10 09:48:44 2024
    Info: System process ID: 3601222
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off axi_to_avalon -c main --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "axi_to_avalon"
Info: Revision = "main"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info: Elaborating for Design Analysis mode for tile IP from top-level entity "main"
Info (18235): Library search order is as follows: "altera_emif_arch_fm_191; altera_emif_fm_262; emif; altera_emif_cal_iossm_262; altera_emif_cal_262; emif_cal; altera_s10_user_rst_clkgate_1941; res". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (16735): Verilog HDL warning at main.sv(83): actual bit length 32 differs from formal bit length 27 for port "amm_address_0" File: /media/bluefalcon/Shreyas/axi_to_avalon/main.sv Line: 83
Warning (16735): Verilog HDL warning at main.sv(86): actual bit length 32 differs from formal bit length 7 for port "amm_burstcount_0" File: /media/bluefalcon/Shreyas/axi_to_avalon/main.sv Line: 86
Info (22567): Verilog HDL info at avalon_host.sv(27): extracting RAM for identifier 'fifo_mem' File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 27
Info (22567): Verilog HDL info at avalon_host.sv(28): extracting RAM for identifier 'aval_mem' File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 28
Warning (13469): Verilog HDL assignment warning at avalon_host.sv(72): truncated value with size 9 to match size of target (8) File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 72
Warning (13469): Verilog HDL assignment warning at avalon_host.sv(73): truncated value with size 32 to match size of target (8) File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 73
Warning (13469): Verilog HDL assignment warning at avalon_host.sv(90): truncated value with size 9 to match size of target (8) File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 90
Warning (13469): Verilog HDL assignment warning at avalon_host.sv(112): truncated value with size 9 to match size of target (8) File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 112
Warning (13469): Verilog HDL assignment warning at avalon_host.sv(113): truncated value with size 9 to match size of target (8) File: /media/bluefalcon/Shreyas/axi_to_avalon/avalon_host.sv Line: 113
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /home/bluefalcon/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info: Quartus Prime Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1392 megabytes
    Info: Processing ended: Thu Oct 10 09:48:56 2024
    Info: Elapsed time: 00:00:12
    Info: System process ID: 3601222


