# 32-bit RISC CPU Based on ARM Architecture

This project showcases the **design and implementation of a 32-bit RISC CPU inspired by the ARM architecture**, using Verilog Hardware Description Language (HDL). The processor supports a custom ARM-like instruction set, follows RISC principles, and includes a modular design with separate datapath and controller units.

It is developed for educational purposes to demonstrate the fundamental principles of CPU architecture, digital design, and RTL implementation.

---

## ğŸ”§ Key Features

- âœ… 32-bit wide datapath
- âœ… ARM-style RISC instruction set (custom subset)
- âœ… Register file with 16 general-purpose registers
- âœ… ALU supporting arithmetic, logic, and shift operations
- âœ… Condition flags: Zero, Carry, Negative, Overflow
- âœ… Simple branching (B, BEQ, BNE)
- âœ… Modular design: ALU, control unit, datapath, instruction decoder
- âœ… Synthesizable and simulation-ready
- âœ… Optional memory and testbench support

---

## ğŸ§  Architecture Overview

The processor is based on a simplified ARMv4-like RISC architecture with a single-cycle or multi-stage datapath (non-pipelined in this version for clarity).

### âœ… Major Modules

- **ALU** â€“ Performs arithmetic and logic operations
- **Register File** â€“ 16 registers with synchronous write
- **Instruction Decoder** â€“ Extracts control signals from opcode
- **Control Unit** â€“ Generates control signals for data movement
- **Datapath** â€“ Integrates all units for execution
- **Condition Logic** â€“ Evaluates flags for conditional branching
- **Program Counter** â€“ Holds the current instruction address
- **Instruction Memory** â€“ ROM to hold instructions
- **Data Memory** â€“ RAM for LDR/STR operations

---

## ğŸ“‚ Directory Structure

.
â”œâ”€â”€ src/ # Verilog source files
â”‚ â”œâ”€â”€ alu.v
â”‚ â”œâ”€â”€ control_unit.v
â”‚ â”œâ”€â”€ datapath.v
â”‚ â”œâ”€â”€ register_file.v
â”‚ â”œâ”€â”€ instruction_decoder.v
â”‚ â”œâ”€â”€ condition_logic.v
â”‚ â”œâ”€â”€ memory.v
â”‚ â”œâ”€â”€ program_counter.v
â”‚ â””â”€â”€ top.v
â”œâ”€â”€ testbench/ # Testbenches for verification
â”‚ â”œâ”€â”€ top_tb.v
â”‚ â””â”€â”€ alu_tb.v
â”œâ”€â”€ docs/ # Documentation & diagrams
â”‚ â”œâ”€â”€ architecture_diagram.png
â”‚ â””â”€â”€ instruction_set.md
â”œâ”€â”€ README.md # This file
â””â”€â”€ LICENSE # License file

pgsql
Copy
Edit

---

## âš™ï¸ Implemented Instructions

| Instruction | Type     | Description                      |
|-------------|----------|----------------------------------|
| `ADD`       | R-type   | Add two registers                |
| `SUB`       | R-type   | Subtract                        |
| `AND`       | R-type   | Bitwise AND                     |
| `ORR`       | R-type   | Bitwise OR                      |
| `MOV`       | I-type   | Move immediate                  |
| `CMP`       | R-type   | Compare and set flags           |
| `B`         | B-type   | Unconditional branch            |
| `BEQ`       | B-type   | Branch if zero flag is set      |
| `BNE`       | B-type   | Branch if zero flag is not set  |
| `LDR`       | I-type   | Load from memory                |
| `STR`       | I-type   | Store to memory                 |

You can expand this to include more advanced instructions if desired.
