
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Nov 15 11:18:34 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared              2496           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
 Inferred_clock_group_2        asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_Inferred                 1.000 MHz      31.507 MHz       1000.000         31.739        968.261
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     138.870 MHz       1000.000          7.201        992.799
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     486.381 MHz       1000.000          2.056        997.944
 jtag_TCK_Inferred            1.000 MHz     136.874 MHz       1000.000          7.306        496.347
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               968.261       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.799       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.944       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.347       0.000              0            751
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.217       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.138       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.205       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.302       0.000              0            751
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      498.009       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.183       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.438       0.000              0              8
 jtag_TCK_Inferred                                 499.289       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred               974.248       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.144       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.360       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.202       0.000              0            751
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred           clk_Inferred                 0.279       0.000              0          12434
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.192       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.262       0.000              0             12
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.282       0.000              0            751
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      499.052       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.629       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.647       0.000              0              8
 jtag_TCK_Inferred                                 499.651       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.347
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.636      14.760         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.209      14.969 r       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        2.202      17.171         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.282      17.453 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.429      17.882         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.282      18.164 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       1.062      19.226         _N26218          
 CLMA_14_269/Y1                    td                    0.169      19.395 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.878      20.273         _N22670          
 CLMS_38_265/Y2                    td                    0.384      20.657 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.264      20.921         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.284      21.205 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.261      21.466         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.164      21.630 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.677      22.307         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.164      22.471 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.428      22.899         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.164      23.063 r       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        2.231      25.294         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.214      25.508 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903      26.411         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165      26.576 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675      28.251         _N17979          
 CLMA_82_213/Y2                    td                    0.213      28.464 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      29.176         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      29.460 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      30.697         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      30.904 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      31.831         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      32.045 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      32.763         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      33.146 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      34.179         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      34.344 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.295      35.639         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_197/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD

 Data arrival time                                                  35.639         Logic Levels: 22 
                                                                                   Logic: 5.302ns(16.759%), Route: 26.334ns(83.241%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.521    1003.347         ntclkbufg_1      
 CLMS_54_197/CLK                                                           r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WCLK
 clock pessimism                                         0.312    1003.659                          
 clock uncertainty                                      -0.050    1003.609                          

 Setup time                                              0.291    1003.900                          

 Data required time                                               1003.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.900                          
 Data arrival time                                                 -35.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       0.505      13.629         u_rib/N308       
 CLMA_58_145/Y6AB                  td                    0.276      13.905 r       u_rib/N274_3[6]_muxf6_perm/Z
                                   net (fanout=81)       3.384      17.289         _N9259           
 CLMA_38_288/Y1                    td                    0.276      17.565 r       uart_0/N397_1/gateop_perm/Z
                                   net (fanout=24)       1.240      18.805         _N22621          
 CLMA_18_236/Y1                    td                    0.169      18.974 r       u_tinyriscv/u_div/N227_2/gateop_perm/Z
                                   net (fanout=5)        0.618      19.592         _N22760          
 CLMA_22_260/Y1                    td                    0.382      19.974 r       u_rom/N1508_59_55/gateop/F
                                   net (fanout=1)        0.574      20.548         u_rom/_N27024    
 CLMA_22_268/Y0                    td                    0.282      20.830 r       u_rom/N1508_59_88/gateop/F
                                   net (fanout=1)        0.295      21.125         u_rom/_N27053    
 CLMA_22_276/Y0                    td                    0.214      21.339 r       u_rom/N1508_59_106/gateop_perm/Z
                                   net (fanout=1)        0.420      21.759         u_rom/_N27067    
 CLMA_18_276/Y3                    td                    0.381      22.140 r       u_rom/N1508_59_116/gateop_perm/Z
                                   net (fanout=1)        0.421      22.561         u_rom/_N27074    
 CLMA_14_276/Y0                    td                    0.214      22.775 r       u_rom/N1508_59_120/gateop_perm/Z
                                   net (fanout=1)        0.419      23.194         u_rom/_N27078    
 CLMA_14_281/Y0                    td                    0.164      23.358 r       u_rom/N1508_59_123/gateop_perm/Z
                                   net (fanout=1)        0.743      24.101         u_rom/_N27080    
 CLMA_30_280/Y0                    td                    0.164      24.265 r       u_rom/N1508_20/gateop_perm/Z
                                   net (fanout=2)        0.606      24.871         u_rom/_N28118    
 CLMA_30_260/Y3                    td                    0.169      25.040 r       u_rom/N1508_28/gateop_perm/Z
                                   net (fanout=2)        0.929      25.969         u_rom/N1508      
 CLMA_30_220/Y3                    td                    0.169      26.138 r       u_rom/N1508inv/gateop_perm/Z
                                   net (fanout=6)        1.578      27.716         u_rom/N1508_inv  
 CLMA_50_153/Y2                    td                    0.213      27.929 r       u_rib/N70_8[0]/gateop/F
                                   net (fanout=2)        0.849      28.778         _N10253          
 CLMA_70_172/Y3                    td                    0.169      28.947 r       u_rib/m0_data_o_1[0]/gateop_perm/Z
                                   net (fanout=2)        1.037      29.984         _N17972          
 CLMS_86_193/Y3                    td                    0.207      30.191 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.261      30.452         u_tinyriscv/u_ex/_N13019
 CLMS_86_193/Y6AB                  td                    0.214      30.666 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=5)        1.344      32.010         u_tinyriscv/_N13211
 CLMA_82_133/Y1                    td                    0.209      32.219 r       u_tinyriscv/u_ex/N37_36/gateop_perm/Z
                                   net (fanout=3)        0.483      32.702         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_70_132/Y0                    td                    0.282      32.984 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.810      33.794         u_tinyriscv/u_regs/N42 [0]
 CLMA_90_141/Y1                    td                    0.276      34.070 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.076      35.146         u_tinyriscv/u_id/_N7628
 CLMS_102_169/A0                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  35.146         Logic Levels: 24 
                                                                                   Logic: 5.785ns(18.576%), Route: 25.358ns(81.424%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.529    1003.355         ntclkbufg_1      
 CLMS_102_169/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.312    1003.667                          
 clock uncertainty                                      -0.050    1003.617                          

 Setup time                                             -0.180    1003.437                          

 Data required time                                               1003.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.437                          
 Data arrival time                                                 -35.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.331
  Launch Clock Delay      :  4.003
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.865       4.003         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.261       4.264 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.728       6.992         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.165       7.157 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       1.041       8.198         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.164       8.362 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.992       9.354         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.209       9.563 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       2.135      11.698         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.387      12.085 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.870      12.955         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.169      13.124 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.636      14.760         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.209      14.969 r       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        2.202      17.171         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.282      17.453 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.429      17.882         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.282      18.164 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       1.062      19.226         _N26218          
 CLMA_14_269/Y1                    td                    0.169      19.395 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.878      20.273         _N22670          
 CLMS_38_265/Y2                    td                    0.384      20.657 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.264      20.921         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.284      21.205 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.261      21.466         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.164      21.630 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.677      22.307         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.164      22.471 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.428      22.899         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.164      23.063 r       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        2.231      25.294         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.214      25.508 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903      26.411         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165      26.576 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675      28.251         _N17979          
 CLMA_82_213/Y2                    td                    0.213      28.464 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.586      29.050         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.282      29.332 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.979      31.311         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.214      31.525 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.018      32.543         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.276      32.819 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.840      33.659         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.165      33.824 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.643      35.467         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  35.467         Logic Levels: 21 
                                                                                   Logic: 4.986ns(15.847%), Route: 26.478ns(84.153%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.505    1003.331         ntclkbufg_1      
 CLMS_114_189/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.312    1003.643                          
 clock uncertainty                                      -0.050    1003.593                          

 Setup time                                              0.291    1003.884                          

 Data required time                                               1003.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.884                          
 Data arrival time                                                 -35.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_28/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.564       3.390         ntclkbufg_1      
 CLMA_82_217/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK

 CLMA_82_217/Q0                    tco                   0.223       3.613 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/Q
                                   net (fanout=1)        0.144       3.757         jtag_reg_data_o[28]
 CLMA_82_216/Y0                    td                    0.234       3.991 f       u_tinyriscv/u_regs/N79[28]/gateop_perm/Z
                                   net (fanout=6)        0.293       4.284         u_tinyriscv/u_regs/N79 [28]
 CLMS_86_217/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_28/gateop/WD

 Data arrival time                                                   4.284         Logic Levels: 1  
                                                                                   Logic: 0.457ns(51.119%), Route: 0.437ns(48.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.839       3.977         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_28/gateop/WCLK
 clock pessimism                                        -0.312       3.665                          
 clock uncertainty                                       0.000       3.665                          

 Hold time                                               0.402       4.067                          

 Data required time                                                  4.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.067                          
 Data arrival time                                                  -4.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_31/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.031
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.591       3.417         ntclkbufg_1      
 CLMS_86_241/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK

 CLMS_86_241/Q0                    tco                   0.223       3.640 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/Q
                                   net (fanout=1)        0.222       3.862         jtag_reg_data_o[31]
 CLMS_86_257/Y0                    td                    0.197       4.059 f       u_tinyriscv/u_regs/N79[31]/gateop_perm/Z
                                   net (fanout=6)        0.291       4.350         u_tinyriscv/u_regs/N79 [31]
 CLMS_86_249/AD                                                            f       u_tinyriscv/u_regs/regs_2_1_31/gateop/WD

 Data arrival time                                                   4.350         Logic Levels: 1  
                                                                                   Logic: 0.420ns(45.016%), Route: 0.513ns(54.984%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.893       4.031         ntclkbufg_1      
 CLMS_86_249/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_31/gateop/WCLK
 clock pessimism                                        -0.312       3.719                          
 clock uncertainty                                       0.000       3.719                          

 Hold time                                               0.402       4.121                          

 Data required time                                                  4.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.121                          
 Data arrival time                                                  -4.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.551       3.377         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223       3.600 f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       3.837         u_tinyriscv/csr_clint_csr_mepc [28]
 CLMA_82_85/A4                                                             f       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.832       3.970         ntclkbufg_1      
 CLMA_82_85/CLK                                                            r       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Hold time                                              -0.081       3.577                          

 Data required time                                                  3.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.577                          
 Data arrival time                                                  -3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.803
  Launch Clock Delay      :  0.930
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.930       0.930         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       1.191 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.582       1.773         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.214       1.987 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.941       2.928         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.281       3.209 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       3.209         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.380       3.589 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.630       4.219         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.431       4.650 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.060       4.710 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.710         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.380       5.090 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.590       5.680         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.505       6.185 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.636       6.821         _N17             
 CLMS_54_29/Y0                     td                    0.164       6.985 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.560       7.545         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.118       7.663 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.663         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   7.663         Logic Levels: 7  
                                                                                   Logic: 2.794ns(41.497%), Route: 3.939ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.803    1000.803         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.803                          
 clock uncertainty                                      -0.050    1000.753                          

 Setup time                                             -0.291    1000.462                          

 Data required time                                               1000.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.462                          
 Data arrival time                                                  -7.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.799                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.087
  Launch Clock Delay      :  0.672
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.672       0.672         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_33/Q2                     tco                   0.223       0.895 f       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.363       1.258         top_dht22_inst/DHT22_drive_inst/data_temp [39]
 CLMA_54_44/AD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D

 Data arrival time                                                   1.258         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.055%), Route: 0.363ns(61.945%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.087       1.087         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000       1.087                          
 clock uncertainty                                       0.000       1.087                          

 Hold time                                               0.033       1.120                          

 Data required time                                                  1.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.120                          
 Data arrival time                                                  -1.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.954
  Launch Clock Delay      :  0.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612       0.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q3                     tco                   0.223       0.835 f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.290       1.125         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_58_44/CD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D

 Data arrival time                                                   1.125         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.954       0.954         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000       0.954                          
 clock uncertainty                                       0.000       0.954                          

 Hold time                                               0.033       0.987                          

 Data required time                                                  0.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.987                          
 Data arrival time                                                  -1.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.954
  Launch Clock Delay      :  0.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612       0.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q1                     tco                   0.223       0.835 f       top_dht22_inst/DHT22_drive_inst/data_temp[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.284       1.119         top_dht22_inst/DHT22_drive_inst/data_temp [12]
 CLMA_58_44/M1                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/D

 Data arrival time                                                   1.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.984%), Route: 0.284ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.954       0.954         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/CLK
 clock pessimism                                         0.000       0.954                          
 clock uncertainty                                       0.000       0.954                          

 Hold time                                              -0.016       0.938                          

 Data required time                                                  0.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.938                          
 Data arrival time                                                  -1.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.598
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.598       0.598         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_30_37/Q0                     tco                   0.261       0.859 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.417       1.276         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_30_33/Y1                     td                    0.276       1.552 r       top_dht22_inst/HEX8_inst/N72_1/gateop_perm/Z
                                   net (fanout=6)        0.483       2.035         top_dht22_inst/HEX8_inst/_N22800
 CLMA_38_32/A4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.035         Logic Levels: 1  
                                                                                   Logic: 0.537ns(37.370%), Route: 0.900ns(62.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.159                          
 clock uncertainty                                      -0.050    1000.109                          

 Setup time                                             -0.130     999.979                          

 Data required time                                                999.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.979                          
 Data arrival time                                                  -2.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.944                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.223
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.223       0.223         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.261       0.484 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.481       0.965         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_30_32/Y2                     td                    0.384       1.349 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.622       1.971         top_dht22_inst/HEX8_inst/_N22568
 CLMA_38_32/A1                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.971         Logic Levels: 1  
                                                                                   Logic: 0.645ns(36.899%), Route: 1.103ns(63.101%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.064    1000.223                          
 clock uncertainty                                      -0.050    1000.173                          

 Setup time                                             -0.248     999.925                          

 Data required time                                                999.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.925                          
 Data arrival time                                                  -1.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.954                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.159
  Launch Clock Delay      :  0.388
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.388       0.388         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_38_36/Q0                     tco                   0.261       0.649 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.419       1.068         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_32/Y1                     td                    0.169       1.237 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.263       1.500         top_dht22_inst/HEX8_inst/_N23017
 CLMA_38_32/A0                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.500         Logic Levels: 1  
                                                                                   Logic: 0.430ns(38.669%), Route: 0.682ns(61.331%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159    1000.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.159                          
 clock uncertainty                                      -0.050    1000.109                          

 Setup time                                             -0.180     999.929                          

 Data required time                                                999.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.929                          
 Data arrival time                                                  -1.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.429                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.223       0.382 f       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.405       0.787         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_30_37/M0                                                             f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   0.787         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.510%), Route: 0.405ns(64.490%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.598       0.598         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.598                          
 clock uncertainty                                       0.000       0.598                          

 Hold time                                              -0.016       0.582                          

 Data required time                                                  0.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.582                          
 Data arrival time                                                  -0.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.388
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_38_32/Y2                     tco                   0.281       0.440 f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.235       0.675         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_36/M2                                                             f       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.675         Logic Levels: 0  
                                                                                   Logic: 0.281ns(54.457%), Route: 0.235ns(45.543%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.388       0.388         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.388                          
 clock uncertainty                                       0.000       0.388                          

 Hold time                                              -0.016       0.372                          

 Data required time                                                  0.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.372                          
 Data arrival time                                                  -0.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.223
  Launch Clock Delay      :  0.159
  Clock Pessimism Removal :  -0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.159       0.159         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.224       0.383 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.141       0.524         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.524         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.223       0.223         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.064       0.159                          
 clock uncertainty                                       0.000       0.159                          

 Hold time                                              -0.012       0.147                          

 Data required time                                                  0.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.147                          
 Data arrival time                                                  -0.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  4.024
  Clock Pessimism Removal :  0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.764     504.024         ntclkbufg_0      
 CLMA_46_176/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_46_176/Q0                    tco                   0.241     504.265 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.988     505.253         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_42_204/Y1                    td                    0.209     505.462 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.892     506.354         u_jtag_top/u_jtag_driver/_N11126
 CLMA_50_192/Y0                    td                    0.164     506.518 r       u_jtag_top/u_jtag_driver/N118_27[27]/gateop_perm/Z
                                   net (fanout=1)        0.955     507.473         u_jtag_top/u_jtag_driver/N118 [27]
 CLMA_50_189/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.473         Logic Levels: 2  
                                                                                   Logic: 0.614ns(17.802%), Route: 2.835ns(82.198%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.508    1003.348         ntclkbufg_0      
 CLMA_50_189/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.655    1004.003                          
 clock uncertainty                                      -0.050    1003.953                          

 Setup time                                             -0.133    1003.820                          

 Data required time                                               1003.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.820                          
 Data arrival time                                                -507.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.342
  Launch Clock Delay      :  4.036
  Clock Pessimism Removal :  0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     504.036         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.241     504.277 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.827     505.104         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.164     505.268 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.811     506.079         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.164     506.243 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       1.109     507.352         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_181/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.352         Logic Levels: 2  
                                                                                   Logic: 0.569ns(17.159%), Route: 2.747ns(82.841%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.502    1003.342         ntclkbufg_0      
 CLMA_42_181/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.655    1003.997                          
 clock uncertainty                                      -0.050    1003.947                          

 Setup time                                             -0.177    1003.770                          

 Data required time                                               1003.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.770                          
 Data arrival time                                                -507.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.342
  Launch Clock Delay      :  4.036
  Clock Pessimism Removal :  0.673

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.200     501.279 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.279         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.066     501.345 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.915     502.260         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     502.260 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.776     504.036         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.241     504.277 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.827     505.104         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.164     505.268 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.811     506.079         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.164     506.243 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       1.119     507.362         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_188/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.362         Logic Levels: 2  
                                                                                   Logic: 0.569ns(17.108%), Route: 2.757ns(82.892%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935    1001.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056    1001.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.502    1003.342         ntclkbufg_0      
 CLMA_42_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.673    1004.015                          
 clock uncertainty                                      -0.050    1003.965                          

 Setup time                                             -0.180    1003.785                          

 Data required time                                               1003.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.785                          
 Data arrival time                                                -507.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.505       3.345         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK

 CLMA_46_180/Q0                    tco                   0.223       3.568 f       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.145       3.713         u_jtag_top/u_jtag_driver/shift_reg [8]
 CLMS_46_181/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D

 Data arrival time                                                   3.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.783       3.935         ntclkbufg_0      
 CLMS_46_181/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.378                          
 clock uncertainty                                       0.000       3.378                          

 Hold time                                               0.033       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                  -3.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.350
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.510       3.350         ntclkbufg_0      
 CLMS_46_193/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK

 CLMS_46_193/Q0                    tco                   0.224       3.574 r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140       3.714         u_jtag_top/u_jtag_driver/shift_reg [25]
 CLMA_46_192/M1                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.788       3.940         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.383                          
 clock uncertainty                                       0.000       3.383                          

 Hold time                                              -0.012       3.371                          

 Data required time                                                  3.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.371                          
 Data arrival time                                                  -3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.946
  Launch Clock Delay      :  3.361
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.935       1.014 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.014         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.056       1.070 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.840         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       3.361         ntclkbufg_0      
 CLMA_30_173/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_173/Q0                    tco                   0.223       3.584 f       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.161       3.745         u_jtag_top/u_jtag_driver/rx_data [4]
 CLMA_30_177/M2                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    1.100       1.179 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.179         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.067       1.246 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.152         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       2.152 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       3.946         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.389                          
 clock uncertainty                                       0.000       3.389                          

 Hold time                                              -0.016       3.373                          

 Data required time                                                  3.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.373                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      10.704         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      10.988 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      12.225         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      12.432 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      13.359         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      13.573 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      14.291         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      14.674 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      15.707         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      15.872 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.295      17.167         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_197/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_0_30/gateop/WD

 Data arrival time                                                  17.167         Logic Levels: 12 
                                                                                   Logic: 3.610ns(21.029%), Route: 13.557ns(78.971%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.586      10.578         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.282      10.860 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.979      12.839         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.214      13.053 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.018      14.071         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.276      14.347 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.840      15.187         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.165      15.352 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.643      16.995         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  16.995         Logic Levels: 11 
                                                                                   Logic: 3.294ns(19.382%), Route: 13.701ns(80.618%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_30/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    1.100       1.195 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.195         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.111       1.306 r       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      3.487       4.793         nt_rst           
 CLMA_50_108/Y3                    td                    0.276       5.069 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.893       5.962         _N22485          
 CLMA_42_128/Y1                    td                    0.276       6.238 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.582       6.820         _N13528          
 CLMA_38_136/Y6AB                  td                    0.216       7.036 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.903       7.939         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.165       8.104 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.675       9.779         _N17979          
 CLMA_82_213/Y2                    td                    0.213       9.992 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.712      10.704         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_213/Y2                   td                    0.284      10.988 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.237      12.225         u_tinyriscv/u_ex/_N13066
 CLMA_106_249/Y3                   td                    0.207      12.432 r       u_tinyriscv/u_ex/reg_wdata_34[30]_1/gateop/F
                                   net (fanout=1)        0.927      13.359         u_tinyriscv/u_ex/_N17594
 CLMA_114_256/Y6AB                 td                    0.214      13.573 r       u_tinyriscv/u_ex/reg_wdata_35[30]_muxf6/F
                                   net (fanout=6)        0.718      14.291         u_tinyriscv/_N13241
 CLMA_98_264/Y0                    td                    0.383      14.674 r       u_tinyriscv/u_ex/N37_117/gateop_perm/Z
                                   net (fanout=3)        1.033      15.707         u_tinyriscv/ex_reg_wdata_o [30]
 CLMS_66_257/Y2                    td                    0.165      15.872 r       u_tinyriscv/u_regs/N79[30]/gateop_perm/Z
                                   net (fanout=6)        1.110      16.982         u_tinyriscv/u_regs/N79 [30]
 CLMS_54_213/CD                                                            r       u_tinyriscv/u_regs/regs_jtag_1_30/gateop/WD

 Data arrival time                                                  16.982         Logic Levels: 12 
                                                                                   Logic: 3.610ns(21.258%), Route: 13.372ns(78.742%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[4] (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       gpio[4] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[4]       
 IOBS_0_205/DIN                    td                    1.020       1.080 f       gpio_tri[4]/opit_0/O
                                   net (fanout=1)        0.000       1.080         gpio_tri[4]/ntI  
 IOL_7_205/RX_DATA_DD              td                    0.095       1.175 f       gpio_tri[4]/opit_1/OUT
                                   net (fanout=1)        0.328       1.503         _N5              
 CLMA_14_189/A3                                                            f       gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.503         Logic Levels: 2  
                                                                                   Logic: 1.115ns(74.185%), Route: 0.388ns(25.815%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L5                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.038       0.038         nt_gpio[1]       
 IOBS_0_137/DIN                    td                    0.935       0.973 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.973         gpio_tri[1]/ntI  
 IOL_7_137/RX_DATA_DD              td                    0.094       1.067 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.446       1.513         _N2              
 CLMA_26_128/A0                                                            r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.513         Logic Levels: 2  
                                                                                   Logic: 1.029ns(68.011%), Route: 0.484ns(31.989%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[9] (port)
Endpoint    : gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G2                                                      0.000       0.000 r       gpio[9] (port)   
                                   net (fanout=1)        0.064       0.064         nt_gpio[9]       
 IOBS_0_213/DIN                    td                    0.935       0.999 r       gpio_tri[9]/opit_0/O
                                   net (fanout=1)        0.000       0.999         gpio_tri[9]/ntI  
 IOL_7_213/RX_DATA_DD              td                    0.094       1.093 r       gpio_tri[9]/opit_1/OUT
                                   net (fanout=1)        0.458       1.551         _N10             
 CLMA_10_196/A2                                                            r       gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.551         Logic Levels: 2  
                                                                                   Logic: 1.029ns(66.344%), Route: 0.522ns(33.656%)
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.009     499.909         1.900           Low Pulse Width   CLMS_26_149/CLK         u_ram/_ram_3_17/gateop/WCLK
 498.009     499.909         1.900           Low Pulse Width   CLMS_114_53/CLK         u_ram/_ram_5_21/gateop/WCLK
 498.009     499.909         1.900           Low Pulse Width   CLMS_46_101/CLK         u_ram/_ram_6_7/gateop/WCLK
====================================================================================================

{top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.183     499.803         0.620           High Pulse Width  CLMS_54_21/CLK          top_dht22_inst/DHT22_drive_inst/step/opit_0_inv_L5Q_perm/CLK
 499.183     499.803         0.620           High Pulse Width  CLMS_54_21/CLK          top_dht22_inst/DHT22_drive_inst/dht22_d1/opit_0_inv/CLK
 499.192     499.812         0.620           High Pulse Width  CLMS_54_33/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.438     499.858         0.420           High Pulse Width  CLMA_30_37/CLK          top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 499.478     499.898         0.420           High Pulse Width  CLMA_38_36/CLK          top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 499.478     499.898         0.420           High Pulse Width  CLMA_38_36/CLK          top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.289     499.909         0.620           Low Pulse Width   CLMS_46_177/CLK         u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK
 499.289     499.909         0.620           Low Pulse Width   CLMS_54_173/CLK         u_jtag_top/u_jtag_driver/tx/req_data[8]/opit_0_inv_L5Q_perm/CLK
 499.289     499.909         0.620           Low Pulse Width   CLMS_38_165/CLK         u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.253      11.959         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.185      12.144 f       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        1.661      13.805         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.226      14.031 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.359      14.390         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.226      14.616 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       0.838      15.454         _N26218          
 CLMA_14_269/Y1                    td                    0.135      15.589 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.677      16.266         _N22670          
 CLMS_38_265/Y2                    td                    0.308      16.574 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.243      16.817         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.227      17.044 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.240      17.284         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.131      17.415 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.545      17.960         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.131      18.091 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.358      18.449         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.139      18.588 f       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        1.929      20.517         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.171      20.688 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686      21.374         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141      21.515 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371      22.886         _N17979          
 CLMA_82_213/Y2                    td                    0.171      23.057 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478      23.535         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225      23.760 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      25.693         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      25.864 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      26.635         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      26.856 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      27.524         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.132      27.656 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.260      28.916         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  28.916         Logic Levels: 21 
                                                                                   Logic: 4.039ns(15.739%), Route: 21.624ns(84.261%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.244    1002.757         ntclkbufg_1      
 CLMS_114_189/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.218    1002.975                          
 clock uncertainty                                      -0.050    1002.925                          

 Setup time                                              0.239    1003.164                          

 Data required time                                               1003.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.164                          
 Data arrival time                                                 -28.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       1.253      11.959         u_rib/N308       
 CLMS_78_181/Y1                    td                    0.185      12.144 f       u_rom/N1483_9/gateop/F
                                   net (fanout=2)        1.661      13.805         u_rom/_N27099    
 CLMA_58_273/Y0                    td                    0.226      14.031 r       u_rom/N1483_18/gateop_perm/Z
                                   net (fanout=3)        0.359      14.390         u_rom/_N27108    
 CLMA_58_277/Y0                    td                    0.226      14.616 r       u_rom/N1489_18/gateop/Z
                                   net (fanout=52)       0.838      15.454         _N26218          
 CLMA_14_269/Y1                    td                    0.135      15.589 r       u_tinyriscv/u_div/N269_9/gateop_perm/Z
                                   net (fanout=40)       0.677      16.266         _N22670          
 CLMS_38_265/Y2                    td                    0.308      16.574 r       u_rom/data_o[24]_1/gateop_perm/Z
                                   net (fanout=4)        0.243      16.817         u_rom/_N22871    
 CLMA_38_264/Y2                    td                    0.227      17.044 r       u_rom/data_o[10]_1/gateop_perm/Z
                                   net (fanout=1)        0.240      17.284         u_rom/_N23139    
 CLMA_38_264/Y0                    td                    0.131      17.415 r       u_rom/data_o[7]_30/gateop_perm/Z
                                   net (fanout=1)        0.545      17.960         u_rom/_N27642    
 CLMA_22_260/Y0                    td                    0.131      18.091 r       u_rom/data_o[7]_33/gateop_perm/Z
                                   net (fanout=1)        0.358      18.449         u_rom/_N27645    
 CLMA_22_257/Y0                    td                    0.139      18.588 f       u_rom/data_o[7]_37/gateop_perm/Z
                                   net (fanout=3)        1.929      20.517         s0_data_i[7]     
 CLMA_38_136/Y6AB                  td                    0.171      20.688 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686      21.374         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141      21.515 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371      22.886         _N17979          
 CLMA_82_213/Y2                    td                    0.171      23.057 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478      23.535         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225      23.760 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      25.693         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      25.864 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      26.635         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      26.856 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      27.524         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.132      27.656 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.191      28.847         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_189/DD                                                            r       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD

 Data arrival time                                                  28.847         Logic Levels: 21 
                                                                                   Logic: 4.039ns(15.781%), Route: 21.555ns(84.219%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.261    1002.774         ntclkbufg_1      
 CLMS_66_189/CLK                                                           r       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WCLK
 clock pessimism                                         0.218    1002.992                          
 clock uncertainty                                      -0.050    1002.942                          

 Setup time                                              0.239    1003.181                          

 Data required time                                               1003.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.181                          
 Data arrival time                                                 -28.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.781
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.522       3.253         ntclkbufg_1      
 CLMS_78_109/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/CLK

 CLMS_78_109/Q2                    tco                   0.206       3.459 f       u_tinyriscv/u_id_ex/inst_ff/qout_r[5]/opit_0_L5Q_perm/Q
                                   net (fanout=124)      2.299       5.758         u_tinyriscv/ie_inst_o [5]
 CLMA_114_252/Y2                   td                    0.132       5.890 r       u_tinyriscv/u_ex/mem_raddr_o_8/gateop_perm/Z
                                   net (fanout=16)       0.785       6.675         u_tinyriscv/u_ex/_N22683
 CLMS_102_229/Y0                   td                    0.131       6.806 r       u_tinyriscv/u_ex/N717/gateop_perm/Z
                                   net (fanout=35)       0.853       7.659         u_tinyriscv/u_ex/N717
 CLMA_70_225/Y3                    td                    0.185       7.844 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=17)       1.750       9.594         m0_addr_i[30]    
 CLMA_58_112/Y0                    td                    0.310       9.904 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=45)       0.667      10.571         u_rib/N306       
 CLMA_66_148/Y1                    td                    0.135      10.706 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=14)       0.399      11.105         u_rib/N308       
 CLMA_58_145/Y6AB                  td                    0.211      11.316 f       u_rib/N274_3[6]_muxf6_perm/Z
                                   net (fanout=81)       2.725      14.041         _N9259           
 CLMA_38_288/Y1                    td                    0.217      14.258 f       uart_0/N397_1/gateop_perm/Z
                                   net (fanout=24)       0.960      15.218         _N22621          
 CLMA_18_236/Y1                    td                    0.135      15.353 r       u_tinyriscv/u_div/N227_2/gateop_perm/Z
                                   net (fanout=5)        0.479      15.832         _N22760          
 CLMA_22_260/Y1                    td                    0.307      16.139 r       u_rom/N1508_59_55/gateop/F
                                   net (fanout=1)        0.466      16.605         u_rom/_N27024    
 CLMA_22_268/Y0                    td                    0.226      16.831 r       u_rom/N1508_59_88/gateop/F
                                   net (fanout=1)        0.242      17.073         u_rom/_N27053    
 CLMA_22_276/Y0                    td                    0.171      17.244 r       u_rom/N1508_59_106/gateop_perm/Z
                                   net (fanout=1)        0.355      17.599         u_rom/_N27067    
 CLMA_18_276/Y3                    td                    0.305      17.904 r       u_rom/N1508_59_116/gateop_perm/Z
                                   net (fanout=1)        0.356      18.260         u_rom/_N27074    
 CLMA_14_276/Y0                    td                    0.171      18.431 r       u_rom/N1508_59_120/gateop_perm/Z
                                   net (fanout=1)        0.358      18.789         u_rom/_N27078    
 CLMA_14_281/Y0                    td                    0.131      18.920 r       u_rom/N1508_59_123/gateop_perm/Z
                                   net (fanout=1)        0.591      19.511         u_rom/_N27080    
 CLMA_30_280/Y0                    td                    0.131      19.642 r       u_rom/N1508_20/gateop_perm/Z
                                   net (fanout=2)        0.494      20.136         u_rom/_N28118    
 CLMA_30_260/Y3                    td                    0.135      20.271 r       u_rom/N1508_28/gateop_perm/Z
                                   net (fanout=2)        0.725      20.996         u_rom/N1508      
 CLMA_30_220/Y3                    td                    0.143      21.139 f       u_rom/N1508inv/gateop_perm/Z
                                   net (fanout=6)        1.266      22.405         u_rom/N1508_inv  
 CLMA_50_153/Y2                    td                    0.171      22.576 r       u_rib/N70_8[0]/gateop/F
                                   net (fanout=2)        0.673      23.249         _N10253          
 CLMA_70_172/Y3                    td                    0.143      23.392 f       u_rib/m0_data_o_1[0]/gateop_perm/Z
                                   net (fanout=2)        0.757      24.149         _N17972          
 CLMS_86_193/Y3                    td                    0.165      24.314 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.240      24.554         u_tinyriscv/u_ex/_N13019
 CLMS_86_193/Y6AB                  td                    0.171      24.725 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=5)        1.036      25.761         u_tinyriscv/_N13211
 CLMA_82_133/Y1                    td                    0.167      25.928 r       u_tinyriscv/u_ex/N37_36/gateop_perm/Z
                                   net (fanout=3)        0.405      26.333         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_70_132/Y0                    td                    0.226      26.559 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.716      27.275         u_tinyriscv/u_regs/N42 [0]
 CLMA_90_141/Y1                    td                    0.217      27.492 f       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        0.807      28.299         u_tinyriscv/u_id/_N7628
 CLMS_102_169/A0                                                           f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  28.299         Logic Levels: 24 
                                                                                   Logic: 4.642ns(18.534%), Route: 20.404ns(81.466%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.065    1000.065         clk              
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.268    1002.781         ntclkbufg_1      
 CLMS_102_169/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.218    1002.999                          
 clock uncertainty                                      -0.050    1002.949                          

 Setup time                                             -0.121    1002.828                          

 Data required time                                               1002.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.828                          
 Data arrival time                                                 -28.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.222
  Launch Clock Delay      :  2.804
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.291       2.804         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.197       3.001 f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227       3.228         u_tinyriscv/csr_clint_csr_mepc [28]
 CLMA_82_85/A4                                                             f       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.462%), Route: 0.227ns(53.538%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.491       3.222         ntclkbufg_1      
 CLMA_82_85/CLK                                                            r       u_tinyriscv/u_clint/int_addr_o[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.004                          
 clock uncertainty                                       0.000       3.004                          

 Hold time                                              -0.055       2.949                          

 Data required time                                                  2.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.949                          
 Data arrival time                                                  -3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.255       2.768         ntclkbufg_1      
 CLMA_30_53/CLK                                                            r       top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_53/Q2                     tco                   0.197       2.965 f       top_dht22_inst/bcd_8421_inst0/data_shift[16]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.139       3.104         top_dht22_inst/bcd_8421_inst0/data_shift [16]
 CLMA_30_52/CD                                                             f       top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/D

 Data arrival time                                                   3.104         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.452       3.183         ntclkbufg_1      
 CLMA_30_52/CLK                                                            r       top_dht22_inst/bcd_8421_inst0/unit[0]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                               0.027       2.822                          

 Data required time                                                  2.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.822                          
 Data arrival time                                                  -3.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[0]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.290       2.803         ntclkbufg_1      
 CLMS_38_105/CLK                                                           r       uart_0/rx_data[0]/opit_0_L5Q_perm/CLK

 CLMS_38_105/Q2                    tco                   0.197       3.000 f       uart_0/rx_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.138         uart_0/rx_data [0]
 CLMA_38_104/CD                                                            f       uart_0/uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   3.138         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.065       0.065         clk              
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_ibuf/ntD     
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.486       3.217         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       uart_0/uart_rx[0]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.829                          
 clock uncertainty                                       0.000       2.829                          

 Hold time                                               0.027       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                  -3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.671
  Launch Clock Delay      :  0.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.799       0.799         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       1.008 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.472       1.480         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_58_32/Y0                     td                    0.171       1.651 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Y0
                                   net (fanout=2)        0.788       2.439         top_dht22_inst/DHT22_drive_inst/N100 [0]
                                                         0.225       2.664 r       top_dht22_inst/DHT22_drive_inst/N101_1/gateop_A2/Cout
                                                         0.000       2.664         top_dht22_inst/DHT22_drive_inst/_N2411
 CLMA_58_33/Y3                     td                    0.305       2.969 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Y1
                                   net (fanout=2)        0.510       3.479         top_dht22_inst/DHT22_drive_inst/N101 [3]
 CLMA_66_32/COUT                   td                    0.346       3.825 r       top_dht22_inst/DHT22_drive_inst/N102_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.825         top_dht22_inst/DHT22_drive_inst/_N2422
                                                         0.055       3.880 f       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.880         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_66_36/Y3                     td                    0.305       4.185 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.456       4.641         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_28/Y3                     td                    0.405       5.046 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.517       5.563         _N17             
 CLMS_54_29/Y0                     td                    0.131       5.694 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=29)       0.456       6.150         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_49/CECO                   td                    0.094       6.244 r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CEOUT
                                   net (fanout=3)        0.000       6.244         _N516            
 CLMA_58_53/CECI                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE

 Data arrival time                                                   6.244         Logic Levels: 7  
                                                                                   Logic: 2.246ns(41.249%), Route: 3.199ns(58.751%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_78_28/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.671    1000.671         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                         0.000    1000.671                          
 clock uncertainty                                      -0.050    1000.621                          

 Setup time                                             -0.233    1000.388                          

 Data required time                                               1000.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.388                          
 Data arrival time                                                  -6.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.144                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.891
  Launch Clock Delay      :  0.567
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.567       0.567         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_33/Q2                     tco                   0.197       0.764 f       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.347       1.111         top_dht22_inst/DHT22_drive_inst/data_temp [39]
 CLMA_54_44/AD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/D

 Data arrival time                                                   1.111         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.213%), Route: 0.347ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.891       0.891         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[31]/opit_0/CLK
 clock pessimism                                         0.000       0.891                          
 clock uncertainty                                       0.000       0.891                          

 Hold time                                               0.028       0.919                          

 Data required time                                                  0.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.919                          
 Data arrival time                                                  -1.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.891
  Launch Clock Delay      :  0.647
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.647       0.647         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_45/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/CLK

 CLMA_58_45/Q2                     tco                   0.197       0.844 f       top_dht22_inst/DHT22_drive_inst/data_temp[31]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.235       1.079         top_dht22_inst/DHT22_drive_inst/data_temp [31]
 CLMA_54_44/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/D

 Data arrival time                                                   1.079         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.891       0.891         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_54_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CLK
 clock pessimism                                        -0.016       0.875                          
 clock uncertainty                                       0.000       0.875                          

 Hold time                                              -0.010       0.865                          

 Data required time                                                  0.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.865                          
 Data arrival time                                                  -1.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.746
  Launch Clock Delay      :  0.521
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.521       0.521         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_44/Q3                     tco                   0.197       0.718 f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.278       0.996         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_58_44/CD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D

 Data arrival time                                                   0.996         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.474%), Route: 0.278ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_78_28/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.746       0.746         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000       0.746                          
 clock uncertainty                                       0.000       0.746                          

 Hold time                                               0.027       0.773                          

 Data required time                                                  0.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.773                          
 Data arrival time                                                  -0.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.481
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.481       0.481         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_30_37/Q0                     tco                   0.209       0.690 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.355       1.045         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_30_33/Y1                     td                    0.221       1.266 r       top_dht22_inst/HEX8_inst/N72_1/gateop_perm/Z
                                   net (fanout=6)        0.405       1.671         top_dht22_inst/HEX8_inst/_N22800
 CLMA_38_32/A4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.671         Logic Levels: 1  
                                                                                   Logic: 0.430ns(36.134%), Route: 0.760ns(63.866%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.152                          
 clock uncertainty                                      -0.050    1000.102                          

 Setup time                                             -0.071    1000.031                          

 Data required time                                               1000.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.031                          
 Data arrival time                                                  -1.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.360                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.207
  Clock Pessimism Removal :  0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.207       0.207         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.209       0.416 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.404       0.820         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_30_32/Y2                     td                    0.308       1.128 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.507       1.635         top_dht22_inst/HEX8_inst/_N22568
 CLMA_38_32/A1                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.635         Logic Levels: 1  
                                                                                   Logic: 0.517ns(36.204%), Route: 0.911ns(63.796%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.054    1000.206                          
 clock uncertainty                                      -0.050    1000.156                          

 Setup time                                             -0.149    1000.007                          

 Data required time                                               1000.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.007                          
 Data arrival time                                                  -1.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.372                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.152
  Launch Clock Delay      :  0.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.326       0.326         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_38_36/Q0                     tco                   0.209       0.535 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.357       0.892         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_32/Y1                     td                    0.135       1.027 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.242       1.269         top_dht22_inst/HEX8_inst/_N23017
 CLMA_38_32/A0                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.269         Logic Levels: 1  
                                                                                   Logic: 0.344ns(36.479%), Route: 0.599ns(63.521%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_38_33/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152    1000.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.152                          
 clock uncertainty                                      -0.050    1000.102                          

 Setup time                                             -0.109     999.993                          

 Data required time                                                999.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.993                          
 Data arrival time                                                  -1.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.724                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.481
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.198       0.350 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.390       0.740         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_30_37/M0                                                             r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   0.740         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.673%), Route: 0.390ns(66.327%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.481       0.481         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_30_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.481                          
 clock uncertainty                                       0.000       0.481                          

 Hold time                                              -0.003       0.478                          

 Data required time                                                  0.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.478                          
 Data arrival time                                                  -0.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.326
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_38_32/Y2                     tco                   0.272       0.424 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.239       0.663         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_36/M2                                                             r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.663         Logic Levels: 0  
                                                                                   Logic: 0.272ns(53.229%), Route: 0.239ns(46.771%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.326       0.326         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_36/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.326                          
 clock uncertainty                                       0.000       0.326                          

 Hold time                                              -0.003       0.323                          

 Data required time                                                  0.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.323                          
 Data arrival time                                                  -0.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.207
  Launch Clock Delay      :  0.152
  Clock Pessimism Removal :  -0.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.152       0.152         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_32/Q1                     tco                   0.198       0.350 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.493         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.493         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_38_33/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.207       0.207         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.054       0.153                          
 clock uncertainty                                       0.000       0.153                          

 Hold time                                              -0.003       0.150                          

 Data required time                                                  0.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.150                          
 Data arrival time                                                  -0.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.774
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.421     503.223         ntclkbufg_0      
 CLMA_46_176/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_46_176/Q0                    tco                   0.193     503.416 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.754     504.170         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_42_204/Y1                    td                    0.167     504.337 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.706     505.043         u_jtag_top/u_jtag_driver/_N11126
 CLMA_50_192/Y0                    td                    0.131     505.174 r       u_jtag_top/u_jtag_driver/N118_27[27]/gateop_perm/Z
                                   net (fanout=1)        0.716     505.890         u_jtag_top/u_jtag_driver/N118 [27]
 CLMA_50_189/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/L4

 Data arrival time                                                 505.890         Logic Levels: 2  
                                                                                   Logic: 0.491ns(18.410%), Route: 2.176ns(81.590%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.247    1002.774         ntclkbufg_0      
 CLMA_50_189/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[27]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.441    1003.215                          
 clock uncertainty                                      -0.050    1003.165                          

 Setup time                                             -0.073    1003.092                          

 Data required time                                               1003.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.092                          
 Data arrival time                                                -505.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     503.234         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.193     503.427 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.635     504.062         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.131     504.193 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.650     504.843         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.131     504.974 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       0.837     505.811         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_181/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 505.811         Logic Levels: 2  
                                                                                   Logic: 0.455ns(17.656%), Route: 2.122ns(82.344%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.240    1002.767         ntclkbufg_0      
 CLMA_42_181/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.441    1003.208                          
 clock uncertainty                                      -0.050    1003.158                          

 Setup time                                             -0.111    1003.047                          

 Data required time                                               1003.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.047                          
 Data arrival time                                                -505.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V1                                                      0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.079     500.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.959     501.038 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.038         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047     501.085 f       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.717     501.802         _N22             
 USCM_74_105/CLK_USCM              td                    0.000     501.802 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     503.234         ntclkbufg_0      
 CLMA_42_204/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_42_204/Q0                    tco                   0.193     503.427 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.635     504.062         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_46_176/Y0                    td                    0.131     504.193 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.650     504.843         u_jtag_top/u_jtag_driver/_N11249
 CLMA_42_204/Y0                    td                    0.131     504.974 r       u_jtag_top/u_jtag_driver/N230_20[13]_3/gateop_perm/Z
                                   net (fanout=24)       0.843     505.817         u_jtag_top/u_jtag_driver/_N22755
 CLMA_42_188/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 505.817         Logic Levels: 2  
                                                                                   Logic: 0.455ns(17.615%), Route: 2.128ns(82.385%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V1                                                      0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079    1000.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781    1000.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041    1000.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000    1001.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.240    1002.767         ntclkbufg_0      
 CLMA_42_188/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.453    1003.220                          
 clock uncertainty                                      -0.050    1003.170                          

 Setup time                                             -0.112    1003.058                          

 Data required time                                               1003.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.058                          
 Data arrival time                                                -505.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.185
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.244       2.771         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK

 CLMA_46_180/Q0                    tco                   0.197       2.968 f       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.139       3.107         u_jtag_top/u_jtag_driver/shift_reg [8]
 CLMS_46_181/AD                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/D

 Data arrival time                                                   3.107         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.440       3.185         ntclkbufg_0      
 CLMS_46_181/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[8]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.797                          
 clock uncertainty                                       0.000       2.797                          

 Hold time                                               0.028       2.825                          

 Data required time                                                  2.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.825                          
 Data arrival time                                                  -3.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.190
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.248       2.775         ntclkbufg_0      
 CLMS_46_193/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/CLK

 CLMS_46_193/Q0                    tco                   0.198       2.973 r       u_jtag_top/u_jtag_driver/shift_reg[25]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.142       3.115         u_jtag_top/u_jtag_driver/shift_reg [25]
 CLMA_46_192/M1                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/D

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.445       3.190         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.802                          
 clock uncertainty                                       0.000       2.802                          

 Hold time                                              -0.003       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.781       0.860 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.860         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.041       0.901 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.527         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.527 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.260       2.787         ntclkbufg_0      
 CLMA_30_173/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_173/Q0                    tco                   0.198       2.985 r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.154       3.139         u_jtag_top/u_jtag_driver/rx_data [4]
 CLMA_30_177/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/D

 Data arrival time                                                   3.139         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.250%), Route: 0.154ns(43.750%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V1                                                      0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.079       0.079         jtag_TCK         
 IOBD_0_50/DIN                     td                    0.898       0.977 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         jtag_TCK_ibuf/ntD
 IOL_7_50/INCK                     td                    0.047       1.024 r       jtag_TCK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.745         _N22             
 USCM_74_105/CLK_USCM              td                    0.000       1.745 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       3.197         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.809                          
 clock uncertainty                                       0.000       2.809                          

 Hold time                                              -0.003       2.806                          

 Data required time                                                  2.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.806                          
 Data arrival time                                                  -3.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.261      13.952         u_tinyriscv/u_regs/N79 [10]
 CLMS_114_189/BD                                                           f       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  13.952         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.531%), Route: 11.227ns(80.469%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        1.212      13.903         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_189/DD                                                            f       u_tinyriscv/u_regs/regs_jtag_1_10/gateop/WD

 Data arrival time                                                  13.903         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.600%), Route: 11.178ns(80.400%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_10/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B9                                                      0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.095       0.095         rst              
 IOBD_0_338/DIN                    td                    0.959       1.054 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.054         rst_ibuf/ntD     
 IOL_7_338/RX_DATA_DD              td                    0.081       1.135 f       rst_ibuf/opit_1/OUT
                                   net (fanout=885)      2.809       3.944         nt_rst           
 CLMA_50_108/Y3                    td                    0.221       4.165 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=11)       0.679       4.844         _N22485          
 CLMA_42_128/Y1                    td                    0.221       5.065 r       u_pwm/N83[7]/gateop/F
                                   net (fanout=3)        0.476       5.541         _N13528          
 CLMA_38_136/Y6AB                  td                    0.173       5.714 r       u_rib/N70_8[7]_muxf6/F
                                   net (fanout=1)        0.686       6.400         u_rib/_N10260    
 CLMA_50_148/Y2                    td                    0.141       6.541 f       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.371       7.912         _N17979          
 CLMA_82_213/Y2                    td                    0.171       8.083 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.478       8.561         u_tinyriscv/u_ex/N427 [7]
 CLMA_78_208/Y0                    td                    0.225       8.786 f       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.933      10.719         u_tinyriscv/u_ex/_N13125
 CLMA_130_176/Y6AB                 td                    0.171      10.890 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        0.771      11.661         u_tinyriscv/_N13221
 CLMA_118_133/Y3                   td                    0.221      11.882 r       u_tinyriscv/u_ex/N37_57/gateop_perm/Z
                                   net (fanout=3)        0.668      12.550         u_tinyriscv/ex_reg_wdata_o [10]
 CLMS_94_133/Y2                    td                    0.141      12.691 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        0.953      13.644         u_tinyriscv/u_regs/N79 [10]
 CLMS_66_169/DD                                                            f       u_tinyriscv/u_regs/regs_jtag_0_10/gateop/WD

 Data arrival time                                                  13.644         Logic Levels: 11 
                                                                                   Logic: 2.725ns(19.972%), Route: 10.919ns(80.028%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[4] (port)
Endpoint    : gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       gpio[4] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[4]       
 IOBS_0_205/DIN                    td                    0.834       0.894 f       gpio_tri[4]/opit_0/O
                                   net (fanout=1)        0.000       0.894         gpio_tri[4]/ntI  
 IOL_7_205/RX_DATA_DD              td                    0.071       0.965 f       gpio_tri[4]/opit_1/OUT
                                   net (fanout=1)        0.310       1.275         _N5              
 CLMA_14_189/A3                                                            f       gpio_0/gpio_data[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 0.905ns(70.980%), Route: 0.370ns(29.020%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L5                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.038       0.038         nt_gpio[1]       
 IOBS_0_137/DIN                    td                    0.781       0.819 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.819         gpio_tri[1]/ntI  
 IOL_7_137/RX_DATA_DD              td                    0.071       0.890 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.402       1.292         _N2              
 CLMA_26_128/A0                                                            r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.292         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.944%), Route: 0.440ns(34.056%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[9] (port)
Endpoint    : gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G2                                                      0.000       0.000 r       gpio[9] (port)   
                                   net (fanout=1)        0.064       0.064         nt_gpio[9]       
 IOBS_0_213/DIN                    td                    0.781       0.845 r       gpio_tri[9]/opit_0/O
                                   net (fanout=1)        0.000       0.845         gpio_tri[9]/ntI  
 IOL_7_213/RX_DATA_DD              td                    0.071       0.916 r       gpio_tri[9]/opit_1/OUT
                                   net (fanout=1)        0.380       1.296         _N10             
 CLMA_10_196/A2                                                            r       gpio_0/gpio_data[9]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.296         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.741%), Route: 0.444ns(34.259%)
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.052     499.952         0.900           Low Pulse Width   CLMS_38_57/CLK          u_ram/_ram_13_14/gateop/WCLK
 499.052     499.952         0.900           Low Pulse Width   CLMS_114_57/CLK         u_ram/_ram_12_1/gateop/WCLK
 499.052     499.952         0.900           Low Pulse Width   CLMS_46_89/CLK          u_ram/_ram_5_7/gateop/WCLK
====================================================================================================

{top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.629     499.929         0.300           High Pulse Width  CLMA_66_24/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK
 499.629     499.929         0.300           High Pulse Width  CLMA_66_24/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/CLK
 499.629     499.929         0.300           High Pulse Width  CLMA_66_24/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.647     499.947         0.300           High Pulse Width  CLMA_38_36/CLK          top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 499.647     499.947         0.300           High Pulse Width  CLMA_38_36/CLK          top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 499.649     499.949         0.300           High Pulse Width  CLMA_30_37/CLK          top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.651     499.951         0.300           Low Pulse Width   CLMA_42_181/CLK         u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 499.651     499.951         0.300           Low Pulse Width   CLMA_42_188/CLK         u_jtag_top/u_jtag_driver/shift_reg[29]/opit_0_MUX4TO1Q/CLK
 499.651     499.951         0.300           Low Pulse Width   CLMA_42_176/CLK         u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Misaka/Desktop/riscv_final/risc-v/place_route/tinyriscv_soc_top_pnr.adf       
| Output     | C:/Users/Misaka/Desktop/riscv_final/risc-v/report_timing/tinyriscv_soc_top_rtp.adf     
|            | C:/Users/Misaka/Desktop/riscv_final/risc-v/report_timing/tinyriscv_soc_top.rtr         
+------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 526,561,280 bytes
Total CPU  time to report_timing completion : 36.359 sec
Total real time to report_timing completion : 37.000 sec
