$date
	Mon May  1 01:21:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Or16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module u_Or16 $end
$var wire 16 $ a_i [15:0] $end
$var wire 16 % b_i [15:0] $end
$var wire 16 & out_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
b1111111111111111 !
b1111111111111111 &
b1111111111111111 "
b1111111111111111 $
#30000
b1111111111111111 #
b1111111111111111 %
b0 "
b0 $
#40000
b1111111111111111 "
b1111111111111111 $
#50000
b1011101111111011 !
b1011101111111011 &
b11101111110001 #
b11101111110001 %
b1010101010101010 "
b1010101010101010 $
#1050000
