# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/imports/SAP/l2_truth_table_4.vhd" \
"../../../../lab2.srcs/sim_1/imports/SAP/l2_truth_table_4_test.vhd" \

# Do not sort compile order
nosort
