<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1262" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1262{left:659px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1262{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1262{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1262{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_1262{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.03px;}
#t6_1262{left:359px;bottom:813px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1262{left:69px;bottom:699px;letter-spacing:0.13px;}
#t8_1262{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1262{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ta_1262{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1262{left:600px;bottom:648px;}
#tc_1262{left:614px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1262{left:69px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_1262{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1262{left:69px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_1262{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1262{left:69px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_1262{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1262{left:69px;bottom:509px;letter-spacing:-0.27px;word-spacing:-0.38px;}
#tk_1262{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_1262{left:236px;bottom:484px;letter-spacing:-0.15px;}
#tm_1262{left:263px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_1262{left:69px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#to_1262{left:201px;bottom:467px;letter-spacing:-0.17px;}
#tp_1262{left:235px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tq_1262{left:386px;bottom:467px;letter-spacing:-0.16px;}
#tr_1262{left:416px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1262{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_1262{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_1262{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1262{left:69px;bottom:369px;letter-spacing:0.13px;}
#tw_1262{left:69px;bottom:345px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tx_1262{left:110px;bottom:344px;}
#ty_1262{left:122px;bottom:345px;letter-spacing:-0.12px;}
#tz_1262{left:242px;bottom:344px;}
#t10_1262{left:256px;bottom:345px;letter-spacing:-0.12px;}
#t11_1262{left:90px;bottom:328px;letter-spacing:-0.14px;}
#t12_1262{left:117px;bottom:312px;letter-spacing:-0.14px;}
#t13_1262{left:90px;bottom:295px;letter-spacing:-0.09px;}
#t14_1262{left:117px;bottom:278px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t15_1262{left:69px;bottom:254px;letter-spacing:-0.11px;}
#t16_1262{left:69px;bottom:214px;letter-spacing:0.12px;word-spacing:0.03px;}
#t17_1262{left:69px;bottom:189px;letter-spacing:-0.38px;word-spacing:-0.22px;}
#t18_1262{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t19_1262{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_1262{left:340px;bottom:1065px;letter-spacing:-0.09px;}
#t1b_1262{left:340px;bottom:1050px;letter-spacing:-0.18px;}
#t1c_1262{left:378px;bottom:1065px;letter-spacing:-0.11px;}
#t1d_1262{left:378px;bottom:1050px;letter-spacing:-0.18px;}
#t1e_1262{left:451px;bottom:1065px;letter-spacing:-0.15px;}
#t1f_1262{left:451px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1g_1262{left:523px;bottom:1065px;letter-spacing:-0.13px;}
#t1h_1262{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1i_1262{left:74px;bottom:1005px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_1262{left:340px;bottom:1027px;letter-spacing:-0.23px;}
#t1k_1262{left:378px;bottom:1027px;letter-spacing:-0.12px;}
#t1l_1262{left:451px;bottom:1027px;letter-spacing:-0.1px;}
#t1m_1262{left:523px;bottom:1027px;letter-spacing:-0.12px;}
#t1n_1262{left:74px;bottom:982px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_1262{left:74px;bottom:961px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_1262{left:340px;bottom:982px;letter-spacing:-0.23px;}
#t1q_1262{left:378px;bottom:982px;letter-spacing:-0.12px;}
#t1r_1262{left:451px;bottom:982px;letter-spacing:-0.1px;}
#t1s_1262{left:523px;bottom:982px;letter-spacing:-0.12px;}
#t1t_1262{left:74px;bottom:938px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_1262{left:74px;bottom:917px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_1262{left:340px;bottom:938px;letter-spacing:-0.16px;}
#t1w_1262{left:378px;bottom:938px;letter-spacing:-0.12px;}
#t1x_1262{left:451px;bottom:938px;letter-spacing:-0.11px;}
#t1y_1262{left:523px;bottom:938px;letter-spacing:-0.12px;}
#t1z_1262{left:74px;bottom:894px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_1262{left:74px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_1262{left:340px;bottom:894px;letter-spacing:-0.16px;}
#t22_1262{left:378px;bottom:894px;letter-spacing:-0.1px;}
#t23_1262{left:451px;bottom:894px;letter-spacing:-0.09px;}
#t24_1262{left:523px;bottom:894px;letter-spacing:-0.12px;}
#t25_1262{left:87px;bottom:791px;letter-spacing:-0.13px;}
#t26_1262{left:196px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t27_1262{left:374px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t28_1262{left:553px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t29_1262{left:728px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2a_1262{left:96px;bottom:767px;letter-spacing:-0.15px;}
#t2b_1262{left:184px;bottom:767px;letter-spacing:-0.13px;}
#t2c_1262{left:366px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_1262{left:573px;bottom:767px;letter-spacing:-0.15px;}
#t2e_1262{left:749px;bottom:767px;letter-spacing:-0.12px;}
#t2f_1262{left:96px;bottom:742px;letter-spacing:-0.21px;}
#t2g_1262{left:185px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_1262{left:366px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_1262{left:573px;bottom:742px;letter-spacing:-0.15px;}
#t2j_1262{left:749px;bottom:742px;letter-spacing:-0.12px;}

.s1_1262{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1262{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1262{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1262{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1262{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1262{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1262{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_1262{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1262{font-size:17px;font-family:Symbol_b5z;color:#000;}
.sa_1262{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1262" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1262Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1262" style="-webkit-user-select: none;"><object width="935" height="1210" data="1262/1262.svg" type="image/svg+xml" id="pdf1262" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1262" class="t s1_1262">MOV—Move to/from Debug Registers </span>
<span id="t2_1262" class="t s2_1262">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1262" class="t s1_1262">4-42 </span><span id="t4_1262" class="t s1_1262">Vol. 2B </span>
<span id="t5_1262" class="t s3_1262">MOV—Move to/from Debug Registers </span>
<span id="t6_1262" class="t s4_1262">Instruction Operand Encoding </span>
<span id="t7_1262" class="t s4_1262">Description </span>
<span id="t8_1262" class="t s5_1262">Moves the contents of a debug register (DR0, DR1, DR2, DR3, DR4, DR5, DR6, or DR7) to a general-purpose </span>
<span id="t9_1262" class="t s5_1262">register or vice versa. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of </span>
<span id="ta_1262" class="t s5_1262">the operand-size attribute. (See Section 18.2, “Debug Registers”, of the Intel </span>
<span id="tb_1262" class="t s6_1262">® </span>
<span id="tc_1262" class="t s5_1262">64 and IA-32 Architectures Soft- </span>
<span id="td_1262" class="t s5_1262">ware Developer’s Manual, Volume 3A, for a detailed description of the flags and fields in the debug registers.) </span>
<span id="te_1262" class="t s5_1262">The instructions must be executed at privilege level 0 or in real-address mode. </span>
<span id="tf_1262" class="t s5_1262">When the debug extension (DE) flag in register CR4 is clear, these instructions operate on debug registers in a </span>
<span id="tg_1262" class="t s5_1262">manner that is compatible with Intel386 and Intel486 processors. In this mode, references to DR4 and DR5 refer </span>
<span id="th_1262" class="t s5_1262">to DR6 and DR7, respectively. When the DE flag in CR4 is set, attempts to reference DR4 and DR5 result in an </span>
<span id="ti_1262" class="t s5_1262">undefined opcode (#UD) exception. (The CR4 register was added to the IA-32 Architecture beginning with the </span>
<span id="tj_1262" class="t s5_1262">Pentium processor.) </span>
<span id="tk_1262" class="t s5_1262">At the opcode level, the </span><span id="tl_1262" class="t s7_1262">reg </span><span id="tm_1262" class="t s5_1262">field within the ModR/M byte specifies which of the debug registers is loaded or read. </span>
<span id="tn_1262" class="t s5_1262">The two bits in the </span><span id="to_1262" class="t s7_1262">mod </span><span id="tp_1262" class="t s5_1262">field are ignored. The </span><span id="tq_1262" class="t s7_1262">r/m </span><span id="tr_1262" class="t s5_1262">field specifies the general-purpose register loaded or read. </span>
<span id="ts_1262" class="t s5_1262">In 64-bit mode, the instruction’s default operation size is 64 bits. Use of the REX.B prefix permits access to addi- </span>
<span id="tt_1262" class="t s5_1262">tional registers (R8–R15). Use of the REX.W or 66H prefix is ignored. Use of the REX.R prefix causes an invalid- </span>
<span id="tu_1262" class="t s5_1262">opcode exception. See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="tv_1262" class="t s4_1262">Operation </span>
<span id="tw_1262" class="t s8_1262">IF ((DE </span><span id="tx_1262" class="t s9_1262">= </span><span id="ty_1262" class="t s8_1262">1) and (SRC or DEST </span><span id="tz_1262" class="t s9_1262">= </span><span id="t10_1262" class="t s8_1262">DR4 or DR5)) </span>
<span id="t11_1262" class="t s8_1262">THEN </span>
<span id="t12_1262" class="t s8_1262">#UD; </span>
<span id="t13_1262" class="t s8_1262">ELSE </span>
<span id="t14_1262" class="t s8_1262">DEST := SRC; </span>
<span id="t15_1262" class="t s8_1262">FI; </span>
<span id="t16_1262" class="t s4_1262">Flags Affected </span>
<span id="t17_1262" class="t s5_1262">The OF, SF, ZF, AF, PF, and CF flags are undefined. </span>
<span id="t18_1262" class="t sa_1262">Opcode/ </span>
<span id="t19_1262" class="t sa_1262">Instruction </span>
<span id="t1a_1262" class="t sa_1262">Op/ </span>
<span id="t1b_1262" class="t sa_1262">En </span>
<span id="t1c_1262" class="t sa_1262">64-Bit </span>
<span id="t1d_1262" class="t sa_1262">Mode </span>
<span id="t1e_1262" class="t sa_1262">Compat/ </span>
<span id="t1f_1262" class="t sa_1262">Leg Mode </span>
<span id="t1g_1262" class="t sa_1262">Description </span>
<span id="t1h_1262" class="t s8_1262">0F 21/r </span>
<span id="t1i_1262" class="t s8_1262">MOV r32, DR0–DR7 </span>
<span id="t1j_1262" class="t s8_1262">MR </span><span id="t1k_1262" class="t s8_1262">N.E. </span><span id="t1l_1262" class="t s8_1262">Valid </span><span id="t1m_1262" class="t s8_1262">Move debug register to r32. </span>
<span id="t1n_1262" class="t s8_1262">0F 21/r </span>
<span id="t1o_1262" class="t s8_1262">MOV r64, DR0–DR7 </span>
<span id="t1p_1262" class="t s8_1262">MR </span><span id="t1q_1262" class="t s8_1262">Valid </span><span id="t1r_1262" class="t s8_1262">N.E. </span><span id="t1s_1262" class="t s8_1262">Move extended debug register to r64. </span>
<span id="t1t_1262" class="t s8_1262">0F 23 /r </span>
<span id="t1u_1262" class="t s8_1262">MOV DR0–DR7, r32 </span>
<span id="t1v_1262" class="t s8_1262">RM </span><span id="t1w_1262" class="t s8_1262">N.E. </span><span id="t1x_1262" class="t s8_1262">Valid </span><span id="t1y_1262" class="t s8_1262">Move r32 to debug register. </span>
<span id="t1z_1262" class="t s8_1262">0F 23 /r </span>
<span id="t20_1262" class="t s8_1262">MOV DR0–DR7, r64 </span>
<span id="t21_1262" class="t s8_1262">RM </span><span id="t22_1262" class="t s8_1262">Valid </span><span id="t23_1262" class="t s8_1262">N.E. </span><span id="t24_1262" class="t s8_1262">Move r64 to extended debug register. </span>
<span id="t25_1262" class="t sa_1262">Op/En </span><span id="t26_1262" class="t sa_1262">Operand 1 </span><span id="t27_1262" class="t sa_1262">Operand 2 </span><span id="t28_1262" class="t sa_1262">Operand 3 </span><span id="t29_1262" class="t sa_1262">Operand 4 </span>
<span id="t2a_1262" class="t s8_1262">MR </span><span id="t2b_1262" class="t s8_1262">ModRM:r/m (w) </span><span id="t2c_1262" class="t s8_1262">ModRM:reg (r) </span><span id="t2d_1262" class="t s8_1262">N/A </span><span id="t2e_1262" class="t s8_1262">N/A </span>
<span id="t2f_1262" class="t s8_1262">RM </span><span id="t2g_1262" class="t s8_1262">ModRM:reg (w) </span><span id="t2h_1262" class="t s8_1262">ModRM:r/m (r) </span><span id="t2i_1262" class="t s8_1262">N/A </span><span id="t2j_1262" class="t s8_1262">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
