Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Family/Desktop/logica/logicaDigital/timing/digi_clk.vhd" in Library work.
Architecture behavioral of Entity digi_clk is up to date.
Compiling vhdl file "C:/Users/Family/Desktop/logica/logicaDigital/timing/decoderBCD4to7segments.vhd" in Library work.
Architecture arch of Entity decoderbcd4to7segments is up to date.
Compiling vhdl file "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf" in Library work.
Entity <FTRSE_MXILINX_timer> compiled.
Entity <FTRSE_MXILINX_timer> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4RE_MXILINX_timer> compiled.
Entity <CB4RE_MXILINX_timer> (Architecture <BEHAVIORAL>) compiled.
Entity <m2_1b1_mxilinx_timer> compiled.
Entity <m2_1b1_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_timer> compiled.
Entity <m2_1_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_timer> compiled.
Entity <ftclex_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_timer> compiled.
Entity <cb4cled_mxilinx_timer> (Architecture <behavioral>) compiled.
Entity <timer> compiled.
Entity <timer> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digi_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoderBCD4to7segments> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <CB4RE_MXILINX_timer> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_timer> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTRSE_MXILINX_timer> in library <work> (architecture <BEHAVIORAL>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_5_13" for instance <XLXI_5> in unit <timer>.
WARNING:Xst:753 - "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf" line 868: Unconnected output port 'Q3' of component 'CB4RE_MXILINX_timer'.
    Set user-defined property "HU_SET =  XLXI_30_14" for instance <XLXI_30> in unit <timer>.
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <digi_clk> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Family/Desktop/logica/logicaDigital/timing/digi_clk.vhd" line 18: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <b>
Entity <digi_clk> analyzed. Unit <digi_clk> generated.

Analyzing Entity <CB4CLED_MXILINX_timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_8" for instance <I_Q0> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q1_7" for instance <I_Q1> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q2_6" for instance <I_Q2> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q3_5" for instance <I_Q3> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_TC_11" for instance <I_TC> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_T1_12" for instance <I_T1> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_T2_9" for instance <I_T2> in unit <CB4CLED_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_T3_10" for instance <I_T3> in unit <CB4CLED_MXILINX_timer>.
Entity <CB4CLED_MXILINX_timer> analyzed. Unit <CB4CLED_MXILINX_timer> generated.

Analyzing generic Entity <FTCLEX_MXILINX_timer> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_4" for instance <I_36_30> in unit <FTCLEX_MXILINX_timer>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_timer>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_timer>.
Entity <FTCLEX_MXILINX_timer> analyzed. Unit <FTCLEX_MXILINX_timer> generated.

Analyzing Entity <M2_1_MXILINX_timer> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_timer> analyzed. Unit <M2_1_MXILINX_timer> generated.

Analyzing Entity <M2_1B1_MXILINX_timer> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_timer> analyzed. Unit <M2_1B1_MXILINX_timer> generated.

Analyzing Entity <decoderBCD4to7segments> in library <work> (Architecture <arch>).
Entity <decoderBCD4to7segments> analyzed. Unit <decoderBCD4to7segments> generated.

Analyzing Entity <CB4RE_MXILINX_timer> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4RE_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4RE_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4RE_MXILINX_timer>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4RE_MXILINX_timer>.
Entity <CB4RE_MXILINX_timer> analyzed. Unit <CB4RE_MXILINX_timer> generated.

Analyzing generic Entity <FTRSE_MXILINX_timer> in library <work> (Architecture <BEHAVIORAL>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTRSE_MXILINX_timer>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTRSE_MXILINX_timer>.
Entity <FTRSE_MXILINX_timer> analyzed. Unit <FTRSE_MXILINX_timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <digi_clk>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/digi_clk.vhd".
    Found 1-bit register for signal <b>.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <digi_clk> synthesized.


Synthesizing Unit <decoderBCD4to7segments>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/decoderBCD4to7segments.vhd".
    Found 16x7-bit ROM for signal <auxVectOut$mux0009> created at line 27.
    Summary:
	inferred   1 ROM(s).
Unit <decoderBCD4to7segments> synthesized.


Synthesizing Unit <M2_1_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <M2_1_MXILINX_timer> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <M2_1B1_MXILINX_timer> synthesized.


Synthesizing Unit <FTRSE_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <FTRSE_MXILINX_timer> synthesized.


Synthesizing Unit <CB4RE_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <CB4RE_MXILINX_timer> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <FTCLEX_MXILINX_timer> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
Unit <CB4CLED_MXILINX_timer> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/Users/Family/Desktop/logica/logicaDigital/timing/timer.vhf".
WARNING:Xst:653 - Signal <XLXI_30_R_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_12_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <timer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <timer> ...

Optimizing unit <M2_1_MXILINX_timer> ...

Optimizing unit <M2_1B1_MXILINX_timer> ...

Optimizing unit <FTRSE_MXILINX_timer> ...

Optimizing unit <CB4RE_MXILINX_timer> ...

Optimizing unit <FTCLEX_MXILINX_timer> ...

Optimizing unit <CB4CLED_MXILINX_timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : timer.ngr
Top Level Output File Name         : timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 178
#      AND2                        : 12
#      AND2B1                      : 7
#      AND2B2                      : 2
#      AND3                        : 2
#      AND3B3                      : 1
#      AND4                        : 3
#      AND4B4                      : 1
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 31
#      LUT4                        : 15
#      MUXCY                       : 39
#      OR2                         : 18
#      VCC                         : 3
#      XOR2                        : 8
#      XORCY                       : 32
# FlipFlops/Latches                : 41
#      FDCE                        : 4
#      FDE                         : 1
#      FDR                         : 32
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             41  out of   9312     0%  
 Number of 4 input LUTs:                 48  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 33    |
XLXN_81(XLXI_18:O)                 | NONE(*)(XLXI_30/I_Q3/I_36_35)| 4     |
XLXI_4/b                           | NONE(XLXI_5/I_Q3/I_36_35)    | 4     |
-----------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
XLXN_64(XLXI_12:O)                 | NONE(XLXI_5/I_Q0/I_36_35)| 4     |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.694ns (Maximum Frequency: 115.022MHz)
   Minimum input arrival time before clock: 7.903ns
   Maximum output required time after clock: 9.437ns
   Maximum combinational path delay: 8.646ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            XLXI_4/count_8 (FF)
  Destination:       XLXI_4/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_4/count_8 to XLXI_4/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_4/count_8 (XLXI_4/count_8)
     LUT4:I0->O            1   0.704   0.000  XLXI_4/count_cmp_eq0000_wg_lut<0> (XLXI_4/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_4/count_cmp_eq0000_wg_cy<0> (XLXI_4/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<1> (XLXI_4/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<2> (XLXI_4/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<3> (XLXI_4/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<4> (XLXI_4/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<5> (XLXI_4/count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_4/count_cmp_eq0000_wg_cy<6> (XLXI_4/count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  XLXI_4/count_cmp_eq0000_wg_cy<7> (XLXI_4/count_cmp_eq0000)
     FDR:R                     0.911          XLXI_4/count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_81'
  Clock period: 4.940ns (frequency: 202.429MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 4)
  Source:            XLXI_30/I_Q0/I_36_35 (FF)
  Destination:       XLXI_30/I_Q3/I_36_35 (FF)
  Source Clock:      XLXN_81 rising
  Destination Clock: XLXN_81 rising

  Data Path: XLXI_30/I_Q0/I_36_35 to XLXI_30/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     AND3:I2->O            1   0.704   0.420  I_36_32 (T3)
     begin scope: 'I_Q3'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     OR2:I1->O             1   0.704   0.420  I_36_73 (D_S)
     FDRE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      4.940ns (3.011ns logic, 1.929ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/b'
  Clock period: 8.694ns (frequency: 115.022MHz)
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Delay:               8.694ns (Levels of Logic = 9)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_5/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_4/b rising
  Destination Clock: XLXI_4/b rising

  Data Path: XLXI_5/I_Q0/I_36_35 to XLXI_5/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.591   1.051  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.694ns (5.123ns logic, 3.571ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/b'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              7.903ns (Levels of Logic = 9)
  Source:            dir (PAD)
  Destination:       XLXI_5/I_Q3/I_36_35 (FF)
  Destination Clock: XLXI_4/b rising

  Data Path: dir to XLXI_5/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  dir_IBUF (dir_IBUF)
     begin scope: 'XLXI_5'
     begin scope: 'I_T3'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T3'
     begin scope: 'I_Q3'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.903ns (5.046ns logic, 2.857ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/b'
  Total number of paths / destination ports: 44 / 9
-------------------------------------------------------------------------
Offset:              9.437ns (Levels of Logic = 7)
  Source:            XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       led1 (PAD)
  Source Clock:      XLXI_4/b rising

  Data Path: XLXI_5/I_Q0/I_36_35 to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.591   1.051  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            1   0.704   0.420  I_36_10 (TC_UP)
     begin scope: 'I_TC'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'I_TC'
     AND2:I1->O            1   0.704   0.420  I_36_50 (CEO)
     end scope: 'XLXI_5'
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      9.437ns (6.679ns logic, 2.758ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_81'
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Offset:              6.807ns (Levels of Logic = 4)
  Source:            XLXI_30/I_Q0/I_36_35 (FF)
  Destination:       op2 (PAD)
  Source Clock:      XLXN_81 rising

  Data Path: XLXI_30/I_Q0/I_36_35 to op2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            2   0.704   0.447  I_36_31 (TC)
     AND2:I1->O            1   0.704   0.420  I_36_69 (CEO)
     end scope: 'XLXI_30'
     OBUF:I->O                 3.272          op2_OBUF (op2)
    ----------------------------------------
    Total                      6.807ns (5.271ns logic, 1.536ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               8.646ns (Levels of Logic = 7)
  Source:            dir (PAD)
  Destination:       led1 (PAD)

  Data Path: dir to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  dir_IBUF (dir_IBUF)
     begin scope: 'XLXI_5'
     begin scope: 'I_TC'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'I_TC'
     AND2:I1->O            1   0.704   0.420  I_36_50 (CEO)
     end scope: 'XLXI_5'
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      8.646ns (6.602ns logic, 2.044ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.59 secs
 
--> 

Total memory usage is 4514604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

