
Title:
Inverter (logic gate)
Text:

		From Wikipedia, the free encyclopedia
		
		
		
		
		Jump to navigation
		Jump to search
		Logic gate implementing negation



Input
Output


A
NOT A


0
1


1
0

  Traditional NOT gate (inverter) symbol
  International Electrotechnical Commission NOT gate (inverter) symbol
In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. In mathematical logic it is equivalent to the logical negation operator (Â¬).  The truth table is shown on the right.

Contents

1 Electronic implementation

1.1 Digital building block

1.1.1 Analytical representation


1.2 Alternatives
1.3 Performance measurement


2 See also
3 References
4 External links



Electronic implementation[edit]
An inverter circuit outputs a voltage representing the opposite logic-level to its input. Its main function is to invert the input signal applied. If the applied input is low then the output becomes high and vice versa. Inverters can be constructed using a single NMOS transistor or a single PMOS transistor coupled with a resistor.  Since this 'resistive-drain' approach uses only a single type of transistor, it can be fabricated at a low cost.  However, because current flows through the resistor in one of the two states, the resistive-drain configuration is disadvantaged for power consumption and processing speed.  Alternatively, inverters can be constructed using two complementary transistors in a CMOS configuration.  This configuration greatly reduces power consumption since one of the transistors is always off in both logic states.[1]  Processing speed can also be improved due to the relatively low resistance compared to the NMOS-only or PMOS-only type devices.  Inverters can also be constructed with bipolar junction transistors (BJT) in either a  resistorâtransistor logic (RTL) or a transistorâtransistor logic (TTL) configuration.
Digital electronics circuits operate at fixed voltage levels corresponding to a logical 0 or 1 (see binary).  An inverter circuit serves as the basic logic gate to swap between those two voltage levels.  Implementation determines the actual voltage, but common levels include (0, +5V) for TTL circuits.


		
			
			
NMOS logic inverter

			
		
		
			
			
PMOS logic inverter

			
		
		
			
			
Static CMOS logic inverter

			
		
		
			
			
NPN resistorâtransistor logic inverter

			
		
		
			
			
NPN transistorâtransistor logic inverter

			
		

Digital building block[edit]
  This schematic diagram shows the arrangement of NOT gates within a standard 4049 CMOS hex inverting buffer.
The inverter is a basic building block in digital electronics. Multiplexers, decoders, state machines, and other sophisticated digital devices may use inverters.
The hex inverter is an integrated circuit that contains six (hexa-) inverters. For example, the 7404 TTL chip which has 14 pins and the 4049 CMOS chip which has 16 pins, 2 of which are used for power/referencing, and 12 of which are used by the inputs and outputs of the six inverters (the 4049 has 2 pins with no connection).

Analytical representation[edit]

  
    
      
        f
        (
        a
        )
        =
        1
        â
        a
      
    
    {\displaystyle f(a)=1-a}
  
 is the analytical representation of NOT gate:


  
    
      
        f
        (
        0
        )
        =
        1
        â
        0
        =
        1
      
    
    {\displaystyle f(0)=1-0=1}
  


  
    
      
        f
        (
        1
        )
        =
        1
        â
        1
        =
        0
      
    
    {\displaystyle f(1)=1-1=0}
  

Alternatives[edit]
.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}Further information: NAND logic and NOR logic
If no specific NOT gates are available, one can be made from the universal NAND or NOR gates.[2]



Desired gate
NAND construction
NOR construction






Performance measurement[edit]
  Voltage transfer curve for a 20 Î¼m inverter fabricated at North Carolina State University
Digital inverter quality is often measured using the voltage transfer curve (VTC), which is a plot of output vs. input voltage. From such a graph, device parameters including noise tolerance, gain, and operating logic levels can be obtained.
Ideally, the VTC appears as an inverted step function â this would indicate precise switching between on and off â but in real devices, a gradual transition region exists. The VTC indicates that for low input voltage, the circuit outputs high voltage; for high input, the output tapers off towards the low level. The slope of this transition region is a measure of quality â steep (close to infinity) slopes yield precise switching.
The tolerance to noise can be measured by comparing the minimum input to the maximum output for each region of operation (on / off).

See also[edit]
Controlled NOT gate
AND gate
OR gate
NAND gate
NOR gate
XOR gate
XNOR gate
IMPLY gate
Boolean algebra
Logic gate
References[edit]
.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}

^ .mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:linear-gradient(transparent,transparent),url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}Nair, B. Somanathan (2002). Digital electronics and logic design. PHI Learning Pvt. Ltd. p.Â 240. ISBNÂ 9788120319561.

^ M. Morris, Mano; R. Kime, Charles (2004). Logic and computer design fundamentals (3Â ed.). Prentice Hall. p.Â 73. ISBNÂ 0133760634.


External links[edit]
The NOT gate on "All About Circuits"
The NOT gate in 1971 "Designing With TTL Integrated Circuits" book
.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}hide.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}vteLogical connectives
Tautology/TrueÂ 
  
    
      
        â¤
      
    
    {\displaystyle \top }
  


Alternative denialÂ (NAND gate)Â 
  
    
      
        â
      
    
    {\displaystyle \uparrow }
  

Converse implicationÂ 
  
    
      
        â
      
    
    {\displaystyle \leftarrow }
  

ImplicationÂ (IMPLY gate)Â 
  
    
      
        â
      
    
    {\displaystyle \rightarrow }
  

DisjunctionÂ (OR gate)Â 
  
    
      
        â¨
      
    
    {\displaystyle \lor }
  


NegationÂ (NOT gate)Â 
  
    
      
        Â¬
      
    
    {\displaystyle \neg }
  

Exclusive orÂ (XOR gate)Â 
  
    
      
        â®
      
    
    {\displaystyle \not \leftrightarrow }
  

BiconditionalÂ (XNOR gate)Â 
  
    
      
        â
      
    
    {\displaystyle \leftrightarrow }
  

StatementÂ (Digital buffer)

Joint denialÂ (NOR gate)Â 
  
    
      
        â
      
    
    {\displaystyle \downarrow }
  

NonimplicationÂ (NIMPLY gate)Â 
  
    
      
        â
      
    
    {\displaystyle \nrightarrow }
  

Converse nonimplicationÂ 
  
    
      
        â
      
    
    {\displaystyle \nleftarrow }
  

ConjunctionÂ (AND gate)Â 
  
    
      
        â§
      
    
    {\displaystyle \land }
  


Contradiction/FalseÂ 
  
    
      
        â¥
      
    
    {\displaystyle \bot }
  

Â Philosophy portal




<img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" />
Retrieved from "https://en.wikipedia.org/w/index.php?title=Inverter_(logic_gate)&oldid=1051887375"
		Categories: Logic gatesIntegrated circuitsHidden categories: Articles with short descriptionShort description matches WikidataPages that use a deprecated format of the math tags
	
