Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 10 02:23:45 2024
| Host         : LAPTOP-66OF9HIK running 64-bit major release  (build 9200)
| Command      : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
| Design       : System_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 16
+--------+------------------+----------------------------+------------+
| Rule   | Severity         | Description                | Violations |
+--------+------------------+----------------------------+------------+
| NSTD-1 | Critical Warning | Unspecified I/O Standard   | 1          |
| UCIO-1 | Critical Warning | Unconstrained Logical Port | 1          |
| DPIP-1 | Warning          | Input pipelining           | 13         |
| DPOP-2 | Warning          | MREG Output pipelining     | 1          |
+--------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
1 out of 132 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: reset_rtl.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
1 out of 132 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: reset_rtl.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__0 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__1 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__10 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__2 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__3 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__4 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__5 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__6 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__7 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__8 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__9 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator1 input System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__10 multiplier stage System_i/FIR_Filter_V5_IP_0/U0/FIR_Filter_v1_0_S_AXI_inst/FILTER/UUT/accumulator0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


