////////////////////////////////////////////////////////////////////////////////
//
// Arrive Technologies
//
// Filename     : mem_phy16.vt
// Description  : Altera hardmacro for DDR2 interface.
//                Created based on the study on Altera's model for Modelsim only
//                Tested on: Stratix III 340k
// Author       : ctmtu
// Created On   : Wed Jun 10 16:22:32 2009
// History (Date, Changed By)
//  Sat Jun 13 15:35:23 2009, ctmtu,
//      It simulates the DDR read valid on-board more exactly than the previous file.
//
////////////////////////////////////////////////////////////////////////////////


module mem_phy32 
    (
     pll_ref_clk,
     global_reset_n,
     soft_reset_n,
     local_address,
     local_read_req,
     local_wdata,
     local_write_req,
     local_size,
     local_be,
     local_refresh_req,
     local_burstbegin,
     ctl_ready,
     ctl_wdata_req,
     ctl_rdata,
     ctl_rdata_valid,
     ctl_refresh_ack,
     ctl_mem_addr_h,
     ctl_mem_addr_l,
     ctl_mem_ba_h,
     ctl_mem_ba_l,
     ctl_mem_cas_n_h,
     ctl_mem_cas_n_l,
     ctl_mem_cke_h,
     ctl_mem_cke_l,
     ctl_mem_cs_n_h,
     ctl_mem_cs_n_l,
     ctl_mem_odt_h,
     ctl_mem_odt_l,
     ctl_mem_ras_n_h,
     ctl_mem_ras_n_l,
     ctl_mem_we_n_h,
     ctl_mem_we_n_l,
     ctl_mem_be,
     ctl_mem_dqs_burst,
     ctl_mem_wdata,
     ctl_mem_wdata_valid,
     ctl_init_done,
     ctl_doing_rd,
     ctl_add_1t_ac_lat,
     ctl_add_1t_odt_lat,
     ctl_add_intermediate_regs,
     ctl_negedge_en,
     dqs_offset_delay_ctrl,
     dqs_delay_ctrl_import,
     oct_ctl_rs_value,
     oct_ctl_rt_value,
     local_autopch_req,
     local_powerdn_req,
     local_self_rfsh_req,
     ctl_self_rfsh_ack,
     ctl_powerdn_ack,
     pll_reconfig_data_in,
     pll_reconfig_enable,
     pll_reconfig_configupdate,
     reset_request_n,
     phy_clk,
     reset_phy_clk_n,
     aux_half_rate_clk,
     aux_full_rate_clk,
     aux_scan_clk,
     local_ready,
     local_rdata,
     local_rdata_valid,
     local_init_done,
     local_refresh_ack,
     local_wdata_req,
     ctl_address,
     ctl_read_req,
     ctl_wdata,
     ctl_write_req,
     ctl_size,
     ctl_be,
     ctl_refresh_req,
     ctl_burstbegin,
     ctl_mem_rdata,
     ctl_mem_rdata_valid,
     ctl_rlat,
     ctl_usr_mode_rdy,
     mem_addr,
     mem_ba,
     mem_cas_n,
     mem_cke,
     mem_cs_n,
     mem_dm,
     mem_odt,
     mem_ras_n,
     mem_we_n,
     mem_reset_n,
     resynchronisation_successful,
     postamble_successful,
     tracking_successful,
     tracking_adjustment_up,
     tracking_adjustment_down,
     dqs_delay_ctrl_export,
     dll_reference_clk,
     local_self_rfsh_ack,
     local_powerdn_ack,
     ctl_autopch_req,
     ctl_powerdn_req,
     ctl_self_rfsh_req,
     pll_reconfig_scandone,
     pll_reconfig_data_out,
     mem_clk,
     mem_clk_n,
     mem_dq,
     mem_dqs,
     mem_dqsn,

     //PLL share clocks (Master)
     phy_clk_1x,
     ac_clk_1x,
     mem_clk_2x,
     write_clk_2x,
     mem_clk_ext_2x  
     );


input       pll_ref_clk;
input       global_reset_n;
input       soft_reset_n;
input [22:0] local_address;
input        local_read_req;
input [127:0] local_wdata;
input         local_write_req;
input [0:0]   local_size;
input [15:0]  local_be;
input         local_refresh_req;
input         local_burstbegin;
input         ctl_ready;
input         ctl_wdata_req;
input [127:0] ctl_rdata;
input         ctl_rdata_valid;
input         ctl_refresh_ack;
input [12:0]  ctl_mem_addr_h;
input [12:0]  ctl_mem_addr_l;
input [1:0]   ctl_mem_ba_h;
input [1:0]   ctl_mem_ba_l;
input         ctl_mem_cas_n_h;
input         ctl_mem_cas_n_l;
input [0:0]   ctl_mem_cke_h;
input [0:0]   ctl_mem_cke_l;
input [0:0]   ctl_mem_cs_n_h;
input [0:0]   ctl_mem_cs_n_l;
input [0:0]   ctl_mem_odt_h;
input [0:0]   ctl_mem_odt_l;
input         ctl_mem_ras_n_h;
input         ctl_mem_ras_n_l;
input         ctl_mem_we_n_h;
input         ctl_mem_we_n_l;
input [15:0]  ctl_mem_be;
input         ctl_mem_dqs_burst;
input [127:0] ctl_mem_wdata;
input         ctl_mem_wdata_valid;
input         ctl_init_done;
input         ctl_doing_rd;
input         ctl_add_1t_ac_lat;
input         ctl_add_1t_odt_lat;
input         ctl_add_intermediate_regs;
input         ctl_negedge_en;
input [5:0]   dqs_offset_delay_ctrl;
input [5:0]   dqs_delay_ctrl_import;
input [13:0]  oct_ctl_rs_value;
input [13:0]  oct_ctl_rt_value;
input         local_autopch_req;
input         local_powerdn_req;
input         local_self_rfsh_req;
input         ctl_self_rfsh_ack;
input         ctl_powerdn_ack;
input         pll_reconfig_data_in;
input         pll_reconfig_enable;
input         pll_reconfig_configupdate;
output        reset_request_n;
output        phy_clk;
output        reset_phy_clk_n;
output        aux_half_rate_clk;
output        aux_full_rate_clk;
output        aux_scan_clk;
output        local_ready;
output [127:0] local_rdata;
output         local_rdata_valid;
output         local_init_done;
output         local_refresh_ack;
output         local_wdata_req;
output [22:0]  ctl_address;
output         ctl_read_req;
output [127:0] ctl_wdata;
output         ctl_write_req;
output [0:0]   ctl_size;
output [15:0]  ctl_be;
output         ctl_refresh_req;
output         ctl_burstbegin;
output [127:0] ctl_mem_rdata;
output         ctl_mem_rdata_valid;
output [4:0]   ctl_rlat;
output         ctl_usr_mode_rdy;
output [12:0]  mem_addr;
output [1:0]   mem_ba;
output         mem_cas_n;
output [0:0]   mem_cke;
output [0:0]   mem_cs_n;
output [3:0]   mem_dm;
output [0:0]   mem_odt;
output         mem_ras_n;
output         mem_we_n;
output         mem_reset_n;
output         resynchronisation_successful;
output         postamble_successful;
output         tracking_successful;
output         tracking_adjustment_up;
output         tracking_adjustment_down;
output [5:0]   dqs_delay_ctrl_export;
output         dll_reference_clk;
output         local_self_rfsh_ack;
output         local_powerdn_ack;
output         ctl_autopch_req;
output         ctl_powerdn_req;
output         ctl_self_rfsh_req;
output         pll_reconfig_scandone;
output         pll_reconfig_data_out;
inout [1:0]    mem_clk;
inout [1:0]    mem_clk_n;
inout [31:0]   mem_dq;
inout [3:0]    mem_dqs;
inout [3:0]    mem_dqsn;

output         phy_clk_1x;
output         mem_clk_2x;
output         write_clk_2x;
output         mem_clk_ext_2x;
output         ac_clk_1x;


mem_phy16 mem_phy16_1
    (
     .pll_ref_clk                       (pll_ref_clk),
     .global_reset_n                    (global_reset_n),
     .soft_reset_n                      (soft_reset_n),
     .local_address                     (local_address[22:0]),
     .local_read_req                    (local_read_req),
     .local_wdata                       (local_wdata[63:0]),
     .local_write_req                   (local_write_req),
     .local_size                        (local_size[0:0]),
     .local_be                          (local_be[7:0]),
     .local_refresh_req                 (local_refresh_req),
     .local_burstbegin                  (local_burstbegin),
     .ctl_ready                         (ctl_ready),
     .ctl_wdata_req                     (ctl_wdata_req),
     .ctl_rdata                         (ctl_rdata[63:0]),
     .ctl_rdata_valid                   (ctl_rdata_valid),
     .ctl_refresh_ack                   (ctl_refresh_ack),
     .ctl_mem_addr_h                    (ctl_mem_addr_h[12:0]),
     .ctl_mem_addr_l                    (ctl_mem_addr_l[12:0]),
     .ctl_mem_ba_h                      (ctl_mem_ba_h[1:0]),
     .ctl_mem_ba_l                      (ctl_mem_ba_l[1:0]),
     .ctl_mem_cas_n_h                   (ctl_mem_cas_n_h),
     .ctl_mem_cas_n_l                   (ctl_mem_cas_n_l),
     .ctl_mem_cke_h                     (ctl_mem_cke_h[0:0]),
     .ctl_mem_cke_l                     (ctl_mem_cke_l[0:0]),
     .ctl_mem_cs_n_h                    (ctl_mem_cs_n_h[0:0]),
     .ctl_mem_cs_n_l                    (ctl_mem_cs_n_l[0:0]),
     .ctl_mem_odt_h                     (ctl_mem_odt_h[0:0]),
     .ctl_mem_odt_l                     (ctl_mem_odt_l[0:0]),
     .ctl_mem_ras_n_h                   (ctl_mem_ras_n_h),
     .ctl_mem_ras_n_l                   (ctl_mem_ras_n_l),
     .ctl_mem_we_n_h                    (ctl_mem_we_n_h),
     .ctl_mem_we_n_l                    (ctl_mem_we_n_l),
     .ctl_mem_be                        (ctl_mem_be[7:0]),
     .ctl_mem_dqs_burst                 (ctl_mem_dqs_burst),
     .ctl_mem_wdata                     (ctl_mem_wdata[63:0]),
     .ctl_mem_wdata_valid               (ctl_mem_wdata_valid),
     .ctl_init_done                     (ctl_init_done),
     .ctl_doing_rd                      (ctl_doing_rd),
     .ctl_add_1t_ac_lat                 (ctl_add_1t_ac_lat),
     .ctl_add_1t_odt_lat                (ctl_add_1t_odt_lat),
     .ctl_add_intermediate_regs         (ctl_add_intermediate_regs),
     .ctl_negedge_en                    (ctl_negedge_en),
     .dqs_offset_delay_ctrl             (dqs_offset_delay_ctrl[5:0]),
     .dqs_delay_ctrl_import             (dqs_delay_ctrl_import[5:0]),
     .oct_ctl_rs_value                  (oct_ctl_rs_value[13:0]),
     .oct_ctl_rt_value                  (oct_ctl_rt_value[13:0]),
     .local_autopch_req                 (local_autopch_req),
     .local_powerdn_req                 (local_powerdn_req),
     .local_self_rfsh_req               (local_self_rfsh_req),
     .ctl_self_rfsh_ack                 (ctl_self_rfsh_ack),
     .ctl_powerdn_ack                   (ctl_powerdn_ack),
     .pll_reconfig_data_in              (pll_reconfig_data_in),
     .pll_reconfig_enable               (pll_reconfig_enable),
     .pll_reconfig_configupdate         (pll_reconfig_configupdate),
     .reset_request_n                   (reset_request_n),
     .phy_clk                           (phy_clk),
     .reset_phy_clk_n                   (reset_phy_clk_n),
     .aux_half_rate_clk                 (aux_half_rate_clk),
     .aux_full_rate_clk                 (aux_full_rate_clk),
     .aux_scan_clk                      (aux_scan_clk),
     .local_ready                       (local_ready),
     .local_rdata                       (local_rdata[63:0]),
     .local_rdata_valid                 (local_rdata_valid),
     .local_init_done                   (local_init_done),
     .local_refresh_ack                 (local_refresh_ack),
     .local_wdata_req                   (local_wdata_req),
     .ctl_address                       (ctl_address[22:0]),
     .ctl_read_req                      (ctl_read_req),
     .ctl_wdata                         (ctl_wdata[63:0]),
     .ctl_write_req                     (ctl_write_req),
     .ctl_size                          (ctl_size[0:0]),
     .ctl_be                            (ctl_be[7:0]),
     .ctl_refresh_req                   (ctl_refresh_req),
     .ctl_burstbegin                    (ctl_burstbegin),
     .ctl_mem_rdata                     (ctl_mem_rdata[63:0]),
     .ctl_mem_rdata_valid               (ctl_mem_rdata_valid),
     .ctl_rlat                          (ctl_rlat[4:0]),
     .ctl_usr_mode_rdy                  (ctl_usr_mode_rdy),
     .mem_addr                          (mem_addr[12:0]),
     .mem_ba                            (mem_ba[1:0]),
     .mem_cas_n                         (mem_cas_n),
     .mem_cke                           (mem_cke[0:0]),
     .mem_cs_n                          (mem_cs_n[0:0]),
     .mem_dm                            (mem_dm[1:0]),
     .mem_odt                           (mem_odt[0:0]),
     .mem_ras_n                         (mem_ras_n),
     .mem_we_n                          (mem_we_n),
     .mem_reset_n                       (mem_reset_n),
     .resynchronisation_successful      (resynchronisation_successful),
     .postamble_successful              (postamble_successful),
     .tracking_successful               (tracking_successful),
     .tracking_adjustment_up            (tracking_adjustment_up),
     .tracking_adjustment_down          (tracking_adjustment_down),
     .dqs_delay_ctrl_export             (dqs_delay_ctrl_export[5:0]),
     .dll_reference_clk                 (dll_reference_clk),
     .local_self_rfsh_ack               (local_self_rfsh_ack),
     .local_powerdn_ack                 (local_powerdn_ack),
     .ctl_autopch_req                   (ctl_autopch_req),
     .ctl_powerdn_req                   (ctl_powerdn_req),
     .ctl_self_rfsh_req                 (ctl_self_rfsh_req),
     .pll_reconfig_scandone             (pll_reconfig_scandone),
     .pll_reconfig_data_out             (pll_reconfig_data_out),
     .mem_clk                           (mem_clk[0:0]),
     .mem_clk_n                         (mem_clk_n[0:0]),
     .mem_dq                            (mem_dq[15:0]),
     .mem_dqs                           (mem_dqs[1:0]),
     .mem_dqsn                          (mem_dqsn[1:0]),
     .phy_clk_1x                        (phy_clk_1x),
     .ac_clk_1x                         (ac_clk_1x),
     .mem_clk_2x                        (mem_clk_2x),
     .write_clk_2x                      (write_clk_2x),
     .mem_clk_ext_2x                    (mem_clk_ext_2x)
    );

mem_phy16 mem_phy16_2
    (
     .pll_ref_clk                       (pll_ref_clk),
     .global_reset_n                    (global_reset_n),
     .soft_reset_n                      (soft_reset_n),
     .local_address                     (local_address[22:0]),
     .local_read_req                    (local_read_req),
     .local_wdata                       (local_wdata[127:64]),
     .local_write_req                   (local_write_req),
     .local_size                        (local_size[0:0]),
     .local_be                          (local_be[7:0]),
     .local_refresh_req                 (local_refresh_req),
     .local_burstbegin                  (local_burstbegin),
     .ctl_ready                         (ctl_ready),
     .ctl_wdata_req                     (ctl_wdata_req),
     .ctl_rdata                         (ctl_rdata[63:0]),
     .ctl_rdata_valid                   (ctl_rdata_valid),
     .ctl_refresh_ack                   (ctl_refresh_ack),
     .ctl_mem_addr_h                    (ctl_mem_addr_h[12:0]),
     .ctl_mem_addr_l                    (ctl_mem_addr_l[12:0]),
     .ctl_mem_ba_h                      (ctl_mem_ba_h[1:0]),
     .ctl_mem_ba_l                      (ctl_mem_ba_l[1:0]),
     .ctl_mem_cas_n_h                   (ctl_mem_cas_n_h),
     .ctl_mem_cas_n_l                   (ctl_mem_cas_n_l),
     .ctl_mem_cke_h                     (ctl_mem_cke_h[0:0]),
     .ctl_mem_cke_l                     (ctl_mem_cke_l[0:0]),
     .ctl_mem_cs_n_h                    (ctl_mem_cs_n_h[0:0]),
     .ctl_mem_cs_n_l                    (ctl_mem_cs_n_l[0:0]),
     .ctl_mem_odt_h                     (ctl_mem_odt_h[0:0]),
     .ctl_mem_odt_l                     (ctl_mem_odt_l[0:0]),
     .ctl_mem_ras_n_h                   (ctl_mem_ras_n_h),
     .ctl_mem_ras_n_l                   (ctl_mem_ras_n_l),
     .ctl_mem_we_n_h                    (ctl_mem_we_n_h),
     .ctl_mem_we_n_l                    (ctl_mem_we_n_l),
     .ctl_mem_be                        (ctl_mem_be[7:0]),
     .ctl_mem_dqs_burst                 (ctl_mem_dqs_burst),
     .ctl_mem_wdata                     (ctl_mem_wdata[127:64]),
     .ctl_mem_wdata_valid               (ctl_mem_wdata_valid),
     .ctl_init_done                     (ctl_init_done),
     .ctl_doing_rd                      (ctl_doing_rd),
     .ctl_add_1t_ac_lat                 (ctl_add_1t_ac_lat),
     .ctl_add_1t_odt_lat                (ctl_add_1t_odt_lat),
     .ctl_add_intermediate_regs         (ctl_add_intermediate_regs),
     .ctl_negedge_en                    (ctl_negedge_en),
     .dqs_offset_delay_ctrl             (dqs_offset_delay_ctrl[5:0]),
     .dqs_delay_ctrl_import             (dqs_delay_ctrl_import[5:0]),
     .oct_ctl_rs_value                  (oct_ctl_rs_value[13:0]),
     .oct_ctl_rt_value                  (oct_ctl_rt_value[13:0]),
     .local_autopch_req                 (local_autopch_req),
     .local_powerdn_req                 (local_powerdn_req),
     .local_self_rfsh_req               (local_self_rfsh_req),
     .ctl_self_rfsh_ack                 (ctl_self_rfsh_ack),
     .ctl_powerdn_ack                   (ctl_powerdn_ack),
     .pll_reconfig_data_in              (pll_reconfig_data_in),
     .pll_reconfig_enable               (pll_reconfig_enable),
     .pll_reconfig_configupdate         (pll_reconfig_configupdate),

     .ctl_mem_rdata                     (ctl_mem_rdata[127:64]),
     .ctl_mem_rdata_valid               (),

     .mem_clk                           (mem_clk[1:1]),
     .mem_clk_n                         (mem_clk_n[1:1]),
     .mem_dq                            (mem_dq[31:16]),
     .mem_dqs                           (mem_dqs[3:2]),
     .mem_dqsn                          (mem_dqsn[3:2]),
     .mem_dm                            (mem_dm[3:2])
    );

endmodule
