// Seed: 1129619782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge 1'b0) (1) || 1 != id_6)
  else $display(id_9 == 1);
  tri0 id_10;
  reg  id_11;
  wire id_12;
  initial begin
    id_10 = 1'b0;
    id_11 <= id_7 < 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wor id_13,
    output tri0 id_14,
    output logic id_15,
    input supply1 id_16,
    input supply1 id_17,
    input logic id_18,
    input tri0 id_19
);
  always @(posedge 1) begin
    fork
      id_15 <= id_18;
      $display(id_5);
    join
  end
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  assign id_2 = 1;
  module_0(
      id_23, id_24, id_22, id_24, id_23, id_24, id_21, id_24
  );
  wire id_25;
endmodule
