#############################
#############################
## Engineers: Johannes Schwickerath and Kevin Höfle
## This script is a modified version of a automatically generated
## TCL script from Vivado 2015.4
## 
## LAST EDITED: 00:25 , 28.05.2016, by Kevin Höfle
## To run this script: 
## 1. Create a Project and then run the script
## 2. The name of the design must be unique - but if the amount of processors change
##    the name will also change
## 3. The variable DesignName can be set before the script to give the Design a unique Name
## 4. The Variable CPU_Anzahl can be set before in the tcl command, it will be the amount 
##    of Microblazes implemented. The Maximum amount is free, if the AXI Interconnect is not used and
##    no Debug Module, if the Debug Module is used it is reduced to 32 , if the Axi Interconnect is used to 16
##    If the setting for CPU_Anzahl is to hight, the value gets reset to the highest possible
## 5. The Variable DebugEN can be set before to either exclude (0) or include (1) the debug Module 
## 6. The Variable INTERCONNECTENABLE can be set before to either exclude (0) or include (1) the AXI Inteconnect
## 7. The Variable UART can be set before to either exlcude (0) or include (1) the UART, be carefull if the UART is 
##    included the Maximum amount of MicroBlazes is reduced to  16. If the UART is used the axi interconnect gets 
##    included no matter what was defined before
## 8. If non is specified the default Values are used:
##     CPU_Anzahl 		  4
##     DesignName 		  "MyDesign"
##     DebugEN     		  1
##     INTERCONNECTENABLE 1
##     UART               1
#############################
#############################


set t [info exists CPU_Anzahl]
puts $t

if { $t == 0 } {
	set CPU_Anzahl 4
	puts "No CPU Amount specified, put to 2"
}

#does not work in this version!
set t [info exists Instruction_Size]
puts $t
if { $t == 0} {
	set Instruction_Size 8
	puts "Using Default for Instruction - Size : 8 K"
}

set t [info exists UART]
if { $t == 0 } {
	set UART 1
	puts "Using UART since not defined"
}


if { $UART == 1 } {
	set INTERCONNECTENABLE 1
	puts "including Axi interconnect";
	
	if { $CPU_Anzahl > 15 } {
		set CPU_Anzahl 15
		puts "Reducing the maximum amount of available MP to 15 due to UART"
	}
}

set t [info exists Memory_Size]
puts $t
if { $t == 0 } {
	set Memory_Size 8
	puts "Using Default for Memory Size: 8 K"	
}

set t [info exists DesignName]
puts $t
if { $t == 0 } {
	set DesignName  "MyDesign"
	puts "Default Name for Design"
}

set t [info exists DebugEN]
puts $t
if { $t == 0} {
	set DebugEN 1
	puts "Enabled Debug-Module"
}

set t [info exists INTERCONNECTENABLE]
puts $t
if { $t == 0 } {
	set INTERCONNECTENABLE 1
	puts "Interconnect will be included by own,.."
	if { $CPU_Anzahl > 16} {
		set CPU_Anzahl 16
		puts "axi interconnect is only availble with a maximum amount of 16 ports"
	}
	
} 

if { $INTERCONNECTENABLE == 1 } {
	if { $CPU_Anzahl > 16} {
		set CPU_Anzahl 16
		puts "axi interconnect is only availble with a maximum amount of 16 ports"
	}
}

if { $DebugEN == 1} {
	if { $CPU_Anzahl > 32 } {
			set CPU_Anzahl 32;
		    puts "Due to enabled Debug Module the maximum amount of Microblaze is 32 - disbale Debug for more"
	}	
}



proc create_hier_cell_MicroBlaze { parentCell name DebugEN} {
  if { $parentCell eq "" || $name eq "" } {
     puts "ERROR: create_hier_cell_MicroBlaze1() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $name]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbdebug_rtl:3.0 DEBUG
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_DP

  # Create pins
  create_bd_pin -dir I -type clk Clk
  create_bd_pin -dir I -type rst Reset

    puts "Creating" 
    puts $name
    set AXI_BRAM_CTRL_NAME "axi_bram_ctrl_bram_"
    set LMB_BRAM_NAME "lmb_bram_if_cntrl_";
    puts $AXI_BRAM_CTRL_NAME$name
    puts $LMB_BRAM_NAME$name
  # Create instance: axi_bram_ctrl_0_bram3, and set properties
    set axi_bram_ctrl_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 $AXI_BRAM_CTRL_NAME$name ]
      set_property -dict [ list \
CONFIG.Assume_Synchronous_Clk {false} \
CONFIG.Enable_B {Always_Enabled} \
CONFIG.Memory_Type {Single_Port_RAM} \
CONFIG.Port_B_Clock {0} \
CONFIG.Port_B_Enable_Rate {0} \
CONFIG.Port_B_Write_Rate {0} \
CONFIG.Use_RSTB_Pin {false} \
 ] $axi_bram_ctrl_bram

  # Create instance: lmb_bram_if_cntlr_1, and set properties
  set lmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 $LMB_BRAM_NAME$name ]
  set microblaze [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.5 $name ]
  set_property -dict [ list \
CONFIG.C_DEBUG_ENABLED {1} \
CONFIG.C_D_AXI {1} \
CONFIG.C_D_LMB {1} \
CONFIG.C_INTERCONNECT {2} \
CONFIG.C_I_AXI {0} \
CONFIG.C_I_LMB {1} \
 ] $microblaze
    
    
  set BRAM_PORTA "/BRAM_PORTA"
  set BRAM_PORT  "/BRAM_PORT"
  set DLMB "/DLMB"
  set ILMB "/ILMB"
  set SLMB "/SLMB"
  set M_AXI_DP "/M_AXI_DP"
  set LMB_Clk "/LMB_CLK"
  set DEBUG "/DEBUG"
  set CLK "/CLK"
  set LMB_RST "/LMB_Rst"
  set RESET "/Reset"
  # Create interface connections
  
  set t1 [get_bd_intf_pins $AXI_BRAM_CTRL_NAME$name$BRAM_PORTA]
  set t2 [get_bd_intf_pins $LMB_BRAM_NAME$name$BRAM_PORT]
  
  
  connect_bd_intf_net -intf_net lmb_bram_if_cntlr_1_BRAM_PORT $t1 $t2
  
  set t1 [get_bd_intf_pins DLMB]
  set t2 [get_bd_intf_pins $microblaze$DLMB]
  connect_bd_intf_net -intf_net microblaze_0_DLMB $t1 $t2
  # connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins DLMB] [get_bd_intf_pins $microblaze/DLMB]
  
  
  
  set t1 [get_bd_intf_pins $LMB_BRAM_NAME$name$SLMB]
  set t2 [get_bd_intf_pins $microblaze$ILMB]
  
  connect_bd_intf_net  -intf_net microblaze_0_ILMB $t1 $t2
  #connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins lmb_bram_if_cntlr_1/SLMB] [get_bd_intf_pins $microblaze/ILMB]
  
  
  connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins M_AXI_DP] [get_bd_intf_pins $microblaze$M_AXI_DP]
  
  if { $DebugEN == 1} {
	connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins DEBUG] [get_bd_intf_pins $microblaze/DEBUG]
  }
  set t1 [get_bd_pins Clk] 
  set t2 [get_bd_pins $LMB_BRAM_NAME$name$LMB_Clk]
  set t3 [get_bd_pins $microblaze$CLK]
  

  
  connect_bd_net -net microblaze_1_Clk $t1 $t2 $t3
  # # Create port connections
  # connect_bd_net -net microblaze_1_Clk [get_bd_pins Clk] [get_bd_pins $lmb_bram_if_cntlr/LMB_Clk] [get_bd_pins $microblaze/Clk]
  
  set t1 [get_bd_pins Reset]
  set t2 [get_bd_pins $LMB_BRAM_NAME$name$LMB_RST]
  set t3 [get_bd_pins $microblaze$RESET]
  connect_bd_net -net rst_clk_wiz_1_100M_mb_reset $t1 $t2 $t3
  #connect_bd_net -net rst_clk_wiz_1_100M_mb_reset [get_bd_pins Reset] [get_bd_pins $lmb_bram_if_cntlr/LMB_Rst] [get_bd_pins $microblaze/Reset]
  
  
  # Restore current instance
  current_bd_instance $oldCurInst
}


proc create_root_design { parentCell CPUs DebugEN INTERCONNECTENABLE Instruction_Size Memory_Size UART} {
	
  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj




    #AUSSERHALB VON DER SCHLEIFE!
    # Create instance: clk_wiz_1, and set properties
    set clk_wiz_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_1 ]
	set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
	set_property -dict [ list \
	CONFIG.CLKOUT1_JITTER {130.958} \
	CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
	CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
	CONFIG.MMCM_CLKIN1_PERIOD {10.0} \
	CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
	CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
	CONFIG.MMCM_COMPENSATION {ZHOLD} \
	CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
	] $clk_wiz_1
 
	# Need to retain value_src of defaults
	set_property -dict [ list \
	CONFIG.CLKOUT1_JITTER.VALUE_SRC {DEFAULT} \
	CONFIG.CLKOUT1_PHASE_ERROR.VALUE_SRC {DEFAULT} \
	CONFIG.MMCM_CLKFBOUT_MULT_F.VALUE_SRC {DEFAULT} \
	CONFIG.MMCM_CLKIN1_PERIOD.VALUE_SRC {DEFAULT} \
	CONFIG.MMCM_CLKIN2_PERIOD.VALUE_SRC {DEFAULT} \
	CONFIG.MMCM_CLKOUT0_DIVIDE_F.VALUE_SRC {DEFAULT} \
	CONFIG.MMCM_COMPENSATION.VALUE_SRC {DEFAULT} \
	] $clk_wiz_1
 
 
 
	create_bd_port -dir I -type rst reset
	set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins clk_wiz_1/reset]] [get_bd_ports reset]
	
	connect_bd_net [get_bd_pins /clk_wiz_1/reset] [get_bd_ports reset]
	set rst_clk_wiz_1_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_1_100M ]
	connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins clk_wiz_1/reset]
	
	
	set variable [expr int($CPUs)] 
	
	
	create_bd_port -dir I -type clk clk_in1
	connect_bd_net [get_bd_pins /clk_wiz_1/clk_in1] [get_bd_ports clk_in1]

	if { $DebugEN == 1 } {
		# # Create instance: mdm_1, and set properties
		set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
		set_property CONFIG.C_MB_DBG_PORTS $variable $mdm_1
    }
    
	
	set l [list]
	#set g [list]
    set MicroBlazeItName "MicroBlaze_"
	set lmb_bram_name "lm_bram_if_cntlr_"
	set MBDEBUG_NAME "MBDEBUG_"
	set mdm "mdm_1/"
    set DEBUG "/DEBUG"
	set axi_bram_ctrl_ "axi_bram_ctrl_"
	set axi_bram_ctrl_bram "axi_bram_ctrl_bram_"
	set lmb_bram_if_cntlrNAME "lmb_bram_if_cntlr_"
	puts $CPUs
    for { set i 0 } { $i < $CPUs } { incr i } {
        puts $i
        set l [linsert $l 0 $MicroBlazeItName$i]
        puts [lindex $l 0]
        set temp [lindex $l 0]
        
        #Calls as often as needed
        create_hier_cell_MicroBlaze  [current_bd_instance .]  $temp $DebugEN

		if { $DebugEN == 1} {
			set MicroBlazeDebugPort $temp$DEBUG
			set MicroBlazeDebugPin [get_bd_intf_pins $MicroBlazeDebugPort ]		
			set DebuggerPort $mdm$MBDEBUG_NAME$i
			set DebuggerPin [get_bd_intf_pins $DebuggerPort ]
			set name2 $temp$i
			connect_bd_intf_net -intf_net $name2 $MicroBlazeDebugPin $DebuggerPin
		}
		  # Create instance: axi_bram_ctrl_0, and set properties
		  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 $axi_bram_ctrl_$i ]
		  set_property -dict [ list \
		CONFIG.ECC_TYPE {0} \
		CONFIG.PROTOCOL {AXI4LITE} \
		CONFIG.SINGLE_PORT_BRAM {1} \
		 ] $axi_bram_ctrl_0
		
				  # Create instance: axi_bram_ctrl_0_bram, and set properties
		  set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 $axi_bram_ctrl_bram$i ]
		  set_property -dict [ list \
		CONFIG.Assume_Synchronous_Clk {true} \
		CONFIG.Enable_B {Use_ENB_Pin} \
		CONFIG.Memory_Type {True_Dual_Port_RAM} \
		CONFIG.Port_B_Clock {100} \
		CONFIG.Port_B_Enable_Rate {100} \
		CONFIG.Port_B_Write_Rate {50} \
		CONFIG.Use_RSTB_Pin {true} \
		 ] $axi_bram_ctrl_0_bram
		
		set lmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 $lmb_bram_name$i ]
		
		set BRAM_PORTA "BRAM_PORTA"
		set axi_to_bram $axi_bram_ctrl_$i$BRAM_PORTA
		connect_bd_intf_net -intf_net $axi_to_bram [get_bd_intf_pins $axi_bram_ctrl_$i/BRAM_PORTA] [get_bd_intf_pins $axi_bram_ctrl_bram$i/BRAM_PORTB]
		set BRAM_PORT "BRAM_PORT"
		set LMB_BRAM_IF_CNTRL_X_BRAM_PORT $lmb_bram_name$i$BRAM_PORT
		connect_bd_intf_net -intf_net $LMB_BRAM_IF_CNTRL_X_BRAM_PORT [get_bd_intf_pins $axi_bram_ctrl_bram$i/BRAM_PORTA] [get_bd_intf_pins $lmb_bram_name$i/BRAM_PORT]

		set DLMB "_DLMB"
		set microblaze_X_DLMB $temp$DLMB
		connect_bd_intf_net -intf_net $microblaze_X_DLMB [get_bd_intf_pins $temp/DLMB] [get_bd_intf_pins $lmb_bram_name$i/SLMB]
		
		set M_AXI_DP "_M_AXI_DP"
		set microblaze_X_M_AXI_DP $temp$M_AXI_DP
		#connect_bd_intf_net -intf_net $microblaze_X_M_AXI_DP [get_bd_intf_pins $temp/M_AXI_DP] [get_bd_intf_pins SchwiHoeInterConnect_0/S00_AXI]
	

		set ResetName ALL_RESETS$temp
	#	MUSS AUSEINANDER GEPFLÜCKT WERDEN:
	#	connect_bd_net -net rst_clk_wiz_1_100M_mb_reset [get_bd_pins MicroBlaze0/Reset] [get_bd_pins MicroBlaze1/LMB_Rst] [get_bd_pins lmb_bram_if_cntlr_2/LMB_Rst] [get_bd_pins lmb_bram_if_cntlr_3/LMB_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_reset]
		connect_bd_net -net rst_clk_wiz_1_100M_mb_reset [get_bd_pins $temp/Reset] [get_bd_pins $lmb_bram_name$i/LMB_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_reset]
		connect_bd_net -net rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins $axi_bram_ctrl_$i/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
 
		connect_bd_net -net microblaze_1_Clk [get_bd_pins $temp/Clk] [get_bd_pins $axi_bram_ctrl_$i/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins $lmb_bram_name$i/LMB_Clk] [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
 
	}
	

#	connect_bd_intf_net -intf_net diff_clock_rtl_1 [get_bd_intf_ports diff_clock_rtl] [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
	connect_bd_net -net clk_wiz_1_locked [get_bd_pins clk_wiz_1/locked] [get_bd_pins rst_clk_wiz_1_100M/dcm_locked]
	
	if { $DebugEN == 1 } {
		connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_debug_sys_rst]
	}
	#connect_bd_net -net reset_rtl_0_1 [get_bd_ports reset_rtl] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
    #connect_bd_net -net reset_rtl_1 [get_bd_ports reset_rtl] [get_bd_pins clk_wiz_1/reset]
 
	if { $INTERCONNECTENABLE == 1 } {
		set one 1
		
		
		set uart_channel [expr {$CPUs + $one}] 

		set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
		set_property CONFIG.NUM_SI $CPUs $axi_interconnect_0
		
		
		if { $UART == 1} {
			set_property CONFIG.NUM_MI $uart_channel $axi_interconnect_0
		} else {
			set_property CONFIG.NUM_MI $CPUs $axi_interconnect_0
		}
		
		set _axi "_AXI"
		set _ACLK "_ACLK";
		set _ARESETN "_ARESETN"
		set _Mem "_Mem"
		set _Mem0 "_Mem0"
		set K "K"
		for {set i 0} {$i < $CPUs} {incr i} {
			puts "i am at"
			puts $i
			

			if { $i < 10 } {
			
				connect_bd_intf_net -intf_net MICRO_TO_AXI$i [get_bd_intf_pins axi_interconnect_0/S0$i$_axi] [get_bd_intf_pins $MicroBlazeItName$i/M_AXI_DP]
				connect_bd_intf_net -intf_net CONNECT_TO_BRAM$i [get_bd_intf_pins axi_interconnect_0/M0$i$_axi] [get_bd_intf_pins axi_bram_ctrl_$i/S_AXI]
				connect_bd_net [get_bd_pins axi_interconnect_0/S0$i$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/M0$i$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/S0$i$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
				connect_bd_net [get_bd_pins axi_interconnect_0/M0$i$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]		
			} else {
				connect_bd_intf_net -intf_net MICRO_TO_AXI$i [get_bd_intf_pins axi_interconnect_0/S$i$_axi] [get_bd_intf_pins $MicroBlazeItName$i/M_AXI_DP]
				connect_bd_intf_net -intf_net CONNECT_TO_BRAM$i [get_bd_intf_pins axi_interconnect_0/M$i$_axi] [get_bd_intf_pins axi_bram_ctrl_$i/S_AXI]
				connect_bd_net [get_bd_pins axi_interconnect_0/S$i$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/M$i$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/S$i$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
				connect_bd_net [get_bd_pins axi_interconnect_0/M$i$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
			}
		}
		
		connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_1/clk_out1]
		connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]	



	if { $UART == 1 } {
			# Create instance: axi_uartlite_0, and set properties
			set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
			set_property -dict [ list \
			CONFIG.C_S_AXI_ACLK_FREQ_HZ {100000000} \
			] $axi_uartlite_0

			# Need to retain value_src of defaults
			set_property -dict [ list \
			CONFIG.C_S_AXI_ACLK_FREQ_HZ.VALUE_SRC {DEFAULT} \
			] $axi_uartlite_0

			#set uart_i [expr
			if { $CPUs < 10 } {
				connect_bd_intf_net -intf_net axi_interconnect_0_M0$CPUs$_axi [get_bd_intf_pins axi_interconnect_0/M0$CPUs$_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
				connect_bd_net [get_bd_pins axi_interconnect_0/M0$CPUs$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/M0$CPUs$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
			} else {
				connect_bd_intf_net -intf_net axi_interconnect_0_M$CPUs$_axi [get_bd_intf_pins axi_interconnect_0/M$CPUs$_axi] [get_bd_intf_pins axi_uartlite_0/S_AXI]
				connect_bd_net [get_bd_pins axi_interconnect_0/M$CPUs$_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
				connect_bd_net [get_bd_pins axi_interconnect_0/M$CPUs$_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
			}
			
			connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
			connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]

			create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART
			connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/UART] [get_bd_intf_ports UART]
		}
	}	
	

  
}

#Muss jedesmal geändert werden!
set Design $DesignName
create_bd_design $Design$CPU_Anzahl
create_root_design "" $CPU_Anzahl $DebugEN $INTERCONNECTENABLE $Instruction_Size $Memory_Size $UART
#assign_bd_address
puts "Summary:"
puts "Design-Name:                $DesignName"
puts "CPU-Amount:                 $CPU_Anzahl"
puts "Debug-Enabled:              $DebugEN"
puts "Interconnect included:      $INTERCONNECTENABLE" 
puts "Size of Instruction Memory: $Instruction_Size"
puts "Size of Memory:             $Memory_Size"


unset DesignName
unset CPU_Anzahl
unset DebugEN
unset INTERCONNECTENABLE
unset Instruction_Size
unset UART


