// Seed: 426159010
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2 = id_0 ? 1'b0 : 1;
endmodule
