

================================================================
== Vitis HLS Report for 'axi4_conv2D'
================================================================
* Date:           Thu Sep 28 15:25:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310|  3.100 us|  3.100 us|  311|  311|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 10 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%image_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_out" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 11 'read' 'image_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%image_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_in" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 12 'read' 'image_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %image_out_read" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 13 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%empty_16 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i32 16" [axi4_conv2D/axi4_conv2D.cpp:13]   --->   Operation 14 'writereq' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bias" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 15 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = trunc i32 %bias_read" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 16 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i32 %bias_read"   --->   Operation 17 'trunc' 'trunc_ln840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (3.56ns)   --->   "%add_ln186_1 = add i64 %weights_read, i64 1"   --->   Operation 18 'add' 'add_ln186_1' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (3.56ns)   --->   "%add_ln186_3 = add i64 %weights_read, i64 2"   --->   Operation 19 'add' 'add_ln186_3' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (3.56ns)   --->   "%add_ln186_5 = add i64 %weights_read, i64 3"   --->   Operation 20 'add' 'add_ln186_5' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (3.56ns)   --->   "%add_ln186_7 = add i64 %weights_read, i64 4"   --->   Operation 21 'add' 'add_ln186_7' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (3.56ns)   --->   "%add_ln186_9 = add i64 %weights_read, i64 5"   --->   Operation 22 'add' 'add_ln186_9' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (3.56ns)   --->   "%add_ln186_11 = add i64 %weights_read, i64 6"   --->   Operation 23 'add' 'add_ln186_11' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (3.56ns)   --->   "%add_ln186_13 = add i64 %weights_read, i64 7"   --->   Operation 24 'add' 'add_ln186_13' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (3.56ns)   --->   "%add_ln186_15 = add i64 %weights_read, i64 8"   --->   Operation 25 'add' 'add_ln186_15' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (3.56ns)   --->   "%add_ln186_18 = add i64 %image_in_read, i64 6"   --->   Operation 26 'add' 'add_ln186_18' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (3.56ns)   --->   "%add_ln186_19 = add i64 %image_in_read, i64 12"   --->   Operation 27 'add' 'add_ln186_19' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln6 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, i8 %gmem, i64 %image_out_read, i64 %add_ln186_15, i64 %add_ln186_13, i64 %add_ln186_11, i64 %add_ln186_9, i64 %add_ln186_7, i64 %add_ln186_5, i64 %add_ln186_3, i64 %add_ln186_1, i64 %weights_read, i64 %image_in_read, i64 %add_ln186_18, i64 %add_ln186_19, i21 %empty, i8 %trunc_ln840" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 28 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln6 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, i8 %gmem, i64 %image_out_read, i64 %add_ln186_15, i64 %add_ln186_13, i64 %add_ln186_11, i64 %add_ln186_9, i64 %add_ln186_7, i64 %add_ln186_5, i64 %add_ln186_3, i64 %add_ln186_1, i64 %weights_read, i64 %image_in_read, i64 %add_ln186_18, i64 %add_ln186_19, i21 %empty, i8 %trunc_ln840" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 29 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [5/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 30 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [4/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 31 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [3/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 32 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [2/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 33 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [axi4_conv2D/axi4_conv2D.cpp:3]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_in, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_out, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 45 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [axi4_conv2D/axi4_conv2D.cpp:40]   --->   Operation 46 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('weights_read', axi4_conv2D/axi4_conv2D.cpp:6) on port 'weights' (axi4_conv2D/axi4_conv2D.cpp:6) [18]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', axi4_conv2D/axi4_conv2D.cpp:13) [22]  (0 ns)
	bus request operation ('empty_16', axi4_conv2D/axi4_conv2D.cpp:13) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:13) [23]  (7.3 ns)

 <State 3>: 3.56ns
The critical path consists of the following:
	'add' operation ('add_ln186_1') [25]  (3.56 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', axi4_conv2D/axi4_conv2D.cpp:40) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:40) [36]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', axi4_conv2D/axi4_conv2D.cpp:40) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:40) [36]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', axi4_conv2D/axi4_conv2D.cpp:40) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:40) [36]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', axi4_conv2D/axi4_conv2D.cpp:40) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:40) [36]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_17', axi4_conv2D/axi4_conv2D.cpp:40) on port 'gmem' (axi4_conv2D/axi4_conv2D.cpp:40) [36]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
