[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=ArmSystem
children=bigCluster clk_domain disk_images dvfs_handler etherlink ethernet iobridge iobus iocache littleCluster mem_ctrls membus pci_vio_block realview release terminal vncserver voltage_domain workload
auto_reset_addr=true
cache_line_size=64
eventq_index=0
exit_on_work_items=false
gic_cpu_addr=738205696
have_large_asid_64=false
highest_el_is_64=true
init_param=0
m5ops_base=268500992
mem_mode=timing
mem_ranges=2147483648:4294967296
memories=system.mem_ctrls system.realview.bootmem system.realview.flash0 system.realview.flash1 system.realview.non_trusted_sram system.realview.trusted_dram system.realview.trusted_sram system.realview.vram
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
phys_addr_range_64=40
readfile=/home/red-sea/COSSIM/cgem5/configs/boot/standAloneScript0.rcS
redirect_paths=
release=system.release
reset_addr=0
semihosting=Null
shadow_rom_ranges=
shared_backstore=
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[1]

[system.bigCluster]
type=SubSystem
children=clk_domain cpus l2 toL2Bus voltage_domain
eventq_index=0
thermal_domain=Null

[system.bigCluster.clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.bigCluster.voltage_domain

[system.bigCluster.cpus]
type=O3CPU
children=branchPred dcache decoder fuPool icache interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.bigCluster.cpus.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.bigCluster.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=2
decodeWidth=3
decoder=system.bigCluster.cpus.decoder
dispatchWidth=6
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=3
forwardComSize=5
fuPool=system.bigCluster.cpus.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.bigCluster.cpus.interrupts
isa=system.bigCluster.cpus.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.bigCluster.cpus.mmu
needsTSO=false
numIQEntries=32
numPhysCCRegs=640
numPhysFloatRegs=192
numPhysIntRegs=128
numPhysVecPredRegs=32
numPhysVecRegs=48
numROBEntries=40
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.bigCluster.cpus.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.bigCluster.cpus.tracer
trapLatency=13
wbWidth=8
workload=
dcache_port=system.bigCluster.cpus.dcache.cpu_side
icache_port=system.bigCluster.cpus.icache.cpu_side

[system.bigCluster.cpus.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=2048
BTBTagSize=18
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.bigCluster.cpus.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.bigCluster.cpus.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.bigCluster.cpus.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.bigCluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=system.bigCluster.cpus.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.bigCluster.cpus.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.bigCluster.cpus.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.bigCluster.cpus.dcache_port
mem_side=system.bigCluster.toL2Bus.cpu_side_ports[1]

[system.bigCluster.cpus.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.bigCluster.cpus.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.bigCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.bigCluster.cpus.dcache.tags.indexing_policy
power_model=
power_state=system.bigCluster.cpus.dcache.tags.power_state
replacement_policy=system.bigCluster.cpus.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.bigCluster.cpus.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.bigCluster.cpus.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.decoder]
type=ArmDecoder
eventq_index=0
isa=system.bigCluster.cpus.isa

[system.bigCluster.cpus.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.bigCluster.cpus.fuPool.FUList0 system.bigCluster.cpus.fuPool.FUList1 system.bigCluster.cpus.fuPool.FUList2 system.bigCluster.cpus.fuPool.FUList3 system.bigCluster.cpus.fuPool.FUList4
eventq_index=0

[system.bigCluster.cpus.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.bigCluster.cpus.fuPool.FUList0.opList

[system.bigCluster.cpus.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.bigCluster.cpus.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.bigCluster.cpus.fuPool.FUList1.opList0 system.bigCluster.cpus.fuPool.FUList1.opList1 system.bigCluster.cpus.fuPool.FUList1.opList2

[system.bigCluster.cpus.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=12
pipelined=false

[system.bigCluster.cpus.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.bigCluster.cpus.fuPool.FUList2.opList0 system.bigCluster.cpus.fuPool.FUList2.opList1

[system.bigCluster.cpus.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.bigCluster.cpus.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=2
pipelined=true

[system.bigCluster.cpus.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.bigCluster.cpus.fuPool.FUList3.opList0 system.bigCluster.cpus.fuPool.FUList3.opList1

[system.bigCluster.cpus.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.bigCluster.cpus.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=2
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=2
eventq_index=0
opList=system.bigCluster.cpus.fuPool.FUList4.opList00 system.bigCluster.cpus.fuPool.FUList4.opList01 system.bigCluster.cpus.fuPool.FUList4.opList02 system.bigCluster.cpus.fuPool.FUList4.opList03 system.bigCluster.cpus.fuPool.FUList4.opList04 system.bigCluster.cpus.fuPool.FUList4.opList05 system.bigCluster.cpus.fuPool.FUList4.opList06 system.bigCluster.cpus.fuPool.FUList4.opList07 system.bigCluster.cpus.fuPool.FUList4.opList08 system.bigCluster.cpus.fuPool.FUList4.opList09 system.bigCluster.cpus.fuPool.FUList4.opList10 system.bigCluster.cpus.fuPool.FUList4.opList11 system.bigCluster.cpus.fuPool.FUList4.opList12 system.bigCluster.cpus.fuPool.FUList4.opList13 system.bigCluster.cpus.fuPool.FUList4.opList14 system.bigCluster.cpus.fuPool.FUList4.opList15 system.bigCluster.cpus.fuPool.FUList4.opList16 system.bigCluster.cpus.fuPool.FUList4.opList17 system.bigCluster.cpus.fuPool.FUList4.opList18 system.bigCluster.cpus.fuPool.FUList4.opList19 system.bigCluster.cpus.fuPool.FUList4.opList20 system.bigCluster.cpus.fuPool.FUList4.opList21 system.bigCluster.cpus.fuPool.FUList4.opList22 system.bigCluster.cpus.fuPool.FUList4.opList23 system.bigCluster.cpus.fuPool.FUList4.opList24 system.bigCluster.cpus.fuPool.FUList4.opList25 system.bigCluster.cpus.fuPool.FUList4.opList26 system.bigCluster.cpus.fuPool.FUList4.opList27

[system.bigCluster.cpus.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=4
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=3
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=9
pipelined=false

[system.bigCluster.cpus.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.bigCluster.cpus.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList26]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.bigCluster.cpus.fuPool.FUList4.opList27]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.bigCluster.cpus.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.bigCluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.bigCluster.cpus.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.bigCluster.cpus.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.bigCluster.cpus.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.bigCluster.cpus.icache_port
mem_side=system.bigCluster.toL2Bus.cpu_side_ports[0]

[system.bigCluster.cpus.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.bigCluster.cpus.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.bigCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.bigCluster.cpus.icache.tags.indexing_policy
power_model=
power_state=system.bigCluster.cpus.icache.tags.power_state
replacement_policy=system.bigCluster.cpus.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.bigCluster.cpus.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.bigCluster.cpus.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.interrupts]
type=ArmInterrupts
eventq_index=0

[system.bigCluster.cpus.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.bigCluster.cpus.isa.release_se
sve_vl_se=1
system=system

[system.bigCluster.cpus.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME

[system.bigCluster.cpus.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.bigCluster.cpus.mmu.dtb
dtb_walker=system.bigCluster.cpus.mmu.dtb_walker
eventq_index=0
itb=system.bigCluster.cpus.mmu.itb
itb_walker=system.bigCluster.cpus.mmu.itb_walker
release_se=system.bigCluster.cpus.isa.release_se
stage2_dtb=system.bigCluster.cpus.mmu.stage2_dtb
stage2_dtb_walker=system.bigCluster.cpus.mmu.stage2_dtb_walker
stage2_itb=system.bigCluster.cpus.mmu.stage2_itb
stage2_itb_walker=system.bigCluster.cpus.mmu.stage2_itb_walker
sys=system

[system.bigCluster.cpus.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.bigCluster.cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.bigCluster.cpus.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.bigCluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.bigCluster.cpus.mmu.dtb_walker.power_state
sys=system
port=system.bigCluster.toL2Bus.cpu_side_ports[3]

[system.bigCluster.cpus.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.bigCluster.cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.bigCluster.cpus.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.bigCluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.bigCluster.cpus.mmu.itb_walker.power_state
sys=system
port=system.bigCluster.toL2Bus.cpu_side_ports[2]

[system.bigCluster.cpus.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.bigCluster.cpus.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.bigCluster.cpus.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.bigCluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.bigCluster.cpus.mmu.stage2_dtb_walker.power_state
sys=system
port=system.bigCluster.toL2Bus.cpu_side_ports[5]

[system.bigCluster.cpus.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.bigCluster.cpus.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.bigCluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.bigCluster.cpus.mmu.stage2_itb_walker.power_state
sys=system
port=system.bigCluster.toL2Bus.cpu_side_ports[4]

[system.bigCluster.cpus.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.cpus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.bigCluster.cpus.tracer]
type=ExeTracer
eventq_index=0

[system.bigCluster.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.bigCluster.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=12
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=system.bigCluster.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.bigCluster.l2.replacement_policy
response_latency=5
sequential_access=false
size=1048576
system=system
tag_latency=12
tags=system.bigCluster.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.bigCluster.toL2Bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[2]

[system.bigCluster.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.bigCluster.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.bigCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.bigCluster.l2.tags.indexing_policy
power_model=
power_state=system.bigCluster.l2.tags.power_state
replacement_policy=system.bigCluster.l2.replacement_policy
sequential_access=false
size=1048576
system=system
tag_latency=12
warmup_percentage=0

[system.bigCluster.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=1048576

[system.bigCluster.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.toL2Bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.bigCluster.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.bigCluster.toL2Bus.power_state
response_latency=1
snoop_filter=system.bigCluster.toL2Bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.bigCluster.cpus.icache.mem_side system.bigCluster.cpus.dcache.mem_side system.bigCluster.cpus.mmu.itb_walker.port system.bigCluster.cpus.mmu.dtb_walker.port system.bigCluster.cpus.mmu.stage2_itb_walker.port system.bigCluster.cpus.mmu.stage2_dtb_walker.port
mem_side_ports=system.bigCluster.l2.cpu_side

[system.bigCluster.toL2Bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bigCluster.toL2Bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.bigCluster.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.disk_images]
type=CowDiskImage
children=child
child=system.disk_images.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.disk_images.child]
type=RawDiskImage
eventq_index=0
image_file=/home/red-sea/COSSIM/kernels/disks/ubuntu-18.04-arm64-docker.img
read_only=true

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.etherlink]
type=EtherLink
delay=0
delay_var=0
dump=Null
eventq_index=0
speed=8000.000000
int0=system.ethernet.interface

[system.ethernet]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=system.ethernet.BAR0
BAR1=system.ethernet.BAR1
BAR2=system.ethernet.BAR2
BAR3=system.ethernet.BAR3
BAR4=system.ethernet.BAR4
BAR5=system.ethernet.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=system.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=system.realview.pci_host
pci_bus=0
pci_dev=2
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=system.ethernet.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=system
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=system.iobus.cpu_side_ports[2]
interface=system.etherlink.int0
pio=system.iobus.mem_side_ports[18]

[system.ethernet.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[system.ethernet.BAR1]
type=PciBarNone
eventq_index=0

[system.ethernet.BAR2]
type=PciBarNone
eventq_index=0

[system.ethernet.BAR3]
type=PciBarNone
eventq_index=0

[system.ethernet.BAR4]
type=PciBarNone
eventq_index=0

[system.ethernet.BAR5]
type=PciBarNone
eventq_index=0

[system.ethernet.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iobridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.iobridge.power_state
ranges=201326592:536870912 788529152:2147483648
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[1]
mem_side_port=system.iobus.cpu_side_ports[0]

[system.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.iobridge.mem_side_port system.pci_vio_block.dma system.ethernet.dma
mem_side_ports=system.iocache.cpu_side system.realview.flash1.port system.realview.vram.port system.realview.realview_io.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.watchdog.pio system.realview.rtc.pio system.realview.pci_host.pio system.realview.energy_ctrl.pio system.realview.pwr_ctrl.pio system.realview.vio0.pio system.realview.vio1.pio system.realview.uart0.pio system.realview.uart1.pio system.realview.uart2.pio system.realview.uart3.pio system.pci_vio_block.pio system.ethernet.pio

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=2147483648:4294967296
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=system
tag_latency=50
tags=system.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.iobus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[0]

[system.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache.replacement_policy]
type=LRURP
eventq_index=0

[system.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.iocache.tags.indexing_policy
power_model=
power_state=system.iocache.tags.power_state
replacement_policy=system.iocache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=50
warmup_percentage=0

[system.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster]
type=SubSystem
children=clk_domain cpus l2 toL2Bus voltage_domain
eventq_index=0
thermal_domain=Null

[system.littleCluster.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.littleCluster.voltage_domain

[system.littleCluster.cpus]
type=MinorCPU
children=branchPred dcache decoder executeFuncUnits icache interrupts isa mmu power_state tracer
branchPred=system.littleCluster.cpus.branchPred
checker=Null
clk_domain=system.littleCluster.clk_domain
cpu_id=1
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
decoder=system.littleCluster.cpus.decoder
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=system.littleCluster.cpus.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=system.littleCluster.cpus.interrupts
isa=system.littleCluster.cpus.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.littleCluster.cpus.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.littleCluster.cpus.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=1
switched_out=false
syscallRetryLatency=10000
system=system
threadPolicy=RoundRobin
tracer=system.littleCluster.cpus.tracer
workload=
dcache_port=system.littleCluster.cpus.dcache.cpu_side
icache_port=system.littleCluster.cpus.icache.cpu_side

[system.littleCluster.cpus.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.littleCluster.cpus.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.littleCluster.cpus.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.littleCluster.cpus.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.littleCluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=system.littleCluster.cpus.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.littleCluster.cpus.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.littleCluster.cpus.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.littleCluster.cpus.dcache_port
mem_side=system.littleCluster.toL2Bus.cpu_side_ports[1]

[system.littleCluster.cpus.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.littleCluster.cpus.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.littleCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.littleCluster.cpus.dcache.tags.indexing_policy
power_model=
power_state=system.littleCluster.cpus.dcache.tags.power_state
replacement_policy=system.littleCluster.cpus.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.littleCluster.cpus.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.littleCluster.cpus.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.decoder]
type=ArmDecoder
eventq_index=0
isa=system.littleCluster.cpus.isa

[system.littleCluster.cpus.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=system.littleCluster.cpus.executeFuncUnits.funcUnits0 system.littleCluster.cpus.executeFuncUnits.funcUnits1 system.littleCluster.cpus.executeFuncUnits.funcUnits2 system.littleCluster.cpus.executeFuncUnits.funcUnits3 system.littleCluster.cpus.executeFuncUnits.funcUnits4 system.littleCluster.cpus.executeFuncUnits.funcUnits5 system.littleCluster.cpus.executeFuncUnits.funcUnits6 system.littleCluster.cpus.executeFuncUnits.funcUnits7

[system.littleCluster.cpus.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits0.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses

[system.littleCluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits1.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses

[system.littleCluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits2.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses

[system.littleCluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[system.littleCluster.cpus.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[system.littleCluster.cpus.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses

[system.littleCluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[system.littleCluster.cpus.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits4.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses28 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses29 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses30 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses31 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses32 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses33 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses34 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses35 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses36 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses37 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses38 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses39 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses40 system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses41

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits5.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses

[system.littleCluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[system.littleCluster.cpus.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=system.littleCluster.cpus.executeFuncUnits.funcUnits6.timings

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1 system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses2 system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses3

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[system.littleCluster.cpus.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[system.littleCluster.cpus.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses0 system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses1

[system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[system.littleCluster.cpus.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[system.littleCluster.cpus.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.littleCluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.littleCluster.cpus.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.littleCluster.cpus.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.littleCluster.cpus.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.littleCluster.cpus.icache_port
mem_side=system.littleCluster.toL2Bus.cpu_side_ports[0]

[system.littleCluster.cpus.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.littleCluster.cpus.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.littleCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.littleCluster.cpus.icache.tags.indexing_policy
power_model=
power_state=system.littleCluster.cpus.icache.tags.power_state
replacement_policy=system.littleCluster.cpus.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.littleCluster.cpus.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.littleCluster.cpus.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.interrupts]
type=ArmInterrupts
eventq_index=0

[system.littleCluster.cpus.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.littleCluster.cpus.isa.release_se
sve_vl_se=1
system=system

[system.littleCluster.cpus.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth TME

[system.littleCluster.cpus.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.littleCluster.cpus.mmu.dtb
dtb_walker=system.littleCluster.cpus.mmu.dtb_walker
eventq_index=0
itb=system.littleCluster.cpus.mmu.itb
itb_walker=system.littleCluster.cpus.mmu.itb_walker
release_se=system.littleCluster.cpus.isa.release_se
stage2_dtb=system.littleCluster.cpus.mmu.stage2_dtb
stage2_dtb_walker=system.littleCluster.cpus.mmu.stage2_dtb_walker
stage2_itb=system.littleCluster.cpus.mmu.stage2_itb
stage2_itb_walker=system.littleCluster.cpus.mmu.stage2_itb_walker
sys=system

[system.littleCluster.cpus.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.littleCluster.cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.littleCluster.cpus.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.littleCluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.littleCluster.cpus.mmu.dtb_walker.power_state
sys=system
port=system.littleCluster.toL2Bus.cpu_side_ports[3]

[system.littleCluster.cpus.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.littleCluster.cpus.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.littleCluster.cpus.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.littleCluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.littleCluster.cpus.mmu.itb_walker.power_state
sys=system
port=system.littleCluster.toL2Bus.cpu_side_ports[2]

[system.littleCluster.cpus.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.littleCluster.cpus.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.littleCluster.cpus.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.littleCluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.littleCluster.cpus.mmu.stage2_dtb_walker.power_state
sys=system
port=system.littleCluster.toL2Bus.cpu_side_ports[5]

[system.littleCluster.cpus.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.littleCluster.cpus.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.littleCluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.littleCluster.cpus.mmu.stage2_itb_walker.power_state
sys=system
port=system.littleCluster.toL2Bus.cpu_side_ports[4]

[system.littleCluster.cpus.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.cpus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.littleCluster.cpus.tracer]
type=ExeTracer
eventq_index=0

[system.littleCluster.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.littleCluster.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=12
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=system.littleCluster.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.littleCluster.l2.replacement_policy
response_latency=5
sequential_access=false
size=1048576
system=system
tag_latency=12
tags=system.littleCluster.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.littleCluster.toL2Bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[3]

[system.littleCluster.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.littleCluster.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.littleCluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.littleCluster.l2.tags.indexing_policy
power_model=
power_state=system.littleCluster.l2.tags.power_state
replacement_policy=system.littleCluster.l2.replacement_policy
sequential_access=false
size=1048576
system=system
tag_latency=12
warmup_percentage=0

[system.littleCluster.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=1048576

[system.littleCluster.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.toL2Bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.littleCluster.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.littleCluster.toL2Bus.power_state
response_latency=1
snoop_filter=system.littleCluster.toL2Bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.littleCluster.cpus.icache.mem_side system.littleCluster.cpus.dcache.mem_side system.littleCluster.cpus.mmu.itb_walker.port system.littleCluster.cpus.mmu.dtb_walker.port system.littleCluster.cpus.mmu.stage2_itb_walker.port system.littleCluster.cpus.mmu.stage2_dtb_walker.port
mem_side_ports=system.littleCluster.l2.cpu_side

[system.littleCluster.toL2Bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.littleCluster.toL2Bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.littleCluster.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.mem_ctrls]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=true
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.mem_ctrls.power_state
range=2147483648:4294967296
port=system.membus.mem_side_ports[0]

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.iocache.mem_side system.system_port system.bigCluster.l2.mem_side system.littleCluster.l2.mem_side
default=system.membus.badaddr_responder.pio
mem_side_ports=system.mem_ctrls.port system.iobridge.cpu_side_port system.realview.bootmem.port system.realview.trusted_sram.port system.realview.trusted_dram.port system.realview.non_trusted_sram.port system.realview.flash0.port system.realview.generic_timer_mem.pio system.realview.el2_watchdog.pio system.realview.trusted_watchdog.pio system.realview.system_watchdog.pio system.realview.generic_timer_mem.frames0.pio system.realview.generic_timer_mem.frames1.pio system.realview.gic.pio system.realview.vgic.pio system.realview.gicv2m.pio

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=warn
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pci_vio_block]
type=PciVirtIO
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state vio
BAR0=system.pci_vio_block.BAR0
BAR1=system.pci_vio_block.BAR1
BAR2=system.pci_vio_block.BAR2
BAR3=system.pci_vio_block.BAR3
BAR4=system.pci_vio_block.BAR4
BAR5=system.pci_vio_block.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=255
Command=0
DeviceID=4096
ExpansionROM=0
HeaderType=0
InterruptLine=0
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=0
SubsystemVendorID=6900
VendorID=6900
clk_domain=system.clk_domain
config_latency=20000
eventq_index=0
host=system.realview.pci_host
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
power_state=system.pci_vio_block.power_state
sid=0
ssid=0
system=system
vio=system.pci_vio_block.vio
dma=system.iobus.cpu_side_ports[1]
pio=system.iobus.mem_side_ports[17]

[system.pci_vio_block.BAR0]
type=PciIoBar
eventq_index=0
size=4

[system.pci_vio_block.BAR1]
type=PciBarNone
eventq_index=0

[system.pci_vio_block.BAR2]
type=PciBarNone
eventq_index=0

[system.pci_vio_block.BAR3]
type=PciBarNone
eventq_index=0

[system.pci_vio_block.BAR4]
type=PciBarNone
eventq_index=0

[system.pci_vio_block.BAR5]
type=PciBarNone
eventq_index=0

[system.pci_vio_block.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pci_vio_block.vio]
type=VirtIOBlock
byte_order=little
eventq_index=0
image=system.disk_images
queueSize=128
subsystem=0
system=system

[system.realview]
type=RealView
children=bootmem clock24MHz clock32KHz dcc el2_watchdog energy_ctrl flash0 flash1 generic_timer generic_timer_mem gic gicv2m io_voltage kmi0 kmi1 mcc non_trusted_sram pci_host pwr_ctrl realview_io rtc sys_counter system_watchdog trusted_dram trusted_sram trusted_watchdog uart0 uart1 uart2 uart3 vgic vio0 vio1 vram watchdog
eventq_index=0
system=system

[system.realview.bootmem]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.bootmem.power_state
range=0:67108864
port=system.membus.mem_side_ports[2]

[system.realview.bootmem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.clock24MHz]
type=SrcClockDomain
clock=41667
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.clock32KHz]
type=SrcClockDomain
clock=31250000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[system.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
max_freq=25000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
max_freq=6061
min_freq=42088
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
max_freq=20000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.el2_watchdog]
type=GenericWatchdog
children=power_state ws0 ws1
clk_domain=system.clk_domain
control_start=709099520
eventq_index=0
pio_latency=10000
power_model=
power_state=system.realview.el2_watchdog.power_state
refresh_start=709165056
system=system
system_counter=system.realview.sys_counter
ws0=system.realview.el2_watchdog.ws0
ws1=system.realview.el2_watchdog.ws1
pio=system.membus.mem_side_ports[8]

[system.realview.el2_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.el2_watchdog.ws0]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=59
platform=system.realview

[system.realview.el2_watchdog.ws1]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=60
platform=system.realview

[system.realview.energy_ctrl]
type=EnergyCtrl
children=power_state
clk_domain=system.clk_domain
dvfs_handler=system.dvfs_handler
eventq_index=0
pio_addr=268435456
pio_latency=100000
power_model=
power_state=system.realview.energy_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[9]

[system.realview.energy_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash0]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash0.power_state
range=134217728:201326592
port=system.membus.mem_side_ports[6]

[system.realview.flash0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash1]
type=CfiMemory
children=power_state
bandwidth=73.000000
bank_width=4
blk_size=65536
clk_domain=system.clk_domain
conf_table_reported=false
device_id=0
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash1.power_state
range=201326592:268435456
vendor_id=0
port=system.iobus.mem_side_ports[1]

[system.realview.flash1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer]
type=GenericTimer
children=int_hyp int_phys_ns int_phys_s int_virt
cntfrq=25165824
counter=system.realview.sys_counter
eventq_index=0
int_hyp=system.realview.generic_timer.int_hyp
int_phys_ns=system.realview.generic_timer.int_phys_ns
int_phys_s=system.realview.generic_timer.int_phys_s
int_virt=system.realview.generic_timer.int_virt
system=system

[system.realview.generic_timer.int_hyp]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=26
platform=system.realview

[system.realview.generic_timer.int_phys_ns]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=30
platform=system.realview

[system.realview.generic_timer.int_phys_s]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=29
platform=system.realview

[system.realview.generic_timer.int_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=27
platform=system.realview

[system.realview.generic_timer_mem]
type=GenericTimerMem
children=frames0 frames1 power_state
clk_domain=system.clk_domain
cnt_control_base=709033984
cnt_ctl_base=713097216
cnt_read_base=713031680
counter=system.realview.sys_counter
eventq_index=0
frames=system.realview.generic_timer_mem.frames0 system.realview.generic_timer_mem.frames1
power_model=
power_state=system.realview.generic_timer_mem.power_state
system=system
pio=system.membus.mem_side_ports[7]

[system.realview.generic_timer_mem.frames0]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713162752
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames0.int_phys
int_virt=system.realview.generic_timer_mem.frames0.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames0.power_state
system=system
pio=system.membus.mem_side_ports[11]

[system.realview.generic_timer_mem.frames0.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=57
platform=system.realview

[system.realview.generic_timer_mem.frames0.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=133
platform=system.realview

[system.realview.generic_timer_mem.frames0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.frames1]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713228288
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames1.int_phys
int_virt=system.realview.generic_timer_mem.frames1.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames1.power_state
system=system
pio=system.membus.mem_side_ports[12]

[system.realview.generic_timer_mem.frames1.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=58
platform=system.realview

[system.realview.generic_timer_mem.frames1.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=134
platform=system.realview

[system.realview.generic_timer_mem.frames1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gic]
type=GicV2
children=power_state
clk_domain=system.clk_domain
cpu_addr=738205696
cpu_pio_delay=10000
cpu_size=8192
dist_addr=738201600
dist_pio_delay=10000
eventq_index=0
gem5_extensions=false
gicc_iidr=33690683
gicd_iidr=33559611
gicd_pidr=2864272
gicv_iidr=33690683
int_latency=10000
it_lines=512
platform=system.realview
power_model=
power_state=system.realview.gic.power_state
system=system
pio=system.membus.mem_side_ports[13]

[system.realview.gic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gicv2m]
type=Gicv2m
children=frames power_state
clk_domain=system.clk_domain
eventq_index=0
frames=system.realview.gicv2m.frames
gic=system.realview.gic
pio_delay=10000
power_model=
power_state=system.realview.gicv2m.power_state
system=system
pio=system.membus.mem_side_ports[15]

[system.realview.gicv2m.frames]
type=Gicv2mFrame
addr=740032512
eventq_index=0
spi_base=256
spi_len=64

[system.realview.gicv2m.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.io_voltage]
type=VoltageDomain
eventq_index=0
voltage=3.3

[system.realview.kmi0]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi0.interrupt
pio_addr=470155264
pio_latency=100000
power_model=
power_state=system.realview.kmi0.power_state
ps2=system.realview.kmi0.ps2
system=system
pio=system.iobus.mem_side_ports[4]

[system.realview.kmi0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=44
platform=system.realview

[system.realview.kmi0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=system.vncserver

[system.realview.kmi1]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi1.interrupt
pio_addr=470220800
pio_latency=100000
power_model=
power_state=system.realview.kmi1.power_state
ps2=system.realview.kmi1.ps2
system=system
pio=system.iobus.mem_side_ports[5]

[system.realview.kmi1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=45
platform=system.realview

[system.realview.kmi1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=system.vncserver

[system.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[system.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
max_freq=15748
min_freq=42105
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
max_freq=16667
min_freq=40000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41667
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41667
max_freq=4348
min_freq=500000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=system.realview.realview_io
position=0
site=0
system=system

[system.realview.non_trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.non_trusted_sram.power_state
range=771751936:771784704
port=system.membus.mem_side_ports[5]

[system.realview.non_trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pci_host]
type=GenericArmPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=100
int_count=4
int_policy=ARM_PCI_INT_DEV
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=system.realview
power_model=
power_state=system.realview.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[8]

[system.realview.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pwr_ctrl]
type=FVPBasePwrCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=470810624
pio_latency=100000
power_model=
power_state=system.realview.pwr_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[10]

[system.realview.pwr_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.realview_io]
type=RealViewCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
idreg=806359296
pio_addr=469827584
pio_latency=100000
power_model=
power_state=system.realview.realview_io.power_state
proc_id0=335544320
proc_id1=335544320
system=system
pio=system.iobus.mem_side_ports[3]

[system.realview.realview_io.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.rtc]
type=PL031
children=interrupt power_state
amba_id=266289
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.rtc.interrupt
pio_addr=471269376
pio_latency=100000
power_model=
power_state=system.realview.rtc.power_state
system=system
time=Thu Jan  1 00:00:00 2009
pio=system.iobus.mem_side_ports[7]

[system.realview.rtc.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=36
platform=system.realview

[system.realview.rtc.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.sys_counter]
type=SystemCounter
eventq_index=0
freqs=25165824

[system.realview.system_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.dcc.osc_sys
eventq_index=0
int_delay=100000
interrupt=system.realview.system_watchdog.interrupt
pio_addr=721813504
pio_latency=100000
power_model=
power_state=system.realview.system_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[10]

[system.realview.system_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=130
platform=system.realview

[system.realview.system_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_dram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.trusted_dram.power_state
range=100663296:134217728
port=system.membus.mem_side_ports[4]

[system.realview.trusted_dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.trusted_sram.power_state
range=67108864:67371008
port=system.membus.mem_side_ports[3]

[system.realview.trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.trusted_watchdog.interrupt
pio_addr=709427200
pio_latency=100000
power_model=
power_state=system.realview.trusted_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[9]

[system.realview.trusted_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=56
platform=system.realview

[system.realview.trusted_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart0]
type=Pl011
children=interrupt power_state
clk_domain=system.clk_domain
device=system.terminal
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart0.interrupt
pio_addr=470351872
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart0.power_state
system=system
pio=system.iobus.mem_side_ports[13]

[system.realview.uart0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=37
platform=system.realview

[system.realview.uart0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart1]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart1.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart1.interrupt
pio_addr=470417408
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart1.power_state
system=system
pio=system.iobus.mem_side_ports[14]

[system.realview.uart1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=38
platform=system.realview

[system.realview.uart1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart2]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart2.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart2.interrupt
pio_addr=470482944
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart2.power_state
system=system
pio=system.iobus.mem_side_ports[15]

[system.realview.uart2.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart2.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=39
platform=system.realview

[system.realview.uart2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart3]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart3.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart3.interrupt
pio_addr=470548480
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart3.power_state
system=system
pio=system.iobus.mem_side_ports[16]

[system.realview.uart3.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart3.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=40
platform=system.realview

[system.realview.uart3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vgic]
type=VGic
children=power_state
clk_domain=system.clk_domain
eventq_index=0
gic=system.realview.gic
gicv_iidr=33690683
hv_addr=738213888
maint_int=25
pio_delay=10000
platform=system.realview
power_model=
power_state=system.realview.vgic.power_state
system=system
vcpu_addr=738222080
pio=system.membus.mem_side_ports[14]

[system.realview.vgic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio0.interrupt
pio_addr=471007232
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio0.power_state
system=system
vio=system.realview.vio0.vio
pio=system.iobus.mem_side_ports[11]

[system.realview.vio0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=74
platform=system.realview

[system.realview.vio0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vio1]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio1.interrupt
pio_addr=471072768
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio1.power_state
system=system
vio=system.realview.vio1.vio
pio=system.iobus.mem_side_ports[12]

[system.realview.vio1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=75
platform=system.realview

[system.realview.vio1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio1.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.vram.power_state
range=402653184:436207616
port=system.iobus.mem_side_ports[2]

[system.realview.vram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.clock32KHz
eventq_index=0
int_delay=100000
interrupt=system.realview.watchdog.interrupt
pio_addr=470745088
pio_latency=100000
power_model=
power_state=system.realview.watchdog.power_state
system=system
pio=system.iobus.mem_side_ports[6]

[system.realview.watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=32
platform=system.realview

[system.realview.watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.release]
type=ArmRelease
eventq_index=0
extensions=LPAE FEAT_LSE FEAT_PAN FEAT_HPDS FEAT_VMID16 FEAT_RDM FEAT_UAO FEAT_LVA FEAT_LPA FEAT_SVE FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_SEL2

[system.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=5900

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=ArmFsLinux
addr_check=true
boot_loader=/home/red-sea/COSSIM/kernels/binaries/boot.arm64 /home/red-sea/COSSIM/kernels/binaries/boot.arm
command_line=earlyprintk earlycon=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps loglevel=8 mem=2GB root=/dev/vda1 rw init=/sbin/init vmalloc=768MB
cpu_release_addr=2281701368
dtb_addr=2281701376
dtb_filename=/home/red-sea/COSSIM/cgem5/node0/system.dtb
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
extras=
extras_addrs=
load_addr_mask=0
load_addr_offset=2147483648
machine_type=DTOnly
object_file=/home/red-sea/COSSIM/kernels/binaries/vmlinux.arm64
panic_on_oops=false
panic_on_panic=false
wait_for_remote_gdb=false

