msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-01-25 19:33+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:326
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "SRegs"
msgstr "SRegs"

#: translation.js:12
msgid "SRegs-ld"
msgstr "SRegs-ld"

#: translation.js:13 translation.js:329
msgid "02-bits"
msgstr "02-bits"

#: translation.js:14 translation.js:330
#, fuzzy
msgid "03-bits"
msgstr "02-bits"

#: translation.js:15 translation.js:331
msgid "04-bits"
msgstr "04-bits"

#: translation.js:16 translation.js:332
msgid "08-bits"
msgstr "08-bits"

#: translation.js:17 translation.js:333
#, fuzzy
msgid "12-bits"
msgstr "02-bits"

#: translation.js:18 translation.js:334
msgid "16-bits"
msgstr "16-bits"

#: translation.js:19 translation.js:335
#, fuzzy
msgid "20-bits"
msgstr "02-bits"

#: translation.js:20 translation.js:336
#, fuzzy
msgid "24-bits"
msgstr "04-bits"

#: translation.js:21 translation.js:337
#, fuzzy
msgid "28-bits"
msgstr "08-bits"

#: translation.js:22 translation.js:338
#, fuzzy
msgid "31-bits"
msgstr "02-bits"

#: translation.js:23 translation.js:339
msgid "32-bits"
msgstr "32-bits"

#: translation.js:24 translation.js:107 translation.js:134 translation.js:154
#: translation.js:171
msgid "Verilog"
msgstr "Verilog"

#: translation.js:25 translation.js:91 translation.js:341 translation.js:451
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:26
msgid "Reg-rst-02: Two bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:27
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:28
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:29
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:30
msgid "Two bits input And gate"
msgstr ""

#: translation.js:31
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:32
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:33
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:34
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:35
msgid "Sys-reg-02: Two bits system register"
msgstr ""

#: translation.js:36
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:37
msgid "Channel A"
msgstr ""

#: translation.js:38
msgid "Channel B"
msgstr ""

#: translation.js:39
msgid "Input"
msgstr ""

#: translation.js:40
msgid "Output"
msgstr ""

#: translation.js:41 translation.js:60 translation.js:67 translation.js:76
#: translation.js:99 translation.js:340 translation.js:379 translation.js:388
#: translation.js:408 translation.js:450
msgid "Reg"
msgstr ""

#: translation.js:42
msgid "Reg-02: Two bits Register with load input"
msgstr ""

#: translation.js:43 translation.js:343
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:44
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:45
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:46
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:47
msgid "System clock"
msgstr ""

#: translation.js:48
msgid "Input data"
msgstr ""

#: translation.js:49
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:50 translation.js:101 translation.js:344 translation.js:453
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:51 translation.js:58 translation.js:66 translation.js:73
#: translation.js:74 translation.js:82 translation.js:83 translation.js:85
#: translation.js:87 translation.js:89 translation.js:102 translation.js:342
#: translation.js:443 translation.js:452
msgid "Sys-reg"
msgstr ""

#: translation.js:52
msgid "Reg-rst-verilog"
msgstr ""

#: translation.js:53
msgid ""
"Reg-rst-02-verilog: Two bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""

#: translation.js:54
msgid "Reg-verilog"
msgstr ""

#: translation.js:55
msgid ""
"Reg-02-verilog: Two bits Register with load input. Verilog implementation"
msgstr ""

#: translation.js:56
msgid "Sys-reg-rst-verilog"
msgstr ""

#: translation.js:57
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:59
msgid "Sys-reg-3: 3 bits system register"
msgstr ""

#: translation.js:61
msgid "Reg-4: 4 bits Register with load input"
msgstr ""

#: translation.js:62
msgid "Sys-reg-4: 4 bits system register"
msgstr ""

#: translation.js:63
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:64
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:65
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:68
msgid "Reg-8: 8 bits Register with load input"
msgstr ""

#: translation.js:69
msgid "Sys-reg-8: 8 bits system register"
msgstr ""

#: translation.js:70
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:71
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:72
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:75
msgid "Sys-reg-12: 12 bits system register"
msgstr ""

#: translation.js:77
msgid "Reg-16: 16 bits Register with load input"
msgstr ""

#: translation.js:78
msgid "Sys-reg-16: 16 bits system register"
msgstr ""

#: translation.js:79
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:80
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:81
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:84
msgid "Sys-reg-20: 20 bits system register"
msgstr ""

#: translation.js:86
msgid "Sys-reg-24: 24 bits system register"
msgstr ""

#: translation.js:88
msgid "Sys-reg-28: 28 bits system register"
msgstr ""

#: translation.js:90
msgid "Sys-reg-31: 31 bits system register"
msgstr ""

#: translation.js:92
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr ""

#: translation.js:93
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr ""

#: translation.js:94
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr ""

#: translation.js:95
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:96
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:97
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:98
msgid "Sys-reg-32: 32 bits system register"
msgstr ""

#: translation.js:100
msgid "Reg-32: 32 bits Register with load input"
msgstr ""

#: translation.js:103 translation.js:104 translation.js:466 translation.js:467
msgid "02-Bits"
msgstr ""

#: translation.js:105 translation.js:152 translation.js:468 translation.js:512
msgid "Left"
msgstr ""

#: translation.js:106 translation.js:153 translation.js:469 translation.js:513
msgid "Right"
msgstr ""

#: translation.js:108 translation.js:471
msgid "SregL-ld-rst"
msgstr ""

#: translation.js:109
msgid ""
"SregL-ld-rst-02: Two bits Shift register to the left with load and reset "
"inputs"
msgstr ""

#: translation.js:110
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:111
msgid ""
"Combinational  \n"
"Shift-right"
msgstr ""

#: translation.js:112 translation.js:470
msgid "SregL-ld"
msgstr ""

#: translation.js:113
msgid "SregL-ld-02: Two bits Shift register to the left with load input"
msgstr ""

#: translation.js:114
msgid ""
"Combinational  \n"
"Shift-left"
msgstr ""

#: translation.js:115 translation.js:473
msgid "Sys-SregL-ld-rst"
msgstr ""

#: translation.js:116
msgid ""
"Sys-SregL-ld-rst-02: Two bits System Shift register to the left, with load "
"and reset"
msgstr ""

#: translation.js:117
msgid ""
"Data to load from the  \n"
"outside"
msgstr ""

#: translation.js:118
msgid "Shifted internal data"
msgstr ""

#: translation.js:119
msgid "Mux-2-1"
msgstr ""

#: translation.js:120
msgid ""
"Selects which data to load  \n"
"into the register:  \n"
"* load=0: Shifted data\n"
"* load=1: External data"
msgstr ""

#: translation.js:121
msgid "Load external data"
msgstr ""

#: translation.js:122
msgid "External data"
msgstr ""

#: translation.js:123
msgid "Serial input"
msgstr ""

#: translation.js:124 translation.js:472
msgid "Sys-SregL-ld"
msgstr ""

#: translation.js:125
msgid "Sys-SregL-ld-02: Two bits System Shift register to the left, with load"
msgstr ""

#: translation.js:126
msgid "SregL-ld-rst-verilog"
msgstr ""

#: translation.js:127
msgid ""
"SregL-ld-rst-02-verilog: Two bits Shift register to the left with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:128
msgid "SregL-ld-verilog"
msgstr ""

#: translation.js:129
msgid ""
"SregL-ld-02-verilog: Two bits Shift register to the left with load input. "
"Verilog implementation"
msgstr ""

#: translation.js:130
msgid "Sys-SregL-ld-rst-verilog"
msgstr ""

#: translation.js:131
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load and reset. Verilog implementation"
msgstr ""

#: translation.js:132
msgid "Sys-SregL-ld-verilog"
msgstr ""

#: translation.js:133
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:135 translation.js:496
msgid "SregR-ld-rst"
msgstr ""

#: translation.js:136
msgid ""
"SregR-ld-rst-02: Two bits Shift register to the right with load and reset "
"inputs"
msgstr ""

#: translation.js:137
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
msgstr ""

#: translation.js:138 translation.js:495
msgid "SregR-ld"
msgstr ""

#: translation.js:139
msgid "SregR-ld-02: Two bits Shift register to the right with load input"
msgstr ""

#: translation.js:140 translation.js:498
msgid "Sys-SregR-ld-rst"
msgstr ""

#: translation.js:141
msgid ""
"Sys-SregR-ld-rst-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:142 translation.js:497
msgid "Sys-SregR-ld"
msgstr ""

#: translation.js:143
msgid "Sys-SregR-ld-02: Two bits System Shift register to the right, with load"
msgstr ""

#: translation.js:144
msgid "SregR-ld-rst-verilog"
msgstr ""

#: translation.js:145
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:146
msgid "SregR-ld-verilog"
msgstr ""

#: translation.js:147
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load "
"input. Verilog implementation"
msgstr ""

#: translation.js:148
msgid "Sys-SregR-ld-rst-verilog"
msgstr ""

#: translation.js:149
msgid ""
"Sys-SregR-ld-rst-02-verilog: Two bits System Shift register to the right, "
"with reset and load. Verilog implementation"
msgstr ""

#: translation.js:150
msgid "Sys-SregR-ld-verilog"
msgstr ""

#: translation.js:151
msgid ""
"Sys-SregR-ld-02-verilog: Two bits System Shift register to the right, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:155 translation.js:515
msgid "SregL-rst"
msgstr ""

#: translation.js:156
msgid "SregL-rst-02: Two bits Shift register to the left, with reset"
msgstr ""

#: translation.js:157 translation.js:514
msgid "SregL"
msgstr ""

#: translation.js:158
msgid "SregL-02: Two bits Shift register to the left"
msgstr ""

#: translation.js:159
msgid "Sys-SregL-rst"
msgstr ""

#: translation.js:160
msgid ""
"Sys-SregL-rst-02: Two bits System Shift register to the left, with reset"
msgstr ""

#: translation.js:161
msgid "Sys-SregL"
msgstr ""

#: translation.js:162
msgid "Sys-SregL-02: Two bits System Shift register to the left"
msgstr ""

#: translation.js:163
msgid "SregL-rst-verilog"
msgstr ""

#: translation.js:164
msgid ""
"SregL-rst-02-verilog: Two bits Shift register to the left, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:165
msgid "SregL-verilog"
msgstr ""

#: translation.js:166
msgid ""
"SregL-02-verilog: Two bits Shift register to the left. Verilog iplementation"
msgstr ""

#: translation.js:167
msgid "Sys-SregL-rst-verilog"
msgstr ""

#: translation.js:168
msgid ""
"Sys-SregL-rst-02-verilog: Two bits System Shift register to the left, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:169
msgid "Sys-SregL-verilog"
msgstr ""

#: translation.js:170
msgid ""
"Sys-SregL-02: Two bits System Shift register to the left. Verilog "
"implementation"
msgstr ""

#: translation.js:172 translation.js:531
msgid "SregR-rst"
msgstr ""

#: translation.js:173
msgid "SregR-rst-02: Two bits Shift register to the right, with reset"
msgstr ""

#: translation.js:174 translation.js:530
msgid "SregR"
msgstr ""

#: translation.js:175
msgid "SregR-02: Two bits Shift register to the right"
msgstr ""

#: translation.js:176
msgid "Sys-SregR-rst"
msgstr ""

#: translation.js:177
msgid ""
"Sys-SregR-rst-02: Two bits System Shift register to the right, with reset"
msgstr ""

#: translation.js:178
msgid "Sys-SregR"
msgstr ""

#: translation.js:179
msgid "Sys-SregR-02: Two bits System Shift register to the right"
msgstr ""

#: translation.js:180
msgid "SregR-rst-verilog"
msgstr ""

#: translation.js:181
msgid ""
"SregR-rst-02-verilog: Two bits Shift register to the right, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:182
msgid "SregR-verilog"
msgstr ""

#: translation.js:183
msgid ""
"SregR-02-verilog: Two bits Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:184
msgid "Sys-SregR-rst-verilog"
msgstr ""

#: translation.js:185
msgid ""
"Sys-SregR-rst-02-verilog: Two bits System Shift register to the right, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:186
msgid "Sys-SregR-verilog"
msgstr ""

#: translation.js:187
msgid ""
"Sys-SregR-02-verilog: Two bits System Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:188
msgid "TESTs"
msgstr ""

#: translation.js:189
msgid "00-Index"
msgstr ""

#: translation.js:190
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:191
msgid "## Regs"
msgstr ""

#: translation.js:192
msgid "### 2-bits"
msgstr ""

#: translation.js:193
msgid "## SRegs"
msgstr ""

#: translation.js:194
msgid "### 3-bits"
msgstr ""

#: translation.js:195
msgid "### 4-bits"
msgstr ""

#: translation.js:196
msgid "### 5-bits"
msgstr ""

#: translation.js:197
msgid "### 6-bits"
msgstr ""

#: translation.js:198
msgid "### 7-bits"
msgstr ""

#: translation.js:199
msgid "### 16-bits"
msgstr ""

#: translation.js:200
msgid "### 8-bits"
msgstr ""

#: translation.js:201
msgid "### 32-bits"
msgstr ""

#: translation.js:202
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:203
msgid "## SRegs-ld"
msgstr ""

#: translation.js:204
#, fuzzy
msgid "### 12-bits"
msgstr "02-bits"

#: translation.js:205
#, fuzzy
msgid "### 20-bits"
msgstr "02-bits"

#: translation.js:206
#, fuzzy
msgid "### 24-bits"
msgstr "02-bits"

#: translation.js:207
#, fuzzy
msgid "### 28-bits"
msgstr "02-bits"

#: translation.js:208
#, fuzzy
msgid "### 31-bits"
msgstr "02-bits"

#: translation.js:209
msgid "01-Sys-Regs-two-values"
msgstr ""

#: translation.js:210
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:211
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:212
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:213
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:214
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:215
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:216
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:217
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:218
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:219
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:220
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:221
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:222
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:223
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:224
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:225
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:226
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:227
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:228
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:229
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:230
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:231
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:232
msgid "Constant bit 0"
msgstr ""

#: translation.js:233
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:234
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:235
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:236
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:237
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:238
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:239
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:240
msgid "Generic component with clk input"
msgstr ""

#: translation.js:241
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:242
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:243
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:244
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:245
msgid "Constant bit 1"
msgstr ""

#: translation.js:246
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""

#: translation.js:247
msgid "Initial value: cycle 0"
msgstr ""

#: translation.js:248
msgid "2-bits Sys-Reg"
msgstr ""

#: translation.js:249
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""

#: translation.js:250
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""

#: translation.js:251
msgid "Showing the sample 0"
msgstr ""

#: translation.js:252
msgid "Value for cycles >= 1"
msgstr ""

#: translation.js:253
msgid "Button state signal"
msgstr ""

#: translation.js:254
msgid "Tic: button pressed"
msgstr ""

#: translation.js:255
msgid "Rising edge detector"
msgstr ""

#: translation.js:256
msgid "Pull up on/off"
msgstr ""

#: translation.js:257
msgid "Not on/off"
msgstr ""

#: translation.js:258
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:259
msgid "Input signal"
msgstr ""

#: translation.js:260
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:261
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:262
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:263
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:264
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:265
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:266
msgid "Synchronization stage"
msgstr ""

#: translation.js:267
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:268
msgid "Debouncing stage"
msgstr ""

#: translation.js:269
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:270
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:271
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:272
msgid "Edge detector"
msgstr ""

#: translation.js:273
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:274
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:275
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:276
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:277
msgid "Stable output"
msgstr ""

#: translation.js:278
msgid "Counter"
msgstr ""

#: translation.js:279
msgid "Initial value"
msgstr ""

#: translation.js:280
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:281
msgid "Data input"
msgstr ""

#: translation.js:282
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:283
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:284
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:285
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:286
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:287
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:288
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:289
msgid "Sample 0"
msgstr ""

#: translation.js:290
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:291
msgid "Enable the capture "
msgstr ""

#: translation.js:292
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:293
msgid "RS-flip-flop"
msgstr ""

#: translation.js:294
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:295
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:296
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:297
msgid "Sample 1"
msgstr ""

#: translation.js:298
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:299
msgid "Mux 2-1"
msgstr ""

#: translation.js:300
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:301
msgid "Priority on set"
msgstr ""

#: translation.js:302
msgid "02-Sys-Regs-four-values"
msgstr ""

#: translation.js:303
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:304
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:305
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:306
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:307
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:308
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:309
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:310
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:311
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:312
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:313
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:314
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr ""

#: translation.js:315
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""

#: translation.js:316
msgid "8-bits Sys-Reg"
msgstr ""

#: translation.js:317
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""

#: translation.js:318
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""

#: translation.js:319
msgid "Value for cycles >= 3"
msgstr ""

#: translation.js:320
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""

#: translation.js:321
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""

#: translation.js:322
msgid "Cycle number: 0-3"
msgstr ""

#: translation.js:323
msgid "Sample 2"
msgstr ""

#: translation.js:324
msgid "Sample 3"
msgstr ""

#: translation.js:325
msgid "Priority for the set"
msgstr ""

#: translation.js:327
msgid "SReg"
msgstr ""

#: translation.js:328
msgid "SReg-ld"
msgstr ""

#: translation.js:345 translation.js:346 translation.js:352 translation.js:353
#: translation.js:357 translation.js:364 translation.js:381 translation.js:385
#: translation.js:390 translation.js:393 translation.js:397 translation.js:410
#: translation.js:413 translation.js:417 translation.js:429 translation.js:437
#: translation.js:444 translation.js:454 translation.js:455 translation.js:461
#: translation.js:462 translation.js:474 translation.js:475 translation.js:480
#: translation.js:481 translation.js:499 translation.js:500 translation.js:505
#: translation.js:506 translation.js:518 translation.js:519 translation.js:524
#: translation.js:525 translation.js:534 translation.js:535
msgid "Alhambra-II"
msgstr ""

#: translation.js:347 translation.js:350 translation.js:354 translation.js:358
#: translation.js:361 translation.js:365 translation.js:382 translation.js:386
#: translation.js:391 translation.js:394 translation.js:398 translation.js:411
#: translation.js:414 translation.js:418 translation.js:430 translation.js:438
#: translation.js:445 translation.js:456 translation.js:459 translation.js:463
#: translation.js:465 translation.js:476 translation.js:478 translation.js:482
#: translation.js:493 translation.js:501 translation.js:503 translation.js:507
#: translation.js:510 translation.js:520 translation.js:522 translation.js:526
#: translation.js:528 translation.js:536 translation.js:538 translation.js:540
#: translation.js:542
msgid "01-manual-test"
msgstr ""

#: translation.js:348
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:349
msgid "Next"
msgstr ""

#: translation.js:351
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:355
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:356
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:359
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:360
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:362
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:363 translation.js:380 translation.js:389 translation.js:396
#: translation.js:409 translation.js:416 translation.js:428 translation.js:436
msgid "Sys-Reg"
msgstr ""

#: translation.js:366
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:367
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:368
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:369
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:370
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr ""

#: translation.js:371
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr ""

#: translation.js:372
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr ""

#: translation.js:373
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:374
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:375
msgid "T flip-flop"
msgstr ""

#: translation.js:376
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:377
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:378
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:383
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:384
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:387
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:392
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:395
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:399
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:400
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:401
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:402
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:403
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:404
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:405
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:406
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:407
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""

#: translation.js:412
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:415
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:419
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:420
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:421
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:422
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:423
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:424
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:425
msgid "12bits constant value: 0"
msgstr ""

#: translation.js:426
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:427
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""

#: translation.js:431
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:432
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:433
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:434
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:435
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:439
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:440
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:441
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:442
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:446
msgid "Generic: 31-bits generic constant"
msgstr ""

#: translation.js:447
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:448
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:449
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:457
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:458
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:460
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:464
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:477
msgid ""
"# TEST: 2-bits SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:479
msgid ""
"# TEST: 2-bits SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:483
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""

#: translation.js:484
msgid "SReg-right-x4: 4 bits Shift register (to the right)"
msgstr ""

#: translation.js:485
msgid ""
"# TEST: 2-bits Sys-SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:486
msgid "4-bits Shift register"
msgstr ""

#: translation.js:487
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""

#: translation.js:488
msgid "RS FlipFlop initialized to 1"
msgstr ""

#: translation.js:489
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""

#: translation.js:490
msgid "2-bits counter"
msgstr ""

#: translation.js:491
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""

#: translation.js:492
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""

#: translation.js:494
msgid ""
"# TEST: 2-bits Sys-SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:502
msgid ""
"# TEST: 2-bits SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:504
msgid ""
"# TEST: 2-bits SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:508
msgid ""
"Sys-SregR-load-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:509
msgid ""
"# TEST: 2-bits Sys-SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:511
msgid ""
"# TEST: 2-bits Sys-SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:516
msgid "Sys-sregL"
msgstr ""

#: translation.js:517
msgid "Sys-sregL-rst"
msgstr ""

#: translation.js:521
msgid ""
"# TEST: 2-bits SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:523
msgid ""
"# TEST: 2-bits SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:527
msgid ""
"# TEST: 2-bits Sys-SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:529
msgid ""
"# TEST: 2-bits Sys-SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:532
msgid "Sys-sregR"
msgstr ""

#: translation.js:533
msgid "Sys-sregR-rst"
msgstr ""

#: translation.js:537
msgid ""
"# TEST: 2-bits SRegR-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:539
msgid ""
"# TEST: 2-bits SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:541
msgid ""
"# TEST: 2-bits Sys-SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:543
msgid ""
"# TEST: 2-bits Sys-SRegR-rst: Manual testing\n"
"\n"
msgstr ""
