$date
	Mon Nov  9 13:49:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module binarycounter_tb $end
$var wire 1 ! qb $end
$var wire 1 " qa $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 % in $end
$var wire 1 " qa $end
$var wire 1 ! qb $end
$var wire 1 $ reset $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w6 $end
$var wire 1 ) w5 $end
$var wire 1 * w4 $end
$var wire 1 + w3 $end
$scope module da $end
$var wire 1 # clk $end
$var wire 1 & d $end
$var wire 1 $ reset $end
$var reg 1 + q $end
$var reg 1 * qbar $end
$upscope $end
$scope module db $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 $ reset $end
$var reg 1 ) q $end
$var reg 1 ( qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
z%
1$
0#
x"
x!
$end
#100
0'
1&
1*
0"
0+
1(
0!
0)
1#
#200
0#
0$
#300
1'
0&
0*
1"
1+
1#
#400
0#
#500
1&
1*
0"
0+
0(
1!
1)
1#
#600
0#
#700
0'
0&
0*
1"
1+
1#
#800
0#
#900
1&
1*
0"
0+
1(
0!
0)
1#
#1000
0#
#1100
1'
0&
0*
1"
1+
1#
#1200
0#
