v 20110115 2
C 47800 47600 1 0 0 nmosEnhancementA.sym
{
T 48400 48100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 45700 47600 1 0 0 nmosDepletionA.sym
{
T 46400 48400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46400 48600 5 10 0 0 0 0 1
symversion=0.1
}
C 46300 48600 1 90 0 resistor-1.sym
{
T 45900 48900 5 10 0 0 90 0 1
device=RESISTOR
}
C 48400 48600 1 90 0 resistor-1.sym
{
T 48000 48900 5 10 0 0 90 0 1
device=RESISTOR
}
C 46000 49500 1 0 0 voltageSource.sym
C 48100 49500 1 0 0 voltageSource.sym
C 48200 47100 1 0 0 gnd-1.sym
C 46100 47100 1 0 0 gnd-1.sym
N 47800 48000 47700 48000 4
N 47700 48000 47700 47400 4
N 47700 47400 48300 47400 4
N 45700 48000 45600 48000 4
N 45600 48000 45600 47400 4
N 45600 47400 46200 47400 4
N 46200 48600 46200 48400 4
N 48300 48600 48300 48400 4
C 46200 48600 1 270 0 vcc-3.sym
C 48300 48600 1 270 0 vcc-3.sym
N 48300 47400 48300 47600 4
N 46200 47400 46200 47600 4
C 43400 47600 1 0 0 nmosEnhancementA.sym
{
T 44000 48100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 41300 47600 1 0 0 nmosDepletionA.sym
{
T 42000 48400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 42000 48600 5 10 0 0 0 0 1
symversion=0.1
}
C 41900 48600 1 90 0 resistor-1.sym
{
T 41500 48900 5 10 0 0 90 0 1
device=RESISTOR
}
C 44000 48600 1 90 0 resistor-1.sym
{
T 43600 48900 5 10 0 0 90 0 1
device=RESISTOR
}
C 41600 49500 1 0 0 voltageSource.sym
C 43700 49500 1 0 0 voltageSource.sym
C 43800 47100 1 0 0 gnd-1.sym
C 41700 47100 1 0 0 gnd-1.sym
N 43400 48000 43300 48000 4
N 41300 48000 41200 48000 4
N 41800 48600 41800 48400 4
N 43900 48600 43900 48400 4
C 41800 48600 1 270 0 vcc-3.sym
C 43900 48600 1 270 0 vcc-3.sym
N 43900 47400 43900 47600 4
N 41800 47400 41800 47600 4
N 43300 48000 43300 48500 4
N 43300 48500 43900 48500 4
N 41200 48000 41200 48500 4
N 41200 48500 41800 48500 4
B 40600 46200 8600 4200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
