HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:DMAAPB
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||DMAAPB.srr(53);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/53||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||DMAAPB.srr(134);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/134||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG775 ||@W:Found Component DMAAPB_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB||DMAAPB.srr(135);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/135||CoreAPBLSRAM.v(29);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/29
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 8 of ckRdAddr||DMAAPB.srr(154);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/154||lsram_1024to70656x16.v(79);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ckRdAddr[16:9]. Make sure that there are no unused intermediate registers.||DMAAPB.srr(155);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/155||lsram_1024to70656x16.v(649);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/649
Implementation;Synthesis|| CG133 ||@W:Object PREADY_reg is declared but not assigned. Either assign a value or remove the declaration.||DMAAPB.srr(156);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/156||CoreAPBLSRAM.v(88);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/88
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_512_BUSY_all, as there is no assignment to it.||DMAAPB.srr(157);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/157||CoreAPBLSRAM.v(92);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/92
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_512to46k_BUSY_all, as there is no assignment to it.||DMAAPB.srr(158);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/158||CoreAPBLSRAM.v(93);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/93
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_2k_BUSY_all, as there is no assignment to it.||DMAAPB.srr(159);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/159||CoreAPBLSRAM.v(95);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/95
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_2K_BUSY_all, as there is no assignment to it.||DMAAPB.srr(160);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/160||CoreAPBLSRAM.v(98);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/98
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_3K_BUSY_all, as there is no assignment to it.||DMAAPB.srr(161);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/161||CoreAPBLSRAM.v(99);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/99
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_4K_BUSY_all, as there is no assignment to it.||DMAAPB.srr(162);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/162||CoreAPBLSRAM.v(100);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/100
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_9K_BUSY_all, as there is no assignment to it.||DMAAPB.srr(163);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/163||CoreAPBLSRAM.v(101);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/101
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_width32_PRDATA, as there is no assignment to it.||DMAAPB.srr(164);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/164||CoreAPBLSRAM.v(105);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/105
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_width24_PRDATA, as there is no assignment to it.||DMAAPB.srr(165);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/165||CoreAPBLSRAM.v(106);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/106
Implementation;Synthesis|| CG360 ||@W:Removing wire lsram_width08_PRDATA, as there is no assignment to it.||DMAAPB.srr(166);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/166||CoreAPBLSRAM.v(108);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/108
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_width32_PRDATA, as there is no assignment to it.||DMAAPB.srr(167);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/167||CoreAPBLSRAM.v(110);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/110
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_width24_PRDATA, as there is no assignment to it.||DMAAPB.srr(168);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/168||CoreAPBLSRAM.v(111);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/111
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_width16_PRDATA, as there is no assignment to it.||DMAAPB.srr(169);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/169||CoreAPBLSRAM.v(112);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:Removing wire usram_width08_PRDATA, as there is no assignment to it.||DMAAPB.srr(170);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/170||CoreAPBLSRAM.v(113);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/113
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||DMAAPB.srr(193);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/193||DMAAPB_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\OSC_0\DMAAPB_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||DMAAPB.srr(194);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/194||DMAAPB_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\OSC_0\DMAAPB_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||DMAAPB.srr(195);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/195||DMAAPB_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\OSC_0\DMAAPB_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||DMAAPB.srr(196);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/196||DMAAPB_OSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\OSC_0\DMAAPB_OSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||DMAAPB.srr(197);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/197||DMAAPB_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\OSC_0\DMAAPB_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 17 to 10 of writeAddr[17:0] are unused. Assign logic for all port bits or change the input port size.||DMAAPB.srr(199);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/199||lsram_1024to70656x16.v(61);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/61
Implementation;Synthesis|| CL247 ||@W:Input port bit 19 of PADDR[19:0] is unused||DMAAPB.srr(202);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/202||CoreAPBLSRAM.v(75);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/75
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of PADDR[19:0] is unused||DMAAPB.srr(204);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/204||CoreAPBLSRAM.v(75);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\component\work\DMAAPB\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v'/linenumber/75
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DMAAPB_FCCC_0_FCCC|GL0_net_inferred_clock which controls 19 sequential elements including COREAPBLSRAM_0.genblk1\.genblk1\.lsram_1024to70656x16_block0.block1. This clock has no specified timing constraint which may adversely impact design performance. ||DMAAPB.srr(412);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/412||lsram_1024to70656x16.v(43008);liberoaction://cross_probe/hdl/file/'d:\m2s010tqg144\edib_1\dmaapb\dmaapb\component\work\dmaapb\coreapblsram_0\rtl\vlog\core\lsram_1024to70656x16.v'/linenumber/43008
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||DMAAPB.srr(557);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/557||dmaapb_fccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'d:\m2s010tqg144\edib_1\dmaapb\dmaapb\component\work\dmaapb\fccc_0\dmaapb_fccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DMAAPB_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||DMAAPB.srr(558);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/558||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||DMAAPB.srr(571);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/571||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||DMAAPB.srr(573);liberoaction://cross_probe/hdl/file/'D:\M2S010TQG144\EDIB_1\DMAAPB\DMAAPB\synthesis\DMAAPB.srr'/linenumber/573||null;null
Implementation;Compile;RootName:DMAAPB
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||DMAAPB_compile_log.log;liberoaction://open_report/file/DMAAPB_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:DMAAPB
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||DMAAPB_layout_log.log;liberoaction://open_report/file/DMAAPB_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||DMAAPB_generateBitstream.log;liberoaction://open_report/file/DMAAPB_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:DMAAPB
