<stg><name>syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %zext_ln52_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %indvars_iv79_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv79

]]></Node>
<StgValue><ssdm name="indvars_iv79_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %i_cast1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_cast1

]]></Node>
<StgValue><ssdm name="i_cast1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %j_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc37:0 %j = load i4 %j_2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc37:1 %k_3 = load i5 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc37:2 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc37:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc37:4 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="5">
<![CDATA[
for.inc37:5 %empty = trunc i5 %k_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc37:6 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
for.inc37:7 %p_cast19 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37:8 %empty_33 = add i64 %p_cast19, i64 %B_read

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37:9 %empty_34 = add i64 %p_cast19, i64 %A_read

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37:10 %p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37:11 %p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_34, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="4">
<![CDATA[
for.inc37:12 %zext_ln54 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc37:13 %icmp_ln54 = icmp_eq  i5 %zext_ln54, i5 %indvars_iv79_read

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc37:14 %icmp_ln52 = icmp_eq  i9 %indvar_flatten_load, i9 %zext_ln52_read

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc37:15 %add_ln52_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37:16 %br_ln52 = br i1 %icmp_ln52, void %for.inc40, void %for.inc43.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc40:3 %select_ln53 = select i1 %icmp_ln54, i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc40:5 %add_ln52 = add i5 %k_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="5">
<![CDATA[
for.inc40:6 %empty_36 = trunc i5 %add_ln52

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc40:7 %select_ln53_1 = select i1 %icmp_ln54, i4 %empty_36, i4 %empty

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc40:8 %p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %empty_36, i2 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc40:9 %p_cast19_mid1 = zext i10 %p_mid1

]]></Node>
<StgValue><ssdm name="p_cast19_mid1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:10 %p_mid1230 = add i64 %p_cast19_mid1, i64 %B_read

]]></Node>
<StgValue><ssdm name="p_mid1230"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:11 %p_mid1232 = add i64 %p_cast19_mid1, i64 %A_read

]]></Node>
<StgValue><ssdm name="p_mid1232"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:12 %p_cast2_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1230, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2_mid1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc40:13 %select_ln53_2 = select i1 %icmp_ln54, i62 %p_cast2_mid1, i62 %p_cast2

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="62">
<![CDATA[
for.inc40:14 %sext_ln53 = sext i62 %select_ln53_2

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:15 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:19 %p_cast3_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1232, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast3_mid1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc40:20 %select_ln53_3 = select i1 %icmp_ln54, i62 %p_cast3_mid1, i62 %p_cast3

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="62">
<![CDATA[
for.inc40:21 %sext_ln53_1 = sext i62 %select_ln53_3

]]></Node>
<StgValue><ssdm name="sext_ln53_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:22 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln53_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc40:26 %select_ln52 = select i1 %icmp_ln54, i5 %add_ln52, i5 %k_3

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc40:29 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln53, i4 %select_ln53_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
for.inc40:30 %zext_ln57 = zext i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:31 %add_ln57 = add i64 %zext_ln57, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:32 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="62">
<![CDATA[
for.inc40:33 %sext_ln57 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:34 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:40 %add_ln57_1 = add i64 %zext_ln57, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:41 %trunc_ln57_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln57_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="62">
<![CDATA[
for.inc40:42 %sext_ln57_1 = sext i62 %trunc_ln57_1

]]></Node>
<StgValue><ssdm name="sext_ln57_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:43 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln57_1

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc40:50 %shl_ln57_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %i_cast1_read, i4 %select_ln53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln57_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
for.inc40:51 %zext_ln57_1 = zext i10 %shl_ln57_4

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:52 %add_ln57_2 = add i64 %zext_ln57_1, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:53 %trunc_ln57_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln57_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="62">
<![CDATA[
for.inc40:54 %sext_ln57_2 = sext i62 %trunc_ln57_2

]]></Node>
<StgValue><ssdm name="sext_ln57_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc40:55 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln57_2

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc40:64 %add_ln54 = add i4 %select_ln53, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:65 %store_ln54 = store i9 %add_ln52_1, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:66 %store_ln54 = store i5 %select_ln52, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:67 %store_ln54 = store i4 %add_ln54, i4 %j_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
for.inc43.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="93" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="96" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="99" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="113" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:16 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="118" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:17 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="123" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:24 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="127" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:36 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:37 %bitcast_ln57 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln57"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:38 %mul = fmul i32 %bitcast_ln57, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:18 %bitcast_ln53 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln53"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:38 %mul = fmul i32 %bitcast_ln57, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:39 %mul1 = fmul i32 %mul, i32 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:45 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:46 %bitcast_ln57_1 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln57_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:47 %mul2 = fmul i32 %bitcast_ln57_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:56 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:25 %bitcast_ln53_1 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln53_1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:39 %mul1 = fmul i32 %mul, i32 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:47 %mul2 = fmul i32 %bitcast_ln57_1, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul3 = fmul i32 %mul2, i32 %bitcast_ln53_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc40:57 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="144" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul3 = fmul i32 %mul2, i32 %bitcast_ln53_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="146" st_id="15" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %add = fadd i32 %mul1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:58 %bitcast_ln57_2 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln57_2"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:59 %add1 = fadd i32 %bitcast_ln57_2, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc40:61 %gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_6_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="150" st_id="16" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:59 %add1 = fadd i32 %bitcast_ln57_2, i32 %add

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:60 %bitcast_ln57_3 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln57_3"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc40:62 %write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_6, i32 %bitcast_ln57_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="153" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:63 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="154" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:63 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="155" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:63 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="156" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:63 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40:0 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc40:2 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 272, i64 0

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40:4 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40:27 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40:28 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc40:63 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
for.inc40:68 %br_ln54 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="213" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="214" name="i_cast1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_cast1"/></StgValue>
</port>
<port id="215" name="B" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="B"/></StgValue>
</port>
<port id="216" name="A" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A"/></StgValue>
</port>
<port id="217" name="indvars_iv79" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv79"/></StgValue>
</port>
<port id="218" name="zext_ln52" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln52"/></StgValue>
</port>
<port id="219" name="alpha" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha"/></StgValue>
</port>
<port id="220" name="C" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="222" from="StgValue_221" to="j_2" fromId="221" toId="24">
</dataflow>
<dataflow id="223" from="StgValue_221" to="k" fromId="221" toId="25">
</dataflow>
<dataflow id="224" from="StgValue_221" to="indvar_flatten" fromId="221" toId="26">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="225" toId="27">
</dataflow>
<dataflow id="227" from="gmem" to="specinterface_ln0" fromId="213" toId="27">
</dataflow>
<dataflow id="229" from="empty" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="231" from="StgValue_230" to="specinterface_ln0" fromId="230" toId="27">
</dataflow>
<dataflow id="232" from="StgValue_230" to="specinterface_ln0" fromId="230" toId="27">
</dataflow>
<dataflow id="234" from="empty_12" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="235" from="StgValue_230" to="specinterface_ln0" fromId="230" toId="27">
</dataflow>
<dataflow id="237" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="27">
</dataflow>
<dataflow id="239" from="empty_0" to="specinterface_ln0" fromId="238" toId="27">
</dataflow>
<dataflow id="241" from="empty_1" to="specinterface_ln0" fromId="240" toId="27">
</dataflow>
<dataflow id="242" from="empty_12" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="27">
</dataflow>
<dataflow id="245" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="27">
</dataflow>
<dataflow id="246" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="27">
</dataflow>
<dataflow id="247" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="27">
</dataflow>
<dataflow id="248" from="empty_12" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="249" from="empty_12" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="251" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="27">
</dataflow>
<dataflow id="252" from="StgValue_230" to="specinterface_ln0" fromId="230" toId="27">
</dataflow>
<dataflow id="254" from="_ssdm_op_Read.ap_auto.i64" to="C_read" fromId="253" toId="28">
</dataflow>
<dataflow id="255" from="C" to="C_read" fromId="220" toId="28">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.ap_auto.float" to="alpha_read" fromId="256" toId="29">
</dataflow>
<dataflow id="258" from="alpha" to="alpha_read" fromId="219" toId="29">
</dataflow>
<dataflow id="260" from="_ssdm_op_Read.ap_auto.i9" to="zext_ln52_read" fromId="259" toId="30">
</dataflow>
<dataflow id="261" from="zext_ln52" to="zext_ln52_read" fromId="218" toId="30">
</dataflow>
<dataflow id="263" from="_ssdm_op_Read.ap_auto.i5" to="indvars_iv79_read" fromId="262" toId="31">
</dataflow>
<dataflow id="264" from="indvars_iv79" to="indvars_iv79_read" fromId="217" toId="31">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i64" to="A_read" fromId="253" toId="32">
</dataflow>
<dataflow id="266" from="A" to="A_read" fromId="216" toId="32">
</dataflow>
<dataflow id="267" from="_ssdm_op_Read.ap_auto.i64" to="B_read" fromId="253" toId="33">
</dataflow>
<dataflow id="268" from="B" to="B_read" fromId="215" toId="33">
</dataflow>
<dataflow id="270" from="_ssdm_op_Read.ap_auto.i4" to="i_cast1_read" fromId="269" toId="34">
</dataflow>
<dataflow id="271" from="i_cast1" to="i_cast1_read" fromId="214" toId="34">
</dataflow>
<dataflow id="273" from="StgValue_272" to="store_ln0" fromId="272" toId="35">
</dataflow>
<dataflow id="274" from="indvar_flatten" to="store_ln0" fromId="26" toId="35">
</dataflow>
<dataflow id="276" from="StgValue_275" to="store_ln0" fromId="275" toId="36">
</dataflow>
<dataflow id="277" from="k" to="store_ln0" fromId="25" toId="36">
</dataflow>
<dataflow id="279" from="StgValue_278" to="store_ln0" fromId="278" toId="37">
</dataflow>
<dataflow id="280" from="j_2" to="store_ln0" fromId="24" toId="37">
</dataflow>
<dataflow id="281" from="j_2" to="j" fromId="24" toId="39">
</dataflow>
<dataflow id="282" from="k" to="k_3" fromId="25" toId="40">
</dataflow>
<dataflow id="283" from="indvar_flatten" to="indvar_flatten_load" fromId="26" toId="41">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="284" toId="42">
</dataflow>
<dataflow id="286" from="gmem" to="specbitsmap_ln0" fromId="213" toId="42">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="287" toId="43">
</dataflow>
<dataflow id="289" from="StgValue_221" to="specpipeline_ln53" fromId="221" toId="43">
</dataflow>
<dataflow id="290" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="43">
</dataflow>
<dataflow id="291" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="43">
</dataflow>
<dataflow id="292" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="43">
</dataflow>
<dataflow id="293" from="empty_12" to="specpipeline_ln53" fromId="233" toId="43">
</dataflow>
<dataflow id="294" from="k_3" to="empty" fromId="40" toId="44">
</dataflow>
<dataflow id="296" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="tmp_4" fromId="295" toId="45">
</dataflow>
<dataflow id="297" from="i_cast1_read" to="tmp_4" fromId="34" toId="45">
</dataflow>
<dataflow id="298" from="empty" to="tmp_4" fromId="44" toId="45">
</dataflow>
<dataflow id="300" from="StgValue_299" to="tmp_4" fromId="299" toId="45">
</dataflow>
<dataflow id="301" from="tmp_4" to="p_cast19" fromId="45" toId="46">
</dataflow>
<dataflow id="302" from="p_cast19" to="empty_33" fromId="46" toId="47">
</dataflow>
<dataflow id="303" from="B_read" to="empty_33" fromId="33" toId="47">
</dataflow>
<dataflow id="304" from="p_cast19" to="empty_34" fromId="46" toId="48">
</dataflow>
<dataflow id="305" from="A_read" to="empty_34" fromId="32" toId="48">
</dataflow>
<dataflow id="307" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast2" fromId="306" toId="49">
</dataflow>
<dataflow id="308" from="empty_33" to="p_cast2" fromId="47" toId="49">
</dataflow>
<dataflow id="310" from="StgValue_309" to="p_cast2" fromId="309" toId="49">
</dataflow>
<dataflow id="312" from="StgValue_311" to="p_cast2" fromId="311" toId="49">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast3" fromId="306" toId="50">
</dataflow>
<dataflow id="314" from="empty_34" to="p_cast3" fromId="48" toId="50">
</dataflow>
<dataflow id="315" from="StgValue_309" to="p_cast3" fromId="309" toId="50">
</dataflow>
<dataflow id="316" from="StgValue_311" to="p_cast3" fromId="311" toId="50">
</dataflow>
<dataflow id="317" from="j" to="zext_ln54" fromId="39" toId="51">
</dataflow>
<dataflow id="318" from="zext_ln54" to="icmp_ln54" fromId="51" toId="52">
</dataflow>
<dataflow id="319" from="indvars_iv79_read" to="icmp_ln54" fromId="31" toId="52">
</dataflow>
<dataflow id="320" from="indvar_flatten_load" to="icmp_ln52" fromId="41" toId="53">
</dataflow>
<dataflow id="321" from="zext_ln52_read" to="icmp_ln52" fromId="30" toId="53">
</dataflow>
<dataflow id="322" from="indvar_flatten_load" to="add_ln52_1" fromId="41" toId="54">
</dataflow>
<dataflow id="324" from="StgValue_323" to="add_ln52_1" fromId="323" toId="54">
</dataflow>
<dataflow id="325" from="icmp_ln52" to="br_ln52" fromId="53" toId="55">
</dataflow>
<dataflow id="326" from="icmp_ln54" to="select_ln53" fromId="52" toId="56">
</dataflow>
<dataflow id="327" from="StgValue_278" to="select_ln53" fromId="278" toId="56">
</dataflow>
<dataflow id="328" from="j" to="select_ln53" fromId="39" toId="56">
</dataflow>
<dataflow id="329" from="k_3" to="add_ln52" fromId="40" toId="57">
</dataflow>
<dataflow id="331" from="StgValue_330" to="add_ln52" fromId="330" toId="57">
</dataflow>
<dataflow id="332" from="add_ln52" to="empty_36" fromId="57" toId="58">
</dataflow>
<dataflow id="333" from="icmp_ln54" to="select_ln53_1" fromId="52" toId="59">
</dataflow>
<dataflow id="334" from="empty_36" to="select_ln53_1" fromId="58" toId="59">
</dataflow>
<dataflow id="335" from="empty" to="select_ln53_1" fromId="44" toId="59">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="p_mid1" fromId="295" toId="60">
</dataflow>
<dataflow id="337" from="i_cast1_read" to="p_mid1" fromId="34" toId="60">
</dataflow>
<dataflow id="338" from="empty_36" to="p_mid1" fromId="58" toId="60">
</dataflow>
<dataflow id="339" from="StgValue_299" to="p_mid1" fromId="299" toId="60">
</dataflow>
<dataflow id="340" from="p_mid1" to="p_cast19_mid1" fromId="60" toId="61">
</dataflow>
<dataflow id="341" from="p_cast19_mid1" to="p_mid1230" fromId="61" toId="62">
</dataflow>
<dataflow id="342" from="B_read" to="p_mid1230" fromId="33" toId="62">
</dataflow>
<dataflow id="343" from="p_cast19_mid1" to="p_mid1232" fromId="61" toId="63">
</dataflow>
<dataflow id="344" from="A_read" to="p_mid1232" fromId="32" toId="63">
</dataflow>
<dataflow id="345" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast2_mid1" fromId="306" toId="64">
</dataflow>
<dataflow id="346" from="p_mid1230" to="p_cast2_mid1" fromId="62" toId="64">
</dataflow>
<dataflow id="347" from="StgValue_309" to="p_cast2_mid1" fromId="309" toId="64">
</dataflow>
<dataflow id="348" from="StgValue_311" to="p_cast2_mid1" fromId="311" toId="64">
</dataflow>
<dataflow id="349" from="icmp_ln54" to="select_ln53_2" fromId="52" toId="65">
</dataflow>
<dataflow id="350" from="p_cast2_mid1" to="select_ln53_2" fromId="64" toId="65">
</dataflow>
<dataflow id="351" from="p_cast2" to="select_ln53_2" fromId="49" toId="65">
</dataflow>
<dataflow id="352" from="select_ln53_2" to="sext_ln53" fromId="65" toId="66">
</dataflow>
<dataflow id="353" from="gmem" to="gmem_addr_1" fromId="213" toId="67">
</dataflow>
<dataflow id="354" from="sext_ln53" to="gmem_addr_1" fromId="66" toId="67">
</dataflow>
<dataflow id="355" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="p_cast3_mid1" fromId="306" toId="68">
</dataflow>
<dataflow id="356" from="p_mid1232" to="p_cast3_mid1" fromId="63" toId="68">
</dataflow>
<dataflow id="357" from="StgValue_309" to="p_cast3_mid1" fromId="309" toId="68">
</dataflow>
<dataflow id="358" from="StgValue_311" to="p_cast3_mid1" fromId="311" toId="68">
</dataflow>
<dataflow id="359" from="icmp_ln54" to="select_ln53_3" fromId="52" toId="69">
</dataflow>
<dataflow id="360" from="p_cast3_mid1" to="select_ln53_3" fromId="68" toId="69">
</dataflow>
<dataflow id="361" from="p_cast3" to="select_ln53_3" fromId="50" toId="69">
</dataflow>
<dataflow id="362" from="select_ln53_3" to="sext_ln53_1" fromId="69" toId="70">
</dataflow>
<dataflow id="363" from="gmem" to="gmem_addr_2" fromId="213" toId="71">
</dataflow>
<dataflow id="364" from="sext_ln53_1" to="gmem_addr_2" fromId="70" toId="71">
</dataflow>
<dataflow id="365" from="icmp_ln54" to="select_ln52" fromId="52" toId="72">
</dataflow>
<dataflow id="366" from="add_ln52" to="select_ln52" fromId="57" toId="72">
</dataflow>
<dataflow id="367" from="k_3" to="select_ln52" fromId="40" toId="72">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="shl_ln1" fromId="295" toId="73">
</dataflow>
<dataflow id="369" from="select_ln53" to="shl_ln1" fromId="56" toId="73">
</dataflow>
<dataflow id="370" from="select_ln53_1" to="shl_ln1" fromId="59" toId="73">
</dataflow>
<dataflow id="371" from="StgValue_299" to="shl_ln1" fromId="299" toId="73">
</dataflow>
<dataflow id="372" from="shl_ln1" to="zext_ln57" fromId="73" toId="74">
</dataflow>
<dataflow id="373" from="zext_ln57" to="add_ln57" fromId="74" toId="75">
</dataflow>
<dataflow id="374" from="A_read" to="add_ln57" fromId="32" toId="75">
</dataflow>
<dataflow id="375" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="306" toId="76">
</dataflow>
<dataflow id="376" from="add_ln57" to="trunc_ln1" fromId="75" toId="76">
</dataflow>
<dataflow id="377" from="StgValue_309" to="trunc_ln1" fromId="309" toId="76">
</dataflow>
<dataflow id="378" from="StgValue_311" to="trunc_ln1" fromId="311" toId="76">
</dataflow>
<dataflow id="379" from="trunc_ln1" to="sext_ln57" fromId="76" toId="77">
</dataflow>
<dataflow id="380" from="gmem" to="gmem_addr_4" fromId="213" toId="78">
</dataflow>
<dataflow id="381" from="sext_ln57" to="gmem_addr_4" fromId="77" toId="78">
</dataflow>
<dataflow id="382" from="zext_ln57" to="add_ln57_1" fromId="74" toId="79">
</dataflow>
<dataflow id="383" from="B_read" to="add_ln57_1" fromId="33" toId="79">
</dataflow>
<dataflow id="384" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln57_1" fromId="306" toId="80">
</dataflow>
<dataflow id="385" from="add_ln57_1" to="trunc_ln57_1" fromId="79" toId="80">
</dataflow>
<dataflow id="386" from="StgValue_309" to="trunc_ln57_1" fromId="309" toId="80">
</dataflow>
<dataflow id="387" from="StgValue_311" to="trunc_ln57_1" fromId="311" toId="80">
</dataflow>
<dataflow id="388" from="trunc_ln57_1" to="sext_ln57_1" fromId="80" toId="81">
</dataflow>
<dataflow id="389" from="gmem" to="gmem_addr_5" fromId="213" toId="82">
</dataflow>
<dataflow id="390" from="sext_ln57_1" to="gmem_addr_5" fromId="81" toId="82">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="shl_ln57_4" fromId="295" toId="83">
</dataflow>
<dataflow id="392" from="i_cast1_read" to="shl_ln57_4" fromId="34" toId="83">
</dataflow>
<dataflow id="393" from="select_ln53" to="shl_ln57_4" fromId="56" toId="83">
</dataflow>
<dataflow id="394" from="StgValue_299" to="shl_ln57_4" fromId="299" toId="83">
</dataflow>
<dataflow id="395" from="shl_ln57_4" to="zext_ln57_1" fromId="83" toId="84">
</dataflow>
<dataflow id="396" from="zext_ln57_1" to="add_ln57_2" fromId="84" toId="85">
</dataflow>
<dataflow id="397" from="C_read" to="add_ln57_2" fromId="28" toId="85">
</dataflow>
<dataflow id="398" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln57_2" fromId="306" toId="86">
</dataflow>
<dataflow id="399" from="add_ln57_2" to="trunc_ln57_2" fromId="85" toId="86">
</dataflow>
<dataflow id="400" from="StgValue_309" to="trunc_ln57_2" fromId="309" toId="86">
</dataflow>
<dataflow id="401" from="StgValue_311" to="trunc_ln57_2" fromId="311" toId="86">
</dataflow>
<dataflow id="402" from="trunc_ln57_2" to="sext_ln57_2" fromId="86" toId="87">
</dataflow>
<dataflow id="403" from="gmem" to="gmem_addr_6" fromId="213" toId="88">
</dataflow>
<dataflow id="404" from="sext_ln57_2" to="gmem_addr_6" fromId="87" toId="88">
</dataflow>
<dataflow id="405" from="select_ln53" to="add_ln54" fromId="56" toId="89">
</dataflow>
<dataflow id="407" from="StgValue_406" to="add_ln54" fromId="406" toId="89">
</dataflow>
<dataflow id="408" from="add_ln52_1" to="store_ln54" fromId="54" toId="90">
</dataflow>
<dataflow id="409" from="indvar_flatten" to="store_ln54" fromId="26" toId="90">
</dataflow>
<dataflow id="410" from="select_ln52" to="store_ln54" fromId="72" toId="91">
</dataflow>
<dataflow id="411" from="k" to="store_ln54" fromId="25" toId="91">
</dataflow>
<dataflow id="412" from="add_ln54" to="store_ln54" fromId="89" toId="92">
</dataflow>
<dataflow id="413" from="j_2" to="store_ln54" fromId="24" toId="92">
</dataflow>
<dataflow id="415" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="93">
</dataflow>
<dataflow id="416" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="93">
</dataflow>
<dataflow id="417" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="93">
</dataflow>
<dataflow id="418" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="94">
</dataflow>
<dataflow id="419" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="94">
</dataflow>
<dataflow id="420" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="94">
</dataflow>
<dataflow id="421" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="95">
</dataflow>
<dataflow id="422" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="95">
</dataflow>
<dataflow id="423" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="95">
</dataflow>
<dataflow id="424" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="96">
</dataflow>
<dataflow id="425" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="96">
</dataflow>
<dataflow id="426" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="96">
</dataflow>
<dataflow id="427" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="97">
</dataflow>
<dataflow id="428" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="97">
</dataflow>
<dataflow id="429" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="97">
</dataflow>
<dataflow id="430" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="98">
</dataflow>
<dataflow id="431" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="98">
</dataflow>
<dataflow id="432" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="98">
</dataflow>
<dataflow id="433" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="99">
</dataflow>
<dataflow id="434" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="99">
</dataflow>
<dataflow id="435" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="99">
</dataflow>
<dataflow id="436" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="100">
</dataflow>
<dataflow id="437" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="100">
</dataflow>
<dataflow id="438" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="100">
</dataflow>
<dataflow id="439" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="101">
</dataflow>
<dataflow id="440" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="101">
</dataflow>
<dataflow id="441" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="101">
</dataflow>
<dataflow id="442" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="102">
</dataflow>
<dataflow id="443" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="102">
</dataflow>
<dataflow id="444" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="102">
</dataflow>
<dataflow id="445" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="103">
</dataflow>
<dataflow id="446" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="103">
</dataflow>
<dataflow id="447" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="103">
</dataflow>
<dataflow id="448" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="104">
</dataflow>
<dataflow id="449" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="104">
</dataflow>
<dataflow id="450" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="104">
</dataflow>
<dataflow id="451" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="105">
</dataflow>
<dataflow id="452" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="105">
</dataflow>
<dataflow id="453" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="105">
</dataflow>
<dataflow id="454" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="106">
</dataflow>
<dataflow id="455" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="106">
</dataflow>
<dataflow id="456" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="106">
</dataflow>
<dataflow id="457" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="107">
</dataflow>
<dataflow id="458" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="107">
</dataflow>
<dataflow id="459" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="107">
</dataflow>
<dataflow id="460" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="108">
</dataflow>
<dataflow id="461" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="108">
</dataflow>
<dataflow id="462" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="108">
</dataflow>
<dataflow id="463" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="109">
</dataflow>
<dataflow id="464" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="109">
</dataflow>
<dataflow id="465" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="109">
</dataflow>
<dataflow id="466" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="110">
</dataflow>
<dataflow id="467" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="110">
</dataflow>
<dataflow id="468" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="110">
</dataflow>
<dataflow id="469" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="111">
</dataflow>
<dataflow id="470" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="111">
</dataflow>
<dataflow id="471" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="111">
</dataflow>
<dataflow id="472" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="112">
</dataflow>
<dataflow id="473" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="112">
</dataflow>
<dataflow id="474" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="112">
</dataflow>
<dataflow id="475" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="414" toId="113">
</dataflow>
<dataflow id="476" from="gmem_addr_1" to="gmem_load_1_req" fromId="67" toId="113">
</dataflow>
<dataflow id="477" from="StgValue_221" to="gmem_load_1_req" fromId="221" toId="113">
</dataflow>
<dataflow id="478" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="114">
</dataflow>
<dataflow id="479" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="114">
</dataflow>
<dataflow id="480" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="114">
</dataflow>
<dataflow id="481" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="115">
</dataflow>
<dataflow id="482" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="115">
</dataflow>
<dataflow id="483" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="115">
</dataflow>
<dataflow id="484" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="116">
</dataflow>
<dataflow id="485" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="116">
</dataflow>
<dataflow id="486" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="116">
</dataflow>
<dataflow id="487" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="117">
</dataflow>
<dataflow id="488" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="117">
</dataflow>
<dataflow id="489" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="117">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_1_read" fromId="490" toId="118">
</dataflow>
<dataflow id="492" from="gmem_addr_1" to="gmem_addr_1_read" fromId="67" toId="118">
</dataflow>
<dataflow id="493" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="414" toId="119">
</dataflow>
<dataflow id="494" from="gmem_addr_2" to="gmem_load_2_req" fromId="71" toId="119">
</dataflow>
<dataflow id="495" from="StgValue_221" to="gmem_load_2_req" fromId="221" toId="119">
</dataflow>
<dataflow id="496" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="120">
</dataflow>
<dataflow id="497" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="120">
</dataflow>
<dataflow id="498" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="120">
</dataflow>
<dataflow id="499" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="121">
</dataflow>
<dataflow id="500" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="121">
</dataflow>
<dataflow id="501" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="121">
</dataflow>
<dataflow id="502" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="122">
</dataflow>
<dataflow id="503" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="122">
</dataflow>
<dataflow id="504" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="122">
</dataflow>
<dataflow id="505" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_2_read" fromId="490" toId="123">
</dataflow>
<dataflow id="506" from="gmem_addr_2" to="gmem_addr_2_read" fromId="71" toId="123">
</dataflow>
<dataflow id="507" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_4_req" fromId="414" toId="124">
</dataflow>
<dataflow id="508" from="gmem_addr_4" to="gmem_load_4_req" fromId="78" toId="124">
</dataflow>
<dataflow id="509" from="StgValue_221" to="gmem_load_4_req" fromId="221" toId="124">
</dataflow>
<dataflow id="510" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="125">
</dataflow>
<dataflow id="511" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="125">
</dataflow>
<dataflow id="512" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="125">
</dataflow>
<dataflow id="513" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="126">
</dataflow>
<dataflow id="514" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="126">
</dataflow>
<dataflow id="515" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="126">
</dataflow>
<dataflow id="516" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_4_read" fromId="490" toId="127">
</dataflow>
<dataflow id="517" from="gmem_addr_4" to="gmem_addr_4_read" fromId="78" toId="127">
</dataflow>
<dataflow id="518" from="gmem_addr_4_read" to="bitcast_ln57" fromId="127" toId="128">
</dataflow>
<dataflow id="519" from="bitcast_ln57" to="mul" fromId="128" toId="129">
</dataflow>
<dataflow id="520" from="alpha_read" to="mul" fromId="29" toId="129">
</dataflow>
<dataflow id="521" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_5_req" fromId="414" toId="130">
</dataflow>
<dataflow id="522" from="gmem_addr_5" to="gmem_load_5_req" fromId="82" toId="130">
</dataflow>
<dataflow id="523" from="StgValue_221" to="gmem_load_5_req" fromId="221" toId="130">
</dataflow>
<dataflow id="524" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="131">
</dataflow>
<dataflow id="525" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="131">
</dataflow>
<dataflow id="526" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="131">
</dataflow>
<dataflow id="527" from="gmem_addr_1_read" to="bitcast_ln53" fromId="118" toId="132">
</dataflow>
<dataflow id="528" from="bitcast_ln57" to="mul" fromId="128" toId="133">
</dataflow>
<dataflow id="529" from="alpha_read" to="mul" fromId="29" toId="133">
</dataflow>
<dataflow id="530" from="mul" to="mul1" fromId="133" toId="134">
</dataflow>
<dataflow id="531" from="bitcast_ln53" to="mul1" fromId="132" toId="134">
</dataflow>
<dataflow id="532" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_5_read" fromId="490" toId="135">
</dataflow>
<dataflow id="533" from="gmem_addr_5" to="gmem_addr_5_read" fromId="82" toId="135">
</dataflow>
<dataflow id="534" from="gmem_addr_5_read" to="bitcast_ln57_1" fromId="135" toId="136">
</dataflow>
<dataflow id="535" from="bitcast_ln57_1" to="mul2" fromId="136" toId="137">
</dataflow>
<dataflow id="536" from="alpha_read" to="mul2" fromId="29" toId="137">
</dataflow>
<dataflow id="537" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_6_req" fromId="414" toId="138">
</dataflow>
<dataflow id="538" from="gmem_addr_6" to="gmem_load_6_req" fromId="88" toId="138">
</dataflow>
<dataflow id="539" from="StgValue_221" to="gmem_load_6_req" fromId="221" toId="138">
</dataflow>
<dataflow id="540" from="gmem_addr_2_read" to="bitcast_ln53_1" fromId="123" toId="139">
</dataflow>
<dataflow id="541" from="mul" to="mul1" fromId="133" toId="140">
</dataflow>
<dataflow id="542" from="bitcast_ln53" to="mul1" fromId="132" toId="140">
</dataflow>
<dataflow id="543" from="bitcast_ln57_1" to="mul2" fromId="136" toId="141">
</dataflow>
<dataflow id="544" from="alpha_read" to="mul2" fromId="29" toId="141">
</dataflow>
<dataflow id="545" from="mul2" to="mul3" fromId="141" toId="142">
</dataflow>
<dataflow id="546" from="bitcast_ln53_1" to="mul3" fromId="139" toId="142">
</dataflow>
<dataflow id="547" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_6_read" fromId="490" toId="143">
</dataflow>
<dataflow id="548" from="gmem_addr_6" to="gmem_addr_6_read" fromId="88" toId="143">
</dataflow>
<dataflow id="549" from="mul2" to="mul3" fromId="141" toId="144">
</dataflow>
<dataflow id="550" from="bitcast_ln53_1" to="mul3" fromId="139" toId="144">
</dataflow>
<dataflow id="551" from="mul1" to="add" fromId="140" toId="145">
</dataflow>
<dataflow id="552" from="mul3" to="add" fromId="144" toId="145">
</dataflow>
<dataflow id="553" from="mul1" to="add" fromId="140" toId="146">
</dataflow>
<dataflow id="554" from="mul3" to="add" fromId="144" toId="146">
</dataflow>
<dataflow id="555" from="gmem_addr_6_read" to="bitcast_ln57_2" fromId="143" toId="147">
</dataflow>
<dataflow id="556" from="bitcast_ln57_2" to="add1" fromId="147" toId="148">
</dataflow>
<dataflow id="557" from="add" to="add1" fromId="146" toId="148">
</dataflow>
<dataflow id="559" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_6_req" fromId="558" toId="149">
</dataflow>
<dataflow id="560" from="gmem_addr_6" to="gmem_addr_6_req" fromId="88" toId="149">
</dataflow>
<dataflow id="561" from="StgValue_221" to="gmem_addr_6_req" fromId="221" toId="149">
</dataflow>
<dataflow id="562" from="bitcast_ln57_2" to="add1" fromId="147" toId="150">
</dataflow>
<dataflow id="563" from="add" to="add1" fromId="146" toId="150">
</dataflow>
<dataflow id="564" from="add1" to="bitcast_ln57_3" fromId="150" toId="151">
</dataflow>
<dataflow id="566" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln57" fromId="565" toId="152">
</dataflow>
<dataflow id="567" from="gmem_addr_6" to="write_ln57" fromId="88" toId="152">
</dataflow>
<dataflow id="568" from="bitcast_ln57_3" to="write_ln57" fromId="151" toId="152">
</dataflow>
<dataflow id="570" from="StgValue_569" to="write_ln57" fromId="569" toId="152">
</dataflow>
<dataflow id="572" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_6_resp" fromId="571" toId="153">
</dataflow>
<dataflow id="573" from="gmem_addr_6" to="gmem_addr_6_resp" fromId="88" toId="153">
</dataflow>
<dataflow id="574" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_6_resp" fromId="571" toId="154">
</dataflow>
<dataflow id="575" from="gmem_addr_6" to="gmem_addr_6_resp" fromId="88" toId="154">
</dataflow>
<dataflow id="576" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_6_resp" fromId="571" toId="155">
</dataflow>
<dataflow id="577" from="gmem_addr_6" to="gmem_addr_6_resp" fromId="88" toId="155">
</dataflow>
<dataflow id="578" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_6_resp" fromId="571" toId="156">
</dataflow>
<dataflow id="579" from="gmem_addr_6" to="gmem_addr_6_resp" fromId="88" toId="156">
</dataflow>
<dataflow id="580" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="287" toId="157">
</dataflow>
<dataflow id="581" from="StgValue_221" to="specpipeline_ln53" fromId="221" toId="157">
</dataflow>
<dataflow id="582" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="157">
</dataflow>
<dataflow id="583" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="157">
</dataflow>
<dataflow id="584" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="157">
</dataflow>
<dataflow id="585" from="empty_12" to="specpipeline_ln53" fromId="233" toId="157">
</dataflow>
<dataflow id="587" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="586" toId="158">
</dataflow>
<dataflow id="589" from="VITIS_LOOP_52_3_VITIS_LOOP_54_4_str" to="specloopname_ln0" fromId="588" toId="158">
</dataflow>
<dataflow id="591" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="590" toId="159">
</dataflow>
<dataflow id="593" from="StgValue_592" to="empty_35" fromId="592" toId="159">
</dataflow>
<dataflow id="595" from="StgValue_594" to="empty_35" fromId="594" toId="159">
</dataflow>
<dataflow id="597" from="StgValue_596" to="empty_35" fromId="596" toId="159">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="287" toId="160">
</dataflow>
<dataflow id="599" from="StgValue_221" to="specpipeline_ln53" fromId="221" toId="160">
</dataflow>
<dataflow id="600" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="160">
</dataflow>
<dataflow id="601" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="160">
</dataflow>
<dataflow id="602" from="StgValue_230" to="specpipeline_ln53" fromId="230" toId="160">
</dataflow>
<dataflow id="603" from="empty_12" to="specpipeline_ln53" fromId="233" toId="160">
</dataflow>
<dataflow id="604" from="_ssdm_op_SpecPipeline" to="specpipeline_ln56" fromId="287" toId="161">
</dataflow>
<dataflow id="605" from="StgValue_221" to="specpipeline_ln56" fromId="221" toId="161">
</dataflow>
<dataflow id="606" from="StgValue_230" to="specpipeline_ln56" fromId="230" toId="161">
</dataflow>
<dataflow id="607" from="StgValue_230" to="specpipeline_ln56" fromId="230" toId="161">
</dataflow>
<dataflow id="608" from="StgValue_230" to="specpipeline_ln56" fromId="230" toId="161">
</dataflow>
<dataflow id="609" from="empty_12" to="specpipeline_ln56" fromId="233" toId="161">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="586" toId="162">
</dataflow>
<dataflow id="612" from="empty_10" to="specloopname_ln42" fromId="611" toId="162">
</dataflow>
<dataflow id="613" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_6_resp" fromId="571" toId="163">
</dataflow>
<dataflow id="614" from="gmem_addr_6" to="gmem_addr_6_resp" fromId="88" toId="163">
</dataflow>
<dataflow id="615" from="icmp_ln52" to="StgValue_2" fromId="53" toId="2">
</dataflow>
<dataflow id="616" from="icmp_ln52" to="StgValue_3" fromId="53" toId="3">
</dataflow>
<dataflow id="617" from="icmp_ln52" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="618" from="icmp_ln52" to="StgValue_5" fromId="53" toId="5">
</dataflow>
<dataflow id="619" from="icmp_ln52" to="StgValue_6" fromId="53" toId="6">
</dataflow>
<dataflow id="620" from="icmp_ln52" to="StgValue_7" fromId="53" toId="7">
</dataflow>
<dataflow id="621" from="icmp_ln52" to="StgValue_8" fromId="53" toId="8">
</dataflow>
<dataflow id="622" from="icmp_ln52" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="623" from="icmp_ln52" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="624" from="icmp_ln52" to="StgValue_11" fromId="53" toId="11">
</dataflow>
<dataflow id="625" from="icmp_ln52" to="StgValue_12" fromId="53" toId="12">
</dataflow>
<dataflow id="626" from="icmp_ln52" to="StgValue_13" fromId="53" toId="13">
</dataflow>
<dataflow id="627" from="icmp_ln52" to="StgValue_14" fromId="53" toId="14">
</dataflow>
<dataflow id="628" from="icmp_ln52" to="StgValue_15" fromId="53" toId="15">
</dataflow>
<dataflow id="629" from="icmp_ln52" to="StgValue_16" fromId="53" toId="16">
</dataflow>
<dataflow id="630" from="icmp_ln52" to="StgValue_17" fromId="53" toId="17">
</dataflow>
<dataflow id="631" from="icmp_ln52" to="StgValue_18" fromId="53" toId="18">
</dataflow>
<dataflow id="632" from="icmp_ln52" to="StgValue_19" fromId="53" toId="19">
</dataflow>
<dataflow id="633" from="icmp_ln52" to="StgValue_20" fromId="53" toId="20">
</dataflow>
<dataflow id="634" from="icmp_ln52" to="StgValue_21" fromId="53" toId="21">
</dataflow>
</dataflows>


</stg>
