%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/AOAOAO211111_circuit.tex
%%
%%  Purpose:        Circuit File for AOAOAO211111
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2019 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Circuit
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{52}{16}
            \usgate
            \gate[\inputs{2}]{and}{5}{13}{R}{}{}  % AND
            \gate[\inputs{2}]{or}{12}{11}{R}{}{}  % OR
            \gate[\inputs{2}]{and}{19}{9}{R}{}{}  % AND
            \gate[\inputs{2}]{or}{26}{7}{R}{}{}   % OR
            \gate[\inputs{2}]{and}{33}{5}{R}{}{}  % AND
            \gate[\inputs{2}]{nor}{40}{3}{R}{}{}  % NOR
            \gate{not}{47}{3}{R}{}{}  % NOT
            \pin{1}{1}{L}{A}    % pin A
            \pin{1}{3}{L}{B}    % pin B
            \pin{1}{5}{L}{C}    % pin C
            \pin{1}{7}{L}{D}    % pin D
            \pin{1}{9}{L}{E}    % pin E
            \pin{1}{11}{L}{F}   % pin F
            \pin{1}{15}{L}{F1}  % pin F1
            \wire{2}{1}{37}{1}  % wire from pin A
            \wire{2}{3}{30}{3}  % wire from pin B
            \wire{2}{5}{23}{5}  % wire from pin C
            \wire{2}{7}{16}{7}  % wire from pin D
            \wire{2}{9}{10}{9}  % wire from pin E
            \pin{51}{3}{R}{Z}   % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
