#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec  9 14:49:28 2020
# Process ID: 6060
# Current directory: C:/Users/ynn1999/Lab4433
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7272 C:\Users\ynn1999\Lab4433\Lab3333.xpr
# Log file: C:/Users/ynn1999/Lab4433/vivado.log
# Journal file: C:/Users/ynn1999/Lab4433\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ynn1999/Lab4433/Lab3333.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 824.297 ; gain = 145.090
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/ynn1999/Lab4433/Lab3333.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  9 14:50:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1/runme.log
[Wed Dec  9 14:50:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  9 14:53:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1/runme.log
[Wed Dec  9 14:53:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/runme.log
set_property top Combine [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  9 14:56:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1/runme.log
[Wed Dec  9 14:56:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF3EEA
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/top.v w ]
add_files C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/top.v
add_files -norecurse -scan_for_includes {C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/keyboard-driver.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_power.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock_divider.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock1.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Start.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/v_counter.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/vga_222.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/top.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/led.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/bin_dec1.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Gst.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/GenerSequen.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/difficulty.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/h_counter.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/displaydiff.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/counter_n.v C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/CLK1HZ.v}
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/keyboard-driver.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Start.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Gst.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/GenerSequen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/difficulty.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/displaydiff.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/counter_n.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/CLK1HZ.v' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  9 15:40:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1/runme.log
[Wed Dec  9 15:40:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Combine
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2490] overwriting previous definition of module clock_divider [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock_divider.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module v_counter [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/v_counter.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module top [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module h_counter [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/h_counter.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3505.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Combine' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLK1HZ' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/CLK1HZ.v:23]
	Parameter div_value bound to: 49999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK1HZ' (1#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/CLK1HZ.v:23]
INFO: [Synth 8-6157] synthesizing module 'GenerSequen' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/GenerSequen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GenerSequen' (2#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/GenerSequen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Gst' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Gst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Gst' (3#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Gst.v:23]
INFO: [Synth 8-6157] synthesizing module 'Start' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Start' (4#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:3]
	Parameter UP_BOUND bound to: 60 - type: integer 
	Parameter DOWN_BOUND bound to: 505 - type: integer 
	Parameter LEFT_BOUND bound to: 170 - type: integer 
	Parameter RIGHT_BOUND bound to: 765 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/keyboard-driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (5#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/keyboard-driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock_divider.v:23]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (6#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/h_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (7#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/h_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (8#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/v_counter.v:3]
WARNING: [Synth 8-567] referenced signal 'sd' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:116]
WARNING: [Synth 8-5788] Register blockl_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:158]
WARNING: [Synth 8-5788] Register blockr_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:159]
INFO: [Synth 8-6155] done synthesizing module 'vga' (9#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'displaydiff' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/displaydiff.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/displaydiff.v:34]
INFO: [Synth 8-6155] done synthesizing module 'displaydiff' (10#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/displaydiff.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock1' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock1' (11#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/clock1.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_dec1' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/bin_dec1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bin_dec1' (12#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/bin_dec1.v:22]
WARNING: [Synth 8-7023] instance 'bin_dec1' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:28]
WARNING: [Synth 8-7023] instance 'bin_dec2' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:36]
WARNING: [Synth 8-7023] instance 'bin_dec3' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:44]
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/led.v:43]
INFO: [Synth 8-6155] done synthesizing module 'led' (13#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (14#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_power' [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_power.v:23]
WARNING: [Synth 8-567] referenced signal 'power' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_power.v:30]
WARNING: [Synth 8-567] referenced signal 'res' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_power.v:30]
INFO: [Synth 8-6155] done synthesizing module 'alarm_power' (15#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_power.v:23]
WARNING: [Synth 8-7023] instance 'bin_dec4' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:97]
WARNING: [Synth 8-7023] instance 'bin_dec5' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:105]
WARNING: [Synth 8-7023] instance 'bin_dec6' of module 'bin_dec1' has 6 connections declared, but only 5 given [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:113]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/new/alarm_improve.v:2]
WARNING: [Synth 8-567] referenced signal 'sel2' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:45]
WARNING: [Synth 8-567] referenced signal 'data2' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:45]
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:45]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Combine' (17#1) [C:/Users/ynn1999/Lab4433/Lab3333.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v:4]
WARNING: [Synth 8-3331] design alarm_power has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3505.066 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3505.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3505.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc]
WARNING: [Vivado 12-584] No ports matched 'data[0]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[1]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[2]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[3]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[4]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[5]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[6]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[7]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[6]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[5]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[4]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[3]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[2]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[1]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel[0]'. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ynn1999/Lab4433/Lab3333.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master22.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3505.066 ; gain = 0.000
40 Infos, 35 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3505.066 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  9 15:44:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/synth_1/runme.log
[Wed Dec  9 15:44:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF3EEA
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF3EEA
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ynn1999/Lab4433/Lab3333.runs/impl_1/Combine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
