#-----------------------------------------------------------
# Vivado v2012.2.1 (64-bit)
# Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
# Start of session at: Tue Oct 16 14:27:05 2012
# Process ID: 13257
# Log file: /home/cms/projects/dp705v2/vivado/dpTest/dpTest.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/dp705v2/vivado/dpTest/dpTest.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl
# set_param iopl.termPlaceClean 1
# read_verilog {
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v
#   /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v
# }
# read_xdc /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc
# set_property used_in_implementation false [get_files /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/cms/projects/dp705v2/vivado/dpTest/dpTest.data/wt [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-1

Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-290] Got license for Synthesis
INFO: [Common 17-291] Device 'xc7k325t' license available: Synthesis
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 169.891 ; gain = 70.656
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v:5]

INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11169]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#16) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11169]

INFO: [Synth 8-638] synthesizing module 'mkFTop_dp705' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v:34]

INFO: [Synth 8-638] synthesizing module 'mkBuffer' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v:57]

INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:30]

	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 10'b1000000000 
INFO: [Synth 8-328] inferring memory (512x32 bits) for variable 'RAM' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:63]
INFO: [Synth 8-284] extracting RAM hierarchy for 'RAM_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'RAM_reg'
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (2#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:30]

INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]

	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-328] inferring memory (2x32 bits) for variable 'arr' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:71]
INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (3#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

	Parameter width bound to: 33 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO1' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v:42]

	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1' (5#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v:42]

INFO: [Synth 8-256] done synthesizing module 'mkBuffer' (6#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v:57]

INFO: [Synth 8-638] synthesizing module 'mkChecker' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v:49]

INFO: [Synth 8-256] done synthesizing module 'mkChecker' (7#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v:49]

INFO: [Synth 8-638] synthesizing module 'mkFHReceiver' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v:44]

INFO: [Synth 8-256] done synthesizing module 'mkFHReceiver' (8#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v:44]

INFO: [Synth 8-638] synthesizing module 'mkFHSender' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v:44]

INFO: [Synth 8-638] synthesizing module 'FIFO20' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v:41]

	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO20' (9#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v:41]

INFO: [Synth 8-256] done synthesizing module 'mkFHSender' (10#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v:44]

INFO: [Synth 8-638] synthesizing module 'mkGenerator' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v:36]

INFO: [Synth 8-256] done synthesizing module 'mkGenerator' (11#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v:36]

INFO: [Synth 8-638] synthesizing module 'mkMHReceiver' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v:44]

INFO: [Synth 8-256] done synthesizing module 'mkMHReceiver' (12#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v:44]

INFO: [Synth 8-638] synthesizing module 'mkMHSender' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v:63]

INFO: [Synth 8-256] done synthesizing module 'mkMHSender' (13#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v:63]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v:43]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (14#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v:43]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_dp705' (15#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v:34]

INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (16#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v:5]

finished Rtl Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 412.484 ; gain = 313.250
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml

Validating User XDC Constraints
Parsing XDC File [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc]
Finished Parsing XDC File [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc]
Finished Validating User XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9fcc2be1
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 556.141 ; gain = 456.906
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v:5]

INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11169]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#16) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11169]

INFO: [Synth 8-638] synthesizing module 'mkFTop_dp705' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v:34]

INFO: [Synth 8-638] synthesizing module 'mkBuffer' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v:57]

INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:30]

	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 10'b1000000000 
INFO: [Synth 8-328] inferring memory (512x32 bits) for variable 'RAM' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:63]
INFO: [Synth 8-284] extracting RAM hierarchy for 'RAM_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'RAM_reg'
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (2#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v:30]

INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]

	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-328] inferring memory (2x32 bits) for variable 'arr' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:71]
INFO: [Synth 8-284] extracting RAM hierarchy for 'arr_reg'
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (3#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (4#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

	Parameter width bound to: 33 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (4#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v:41]

INFO: [Synth 8-638] synthesizing module 'FIFO1' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v:42]

	Parameter width bound to: 9 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1' (5#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v:42]

INFO: [Synth 8-256] done synthesizing module 'mkBuffer' (6#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v:57]

INFO: [Synth 8-638] synthesizing module 'mkChecker' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v:49]

INFO: [Synth 8-256] done synthesizing module 'mkChecker' (7#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v:49]

INFO: [Synth 8-638] synthesizing module 'mkFHReceiver' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v:44]

INFO: [Synth 8-256] done synthesizing module 'mkFHReceiver' (8#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v:44]

INFO: [Synth 8-638] synthesizing module 'mkFHSender' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v:44]

INFO: [Synth 8-638] synthesizing module 'FIFO20' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v:41]

	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO20' (9#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v:41]

INFO: [Synth 8-256] done synthesizing module 'mkFHSender' (10#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v:44]

INFO: [Synth 8-638] synthesizing module 'mkGenerator' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v:36]

INFO: [Synth 8-256] done synthesizing module 'mkGenerator' (11#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v:36]

INFO: [Synth 8-638] synthesizing module 'mkMHReceiver' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v:44]

INFO: [Synth 8-256] done synthesizing module 'mkMHReceiver' (12#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v:44]

INFO: [Synth 8-638] synthesizing module 'mkMHSender' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v:63]

INFO: [Synth 8-256] done synthesizing module 'mkMHSender' (13#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v:63]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v:43]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (14#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v:43]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_dp705' (15#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v:34]

INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (16#16) [/home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v:5]

finished synthesize : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 556.141 ; gain = 456.906

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 556.141 ; gain = 456.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 556.141 ; gain = 456.906
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 18    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 39    
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 65    
+---RAMs : 
	              16K Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[31] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[30] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[29] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[28] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[27] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[26] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[25] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[24] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[23] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[22] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[21] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[20] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[19] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[18] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[17] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[16] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[15] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[14] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[13] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[12] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[11] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[10] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[9] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[8] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[7] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[6] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[5] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[4] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[3] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[2] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[1] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\bram_serverAdapterA_outDataCore/D_OUT_reg[0] ) is unused and will be removed from module extram__2.
INFO: [Synth 8-3332] Sequential element (\buffF/data1_reg_reg[32] ) is unused and will be removed from module reg__64.
INFO: [Synth 8-3332] Sequential element (\buffF/data0_reg_reg[32] ) is unused and will be removed from module reg__63.
INFO: [Synth 8-3332] Sequential element (\checkF/data1_reg_reg[32] ) is unused and will be removed from module reg__68.
INFO: [Synth 8-3332] Sequential element (\checkF/data0_reg_reg[32] ) is unused and will be removed from module reg__67.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[7] ) is unused and will be removed from module reg__24.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[6] ) is unused and will be removed from module reg__24.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[5] ) is unused and will be removed from module reg__24.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[4] ) is unused and will be removed from module reg__24.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[7] ) is unused and will be removed from module counter__8.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[6] ) is unused and will be removed from module counter__8.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[5] ) is unused and will be removed from module counter__8.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[4] ) is unused and will be removed from module counter__8.
INFO: [Synth 8-3332] Sequential element (\buffF/data1_reg_reg[32] ) is unused and will be removed from module mkChecker.
INFO: [Synth 8-3332] Sequential element (\buffF/data0_reg_reg[32] ) is unused and will be removed from module mkChecker.
INFO: [Synth 8-3332] Sequential element (\checkF/data1_reg_reg[32] ) is unused and will be removed from module mkChecker.
INFO: [Synth 8-3332] Sequential element (\checkF/data0_reg_reg[32] ) is unused and will be removed from module mkChecker.
INFO: [Synth 8-3332] Sequential element (\msgDoneF/empty_reg_reg ) is unused and will be removed from module reg__27.
WARNING: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\msgDoneF/full_reg_reg ) is unused and will be removed from module reg__28.
-------> Message [OPT-118] suppressed 108 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 556.141 ; gain = 456.906
---------------------------------------------------------------------------------

INFO: [Synth 8-284] extracting RAM hierarchy for 'bram_serverAdapterB_outDataCore/arr_reg'

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/buf1/\bram_serverAdapterA_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/mhsnd/\mhV_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/mhsnd/\mhV_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/mhsnd/\msgHeadLen_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/mhsnd/\msgHeadLen_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/fhsnd/\frmHeadLen_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/fhsnd/\frmHeadLen_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftop/fhsnd/\fhV_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftop/fhsnd/\fhV_reg[23] )
-------> Message [OPT-118] suppressed 324 times
info: Area reduced by  0.5%
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 564.176 ; gain = 464.941
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 564.176 ; gain = 464.941
---------------------------------------------------------------------------------

info: (0) optimizing 'ftop/buf1/i_0/\bram_memory/RAM_reg /ENARDEN' (path group default) @ 1014.0ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 566.184 ; gain = 466.949
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
-------> Message [OPT-118] suppressed 41 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 579.773 ; gain = 480.539
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 579.773 ; gain = 480.539
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
Rebuild netlist hierarchy Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 579.773 ; gain = 0.000

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+----------+-----
     |Cell      |Count
-----+----------+-----
1    |BUFG      |    1
2    |CARRY4    |   10
3    |LUT1      |   45
4    |LUT2      |  148
5    |LUT3      |  154
6    |LUT4      |  112
7    |LUT5      |  212
8    |LUT6      |  629
9    |RAM32M    |    6
10   |RAMB36E1_1|    1
11   |XORCY     |    1
12   |FD        |  545
13   |FDC       |   16
14   |FDE       |  545
15   |FDR       |   43
16   |FDRE      |  284
17   |FDSE      |   28
18   |IBUF      |    1
19   |IBUFGDS   |    1
20   |OBUF      |    8
-----+----------+-----
Report Instance Areas: 
-----+-------------------------------------+------------------------+-----
     |Instance                             |Module                  |Cells
-----+-------------------------------------+------------------------+-----
1    |top                                  |                        | 2790
2    |  ftop                               |mkFTop_dp705            | 2768
3    |    chk                              |mkChecker               |  231
4    |      checkF                         |FIFO2__parameterized0_17|  118
5    |      buffF                          |FIFO2__parameterized0_18|  105
6    |    fhrcv                            |mkFHReceiver            |  239
7    |      mesgOutF                       |FIFO2__parameterized0_15|  108
8    |      mesgInF                        |FIFO2__parameterized0_16|  109
9    |    mhrcv                            |mkMHReceiver            |  222
10   |      mesgOutF                       |FIFO2__parameterized0_13|  104
11   |      mesgInF                        |FIFO2__parameterized0_14|  108
12   |    buf1                             |mkBuffer                |  539
13   |      mesgInF                        |FIFO2__parameterized0_10|  129
14   |      msgF                           |FIFO1                   |   67
15   |      bram_memory                    |BRAM2                   |    2
16   |      bram_serverAdapterB_outDataCore|SizedFIFO               |  123
17   |      lenF                           |FIFO2_11                |   36
18   |      mesgOutF                       |FIFO2__parameterized0_12|  105
19   |    fhsnd                            |mkFHSender              |  268
20   |      mesgOutF                       |FIFO2__parameterized0_7 |  108
21   |      headerF                        |FIFO20_8                |   37
22   |      mesgInF                        |FIFO2__parameterized0_9 |  113
23   |    mhsnd                            |mkMHSender              |  366
24   |      mesgInF                        |FIFO2__parameterized0_3 |  139
25   |      headerF                        |FIFO20                  |    4
26   |      lengthF                        |FIFO2_4                 |   38
27   |      messageF                       |FIFO20_5                |   44
28   |      mesgOutF                       |FIFO2__parameterized0_6 |  108
29   |    gen1                             |mkGenerator             |  412
30   |      mesgOutF                       |FIFO2__parameterized0_1 |  174
31   |      randomF                        |FIFO2_2                 |   41
32   |    gen2                             |mkGenerator_0           |  408
33   |      mesgOutF                       |FIFO2__parameterized0   |  170
34   |      randomF                        |FIFO2                   |   41
35   |    rstndb                           |SyncResetA              |   18
-----+-------------------------------------+------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 579.773 ; gain = 480.539
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 579.773 ; gain = 430.164
INFO: [Netlist 29-17] Analyzing 1156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1156 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FD => FDCE: 545 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 545 instances
  FDR => FDRE: 43 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

Phase 0 | Netlist Checksum: bc98f4c8
INFO: [Common 17-83] Releasing license: Synthesis
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 721.430 ; gain = 571.820
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 721.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado...
