<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>MRRS</h2> 
  <p>Move System Register to two adjacent general-purpose registers allows the PE to read an AArch64 128-bit System register into two adjacent 64-bit general-purpose registers.</p> 
  <h3><a id="iclass_system"></a>System<span><br></br>(FEAT_SYSREG128) </span></h3> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>o0</td> 
      <td colspan="3">op1</td> 
      <td colspan="4">CRn</td> 
      <td colspan="4">CRm</td> 
      <td colspan="3">op2</td> 
      <td colspan="5">Rt</td> 
     </tr> 
     <tr> 
      <td colspan="10"></td> 
      <td>L</td> 
      <td></td> 
      <td></td> 
      <td colspan="3"></td> 
      <td colspan="4"></td> 
      <td colspan="4"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="MRRS_RS_systemmovepr"></a> 
   <p>MRRS <a title="First 64-bit general-purpose destination register (field &quot;Rt&quot;)" class="document-topic">&lt;Xt&gt;</a>, <a title="Second 64-bit general-purpose destination register, encoded as &quot;Rt&quot; +1 (field Rt)" class="document-topic">&lt;Xt+1&gt;</a>, (<a title="System register name (field &quot;o0:op1:CRn:CRm:op2&quot;)" class="document-topic">&lt;systemreg&gt;</a>|S<a title="Unsigned immediate (field &quot;o0&quot;) [2,3]" class="document-topic">&lt;op0&gt;</a>_<a title="3-bit unsigned immediate [0-7] (field &quot;op1&quot;)" class="document-topic">&lt;op1&gt;</a>_<a title="Name 'Cn', with 'n' [0-15] (field &quot;CRn&quot;)" class="document-topic">&lt;Cn&gt;</a>_<a title="Name 'Cm', with 'm' [0-15] (field &quot;CRm&quot;)" class="document-topic">&lt;Cm&gt;</a>_<a title="3-bit unsigned immediate [0-7] (field &quot;op2&quot;)" class="document-topic">&lt;op2&gt;</a>)</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSysReg128()" class="document-topic">HaveSysReg128</a>() then UNDEFINED;
if Rt&lt;0&gt; == '1' then UNDEFINED;
<a title="function: AArch64.CheckSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3) op2, bits(5) rt, bit read)" class="document-topic">AArch64.CheckSystemAccess</a>('1':o0, op1, CRn, CRm, op2, Rt, L);

integer t = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rt);
integer t2 = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rt+1);

integer sys_op0 = 2 + <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(o0);
integer sys_op1 = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(op1);
integer sys_op2 = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(op2);
integer sys_crn = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(CRn);
integer sys_crm = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(CRm);
boolean read = (L == '1');</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xt&gt;</td> 
      <td><a id="sa_xt"></a> <p>Is the 64-bit name of the first general-purpose destination register, encoded in the "Rt" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xt+1&gt;</td> 
      <td><a id="sa_xt_plus_1"></a> <p>Is the 64-bit name of the second general-purpose destination register, encoded as "Rt" +1.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;systemreg&gt;</td> 
      <td><a id="sa_systemreg"></a> <p>Is a System register name, encoded in "o0:op1:CRn:CRm:op2".</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;op0&gt;</td> 
      <td><a id="sa_op0"></a> <p>Is an unsigned immediate, encoded in <q>o0</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>o0</th> 
          <th>&lt;op0&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>2</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>3</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;op1&gt;</td> 
      <td><a id="sa_op1"></a> <p>Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Cn&gt;</td> 
      <td><a id="sa_cn"></a> <p>Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Cm&gt;</td> 
      <td><a id="sa_cm"></a> <p>Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;op2&gt;</td> 
      <td><a id="sa_op2"></a> <p>Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre>if read then
    <a title="function: AArch64.SysRegRead128(integer op0, integer op1, integer crn, integer crm, integer op2, integer t, integer t2)" class="document-topic">AArch64.SysRegRead128</a>(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, t, t2);
else
    <a title="function: AArch64.SysRegWrite128(integer op0, integer op1, integer crn, integer crm, integer op2, integer t, integer t2)" class="document-topic">AArch64.SysRegWrite128</a>(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, t, t2);</pre> 
  </div>  
 </body>
</html>