<profile>

<section name = "Vitis HLS Report for 'test'" level="0">
<item name = "Date">Thu May  9 22:02:35 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D6</item>
<item name = "Solution">comb_12 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94, 94, 0.940 us, 0.940 us, 95, 95, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_252">test_Pipeline_ARRAY_1_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_268">test_Pipeline_ARRAY_2_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_284">test_Pipeline_VITIS_LOOP_67_7, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_321">test_Pipeline_ARRAY_WRITE, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6676, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 736, 3712, 8265, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 688, -</column>
<column name="Register">-, -, 6212, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 29, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 8, 0, 884, 880, 0</column>
<column name="mul_64ns_64ns_128_1_1_U103">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U104">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U105">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U106">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U107">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U108">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U109">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U110">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U111">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U112">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U113">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U114">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U115">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U116">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U117">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U118">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U119">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U120">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U121">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U122">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U123">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U124">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U125">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U126">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U127">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U128">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U129">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U130">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U131">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U132">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U133">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_252">test_Pipeline_ARRAY_1_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_268">test_Pipeline_ARRAY_2_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_321">test_Pipeline_ARRAY_WRITE, 0, 0, 66, 122, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_284">test_Pipeline_VITIS_LOOP_67_7, 0, 240, 1342, 5267, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_10_fu_780_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_11_fu_871_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_12_fu_786_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_13_fu_792_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_15_fu_804_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_16_fu_882_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_17_fu_886_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_18_fu_810_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_19_fu_890_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_1_fu_726_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_21_fu_821_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_22_fu_827_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_23_fu_902_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_24_fu_906_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_25_fu_833_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_26_fu_910_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_3_fu_847_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_4_fu_747_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_6_fu_859_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_7_fu_761_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_8_fu_767_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln62_1_fu_972_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_2_fu_1156_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_4_fu_1160_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln62_5_fu_1166_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln62_6_fu_1341_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln62_7_fu_1176_p2">+, 0, 0, 64, 57, 57</column>
<column name="add_ln62_8_fu_1345_p2">+, 0, 0, 64, 57, 57</column>
<column name="add_ln87_1_fu_1051_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_2_fu_1183_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_3_fu_1203_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_4_fu_1223_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_5_fu_1243_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_6_fu_1357_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_7_fu_1377_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_fu_1031_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln88_1_fu_1081_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln88_fu_1416_p2">+, 0, 0, 79, 72, 72</column>
<column name="add_ln89_1_fu_1101_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln89_fu_1449_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln95_fu_1493_p2">+, 0, 0, 57, 57, 57</column>
<column name="arr_1_fu_710_p2">+, 0, 0, 135, 128, 128</column>
<column name="arr_2_fu_732_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_3_fu_853_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_4_fu_865_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_5_fu_876_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_6_fu_895_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_7_fu_915_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_9_fu_1349_p2">+, 0, 0, 128, 128, 128</column>
<column name="grp_fu_461_p2">+, 0, 0, 135, 128, 128</column>
<column name="out1_w_1_fu_1440_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_2_fu_1476_p2">+, 0, 0, 66, 59, 59</column>
<column name="out1_w_3_fu_1263_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_4_fu_1282_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_5_fu_1302_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_6_fu_1322_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_7_fu_1487_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_8_fu_1508_p2">+, 0, 0, 57, 57, 57</column>
<column name="out1_w_fu_1393_p2">+, 0, 0, 65, 58, 58</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">246, 56, 1, 56</column>
<column name="grp_fu_337_p0">37, 7, 64, 448</column>
<column name="grp_fu_337_p1">37, 7, 64, 448</column>
<column name="grp_fu_341_p0">37, 7, 64, 448</column>
<column name="grp_fu_341_p1">37, 7, 64, 448</column>
<column name="grp_fu_345_p0">20, 4, 64, 256</column>
<column name="grp_fu_345_p1">20, 4, 64, 256</column>
<column name="grp_fu_349_p0">14, 3, 64, 192</column>
<column name="grp_fu_349_p1">14, 3, 64, 192</column>
<column name="grp_fu_353_p0">14, 3, 64, 192</column>
<column name="grp_fu_353_p1">14, 3, 64, 192</column>
<column name="mem_ARADDR">37, 7, 64, 448</column>
<column name="mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln49_10_reg_1821">128, 0, 128, 0</column>
<column name="add_ln49_13_reg_1826">128, 0, 128, 0</column>
<column name="add_ln49_15_reg_1836">128, 0, 128, 0</column>
<column name="add_ln49_18_reg_1841">128, 0, 128, 0</column>
<column name="add_ln49_21_reg_1846">128, 0, 128, 0</column>
<column name="add_ln49_22_reg_1851">128, 0, 128, 0</column>
<column name="add_ln49_25_reg_1856">128, 0, 128, 0</column>
<column name="add_ln49_4_reg_1796">128, 0, 128, 0</column>
<column name="add_ln49_8_reg_1806">128, 0, 128, 0</column>
<column name="add_ln62_1_reg_1952">128, 0, 128, 0</column>
<column name="add_ln62_2_reg_1999">128, 0, 128, 0</column>
<column name="add_ln62_3_reg_1942">128, 0, 128, 0</column>
<column name="add_ln62_5_reg_2004">128, 0, 128, 0</column>
<column name="add_ln62_7_reg_2014">57, 0, 57, 0</column>
<column name="add_ln62_reg_1962">128, 0, 128, 0</column>
<column name="add_ln88_1_reg_1983">58, 0, 58, 0</column>
<column name="add_ln89_1_reg_1989">58, 0, 58, 0</column>
<column name="ap_CS_fsm">55, 0, 55, 0</column>
<column name="arr_1_reg_1781">128, 0, 128, 0</column>
<column name="arr_2_reg_1791">128, 0, 128, 0</column>
<column name="arr_3_reg_1867">128, 0, 128, 0</column>
<column name="arr_4_reg_1872">128, 0, 128, 0</column>
<column name="arr_5_reg_1877">128, 0, 128, 0</column>
<column name="arr_6_reg_1882">128, 0, 128, 0</column>
<column name="arr_7_reg_1887">128, 0, 128, 0</column>
<column name="arr_reg_1752">128, 0, 128, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_268_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_321_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_284_ap_start_reg">1, 0, 1, 0</column>
<column name="mem_addr_1_reg_1695">64, 0, 64, 0</column>
<column name="mem_addr_read_1_reg_1902">64, 0, 64, 0</column>
<column name="mem_addr_read_2_reg_1907">64, 0, 64, 0</column>
<column name="mem_addr_read_3_reg_1912">64, 0, 64, 0</column>
<column name="mem_addr_read_4_reg_1917">64, 0, 64, 0</column>
<column name="mem_addr_read_5_reg_1922">64, 0, 64, 0</column>
<column name="mem_addr_read_6_reg_1927">64, 0, 64, 0</column>
<column name="mem_addr_read_7_reg_1932">64, 0, 64, 0</column>
<column name="mem_addr_read_8_reg_1937">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_1892">64, 0, 64, 0</column>
<column name="mem_addr_reg_1689">64, 0, 64, 0</column>
<column name="mul_ln49_13_reg_1786">128, 0, 128, 0</column>
<column name="mul_ln49_24_reg_1801">128, 0, 128, 0</column>
<column name="mul_ln49_28_reg_1811">128, 0, 128, 0</column>
<column name="mul_ln49_29_reg_1816">128, 0, 128, 0</column>
<column name="mul_ln49_32_reg_1831">128, 0, 128, 0</column>
<column name="out1_w_1_reg_2054">58, 0, 58, 0</column>
<column name="out1_w_2_reg_2059">59, 0, 59, 0</column>
<column name="out1_w_3_reg_2024">58, 0, 58, 0</column>
<column name="out1_w_4_reg_2029">58, 0, 58, 0</column>
<column name="out1_w_5_reg_2034">58, 0, 58, 0</column>
<column name="out1_w_6_reg_2039">58, 0, 58, 0</column>
<column name="out1_w_7_reg_2064">58, 0, 58, 0</column>
<column name="out1_w_8_reg_2069">57, 0, 57, 0</column>
<column name="out1_w_reg_2049">58, 0, 58, 0</column>
<column name="reg_467">64, 0, 64, 0</column>
<column name="reg_471">64, 0, 64, 0</column>
<column name="reg_475">64, 0, 64, 0</column>
<column name="reg_479">64, 0, 64, 0</column>
<column name="trunc_ln22_1_reg_1671">61, 0, 61, 0</column>
<column name="trunc_ln29_1_reg_1677">61, 0, 61, 0</column>
<column name="trunc_ln62_1_reg_1957">57, 0, 57, 0</column>
<column name="trunc_ln62_2_reg_1947">57, 0, 57, 0</column>
<column name="trunc_ln62_3_reg_2009">57, 0, 57, 0</column>
<column name="trunc_ln62_reg_1967">57, 0, 57, 0</column>
<column name="trunc_ln87_4_reg_1978">70, 0, 70, 0</column>
<column name="trunc_ln87_8_reg_2019">70, 0, 70, 0</column>
<column name="trunc_ln87_reg_1972">58, 0, 58, 0</column>
<column name="trunc_ln90_1_reg_1994">58, 0, 58, 0</column>
<column name="trunc_ln94_1_reg_2044">58, 0, 58, 0</column>
<column name="trunc_ln99_1_reg_1683">61, 0, 61, 0</column>
<column name="zext_ln49_2_reg_1757">63, 0, 128, 65</column>
<column name="zext_ln49_3_reg_1762">63, 0, 128, 65</column>
<column name="zext_ln49_4_reg_1768">63, 0, 128, 65</column>
<column name="zext_ln49_8_reg_1774">64, 0, 128, 64</column>
<column name="zext_ln49_reg_1746">64, 0, 128, 64</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
