
*** Running vivado
    with args -log fpgaTop.rds -m64 -mode batch -messageDb vivado.pb -source fpgaTop.tcl


****** Vivado v2012.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:49:25 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl
# set_param iopl.termPlaceClean 1
# read_verilog {
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v
# }
# read_xdc /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc
# set_property used_in_implementation false [get_files /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/cms/projects/blue7/blue7test/blue7test.data/wt [current_project]
# synth_design -top fpgaTop -part xc7k325tfbg900-1

Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-290] Got license for Synthesis
INFO: [Common 17-291] Device 'xc7k325t' license available: Synthesis
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 169.859 ; gain = 70.656
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

INFO: [Synth 8-638] synthesizing module 'mkFTop_kc705' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:160]

INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (1#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-256] done synthesizing module 'BUFIO' (2#15) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (3#15) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (4#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (5#15) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (6#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (7#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (7#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (8#15) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (9#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (16x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (9#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (10#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 27 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (11#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (11#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'Counter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (12#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 4 - type: integer 
	Parameter init bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (12#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'TriState' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriState' (13#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_kc705' (14#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:160]

WARNING: [Synth 8-350] instance 'ftop' of module 'mkFTop_kc705' requires 20 connections, but only 13 given [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:36]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (15#15) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

WARNING: [Synth 8-3331] design fpgaTop has unconnected port gmii_rstn
WARNING: [Synth 8-3331] design fpgaTop has unconnected port sys0_clkp
WARNING: [Synth 8-3331] design fpgaTop has unconnected port sys0_clkn
WARNING: [Synth 8-3331] design fpgaTop has unconnected port sys0_rst
WARNING: [Synth 8-3331] design fpgaTop has unconnected port sys1_clkp
WARNING: [Synth 8-3331] design fpgaTop has unconnected port sys1_clkn
finished Rtl Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 413.609 ; gain = 314.406
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin ftop:CLK_txClk to constant 0
WARNING: [Synth 8-3295] tying undriven pin ftop:CLK to constant 0
WARNING: [Synth 8-3295] tying undriven pin ftop:RST_N to constant 0
WARNING: [Synth 8-3295] tying undriven pin ftop:gmii_col_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin ftop:gmii_crs_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin ftop:gmii_intr_i to constant 0
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/fbg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml

Validating User XDC Constraints
Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
Finished Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
Finished Validating User XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IODELAY => IDELAYE2: 1 instances

Phase 0 | Netlist Checksum: 41700ce9
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 550.984 ; gain = 451.781
