`timescale 1ns/1ps
module mux2_tb_new_wrap;
    reg  a_in, b_in, sel_in; 
    wire y_out;

    mux2 dut(.a(a_in), .b(b_in), .sel(sel_in), .y(y_out)); 

    initial begin
        $display(" time  A B SEL | Y (Mux2 Verification)"); 
        $monitor("%4t   %b %b  %b  | %b", $time, a_in, b_in, sel_in, y_out);

        a_in=0; b_in=0; sel_in=0; #10;
        a_in=1; b_in=0; sel_in=0; #10;
        a_in=0; b_in=1; sel_in=1; #10;
        a_in=1; b_in=1; sel_in=1; #10;

        $stop;
    end
endmodule