
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000743                       # Number of seconds simulated
sim_ticks                                   742762500                       # Number of ticks simulated
final_tick                               2261994501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42388026                       # Simulator instruction rate (inst/s)
host_op_rate                                 42387904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              267080715                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741804                       # Number of bytes of host memory used
host_seconds                                     2.78                       # Real time elapsed on the host
sim_insts                                   117882197                       # Number of instructions simulated
sim_ops                                     117882197                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        73536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        62272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             709120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     99003383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83838374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20938052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67036233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2067956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1637132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     73067771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    607117349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954706249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     99003383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20938052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2067956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     73067771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195077161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549128423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549128423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549128423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     99003383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83838374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20938052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67036233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2067956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1637132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     73067771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    607117349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503834671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6373                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  709120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           80                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              340                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     740478500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6373                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.488220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.518126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.591581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1651     40.10%     40.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          994     24.14%     64.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          490     11.90%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          226      5.49%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          173      4.20%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      2.21%     88.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           99      2.40%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      1.14%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          346      8.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.466495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.593539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.573993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              7      1.80%      1.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            18      4.64%      6.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            67     17.27%     23.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            78     20.10%     43.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            64     16.49%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55     14.18%     74.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            29      7.47%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      3.61%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      2.32%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             8      2.06%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      1.80%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      1.55%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             7      1.80%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.77%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      1.29%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.26%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.26%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             4      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              332     85.57%     85.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.77%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35      9.02%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.09%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.29%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    228668750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               436081250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20671.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39421.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       953.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    954.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42427.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15104880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8241750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37775400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20794320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            457592580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             42575250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              630397380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            851.941598                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     67611750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     647945750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16019640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8740875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48477000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20301840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            453055095                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             46555500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              641463150                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            866.896276                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     73658000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     641609500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               437787500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 515500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1393500      0.29%     91.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38861500      8.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           478558000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         117893000     69.17%     69.17% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52540500     30.83%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4867                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          501.346207                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4867                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.362235                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.269063                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.077143                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935698                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           286176                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          286176                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31576                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31576                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14036                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14036                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          548                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          548                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        45612                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45612                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        45612                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45612                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9341                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14045                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14045                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          152                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23386                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23386                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23386                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23386                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    279196968                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    279196968                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    320489004                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    320489004                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3247999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3247999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       223004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       223004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    599685972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    599685972                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    599685972                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    599685972                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        40917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        40917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        68998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        68998                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        68998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        68998                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228291                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.500160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.500160                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.217143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.217143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033926                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033926                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.338937                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.338937                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.338937                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.338937                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29889.408843                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29889.408843                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22818.725810                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22818.725810                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 21368.414474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21368.414474                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 10619.238095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10619.238095                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25642.947575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25642.947575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25642.947575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25642.947575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21217                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1301                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.308224                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3496                       # number of writebacks
system.cpu0.dcache.writebacks::total             3496                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6552                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11957                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2789                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2789                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4877                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4877                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4877                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     78623768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     78623768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     47691665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47691665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2207001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2207001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       191496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       191496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    126315433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    126315433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    126315433                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    126315433                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.068162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074356                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074356                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.140000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033926                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033926                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070683                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070683                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070683                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070683                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28190.666189                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28190.666189                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22840.835728                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22840.835728                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22520.418367                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22520.418367                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  9118.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9118.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25900.232315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25900.232315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25900.232315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25900.232315                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3462                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975683                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             259960                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3462                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.089544                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.396924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.578758                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.035931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.964021                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84116                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84116                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36188                       # number of overall hits
system.cpu0.icache.overall_hits::total          36188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4138                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4138                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4138                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4138                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4138                       # number of overall misses
system.cpu0.icache.overall_misses::total         4138                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    163411633                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    163411633                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    163411633                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    163411633                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    163411633                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    163411633                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40326                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40326                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40326                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40326                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102614                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102614                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102614                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102614                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102614                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102614                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39490.486467                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39490.486467                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39490.486467                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39490.486467                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39490.486467                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39490.486467                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          571                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.314286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          674                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          674                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          674                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3464                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3464                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3464                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3464                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    128593848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    128593848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    128593848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    128593848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    128593848                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    128593848                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085900                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085900                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085900                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085900                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085900                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085900                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37122.935335                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37122.935335                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37122.935335                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37122.935335                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37122.935335                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37122.935335                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               657710500     96.55%     96.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2155000      0.32%     96.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20986500      3.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           681221500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84701500      6.98%      6.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37147000      3.06%     10.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1092474500     89.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1978                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          462.225535                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36371                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.387765                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.600286                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.625249                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.178907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.723877                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902784                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           181539                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          181539                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26144                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9235                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          469                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          458                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          458                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35379                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35379                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35379                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35379                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4049                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4401                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4401                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8450                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8450                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8450                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    110194390                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    110194390                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    307820637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    307820637                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1235748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1235748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       121501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       121501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418015027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418015027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418015027                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418015027                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        30193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        30193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43829                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43829                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43829                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.134104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134104                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322749                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322749                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.134686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.047817                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047817                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.192795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.192795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192795                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27215.211163                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27215.211163                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69943.339468                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69943.339468                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 16928.054795                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16928.054795                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5282.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5282.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49469.233964                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49469.233964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49469.233964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49469.233964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25653                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.109155                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    47.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1105                       # number of writebacks
system.cpu1.dcache.writebacks::total             1105                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2547                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6311                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6311                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6311                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6311                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1502                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          637                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           23                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2139                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2139                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34405529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34405529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     47279101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47279101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       714252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       714252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        86999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        86999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81684630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81684630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81684630                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81684630                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.068266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.068266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.047817                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.047817                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.048803                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048803                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.048803                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048803                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22906.477364                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22906.477364                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74221.508634                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74221.508634                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 19304.108108                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19304.108108                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3782.565217                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3782.565217                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38188.232819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38188.232819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38188.232819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38188.232819                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2203                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813502                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38313                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2203                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.391285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.813276                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.000226                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.288698                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.710938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67722                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67722                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30280                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30280                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30280                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30280                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30280                       # number of overall hits
system.cpu1.icache.overall_hits::total          30280                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2479                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2479                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2479                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2479                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2479                       # number of overall misses
system.cpu1.icache.overall_misses::total         2479                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58589137                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58589137                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58589137                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58589137                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58589137                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58589137                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32759                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32759                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32759                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32759                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32759                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075674                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075674                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075674                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075674                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075674                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075674                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23634.181928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23634.181928                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23634.181928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23634.181928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23634.181928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23634.181928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.263158                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          275                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2204                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2204                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2204                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2204                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2204                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2204                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48943098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48943098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48943098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48943098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48943098                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48943098                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067279                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067279                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067279                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067279                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067279                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067279                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22206.487296                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22206.487296                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22206.487296                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22206.487296                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22206.487296                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22206.487296                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               674508000     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 546500      0.08%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5128500      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           680809500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          329.381831                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.197787                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.184044                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596089                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047234                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643324                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             6238                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            6238                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data         1129                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1129                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           25                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1361                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1361                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1361                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1361                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          131                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          139                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           139                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          139                       # number of overall misses
system.cpu2.dcache.overall_misses::total          139                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6053490                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6053490                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       420754                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       420754                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       125997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       125997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        83502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6474244                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6474244                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6474244                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6474244                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1260                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1260                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1500                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1500                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1500                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1500                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.103968                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.103968                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.092667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.092667                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.092667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.092667                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46209.847328                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46209.847328                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52594.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52594.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 20999.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20999.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data        13917                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        13917                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46577.294964                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46577.294964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46577.294964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46577.294964                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           64                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           65                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           65                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3216260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3216260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       323246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       323246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       112003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       112003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3539506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3539506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3539506                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3539506                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.053175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.053175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.049333                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.049333                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.049333                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.049333                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48003.880597                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48003.880597                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        46178                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        46178                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 22400.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22400.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 12416.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12416.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47831.162162                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47831.162162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47831.162162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47831.162162                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11923                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.395210                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   450.466770                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    61.533230                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.879818                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.120182                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2375                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2375                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          903                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            903                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          903                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             903                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          903                       # number of overall hits
system.cpu2.icache.overall_hits::total            903                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          201                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          201                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          201                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           201                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          201                       # number of overall misses
system.cpu2.icache.overall_misses::total          201                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10038343                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10038343                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10038343                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10038343                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10038343                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10038343                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.182065                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.182065                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.182065                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.182065                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.182065                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.182065                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49942.004975                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49942.004975                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49942.004975                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49942.004975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49942.004975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49942.004975                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           34                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           34                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           34                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          167                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          167                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8248381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8248381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8248381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8248381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8248381                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8248381                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.151268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.151268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.151268                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.151268                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.151268                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.151268                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49391.502994                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49391.502994                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49391.502994                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49391.502994                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49391.502994                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49391.502994                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               918974000     96.93%     96.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 399000      0.04%     96.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28319500      2.99%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           948120500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         818556000     84.12%     84.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           154536000     15.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12280                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.738715                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130501                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12280                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.627117                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.516893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.221821                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321322                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639105                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960427                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           773359                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          773359                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85230                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85230                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35743                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35743                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120973                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120973                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120973                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120973                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15219                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15219                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51324                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51324                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66543                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66543                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66543                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66543                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    528598416                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    528598416                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3601478988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3601478988                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4490249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4490249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       181502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4130077404                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4130077404                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4130077404                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4130077404                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100449                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100449                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187516                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187516                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187516                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187516                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.151510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151510                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589477                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589477                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141070                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.354866                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.354866                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.354866                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.354866                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34732.795584                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34732.795584                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70171.440028                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70171.440028                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 22119.453202                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22119.453202                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6980.846154                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6980.846154                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62066.294035                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62066.294035                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62066.294035                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62066.294035                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       236971                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4318                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.879805                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8100                       # number of writebacks
system.cpu3.dcache.writebacks::total             8100                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9673                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9673                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44545                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44545                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54218                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54218                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54218                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5546                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5546                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12325                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12325                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12325                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12325                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    181211265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    181211265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    540558252                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    540558252                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2049501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2049501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       142498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    721769517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    721769517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    721769517                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    721769517                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055212                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077860                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077860                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072272                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072272                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065728                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065728                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065728                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065728                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32674.227371                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32674.227371                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79740.116831                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79740.116831                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 19706.740385                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19706.740385                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5480.692308                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5480.692308                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58561.421258                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58561.421258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58561.421258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58561.421258                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6091                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.816673                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107132                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6091                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.588573                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.065307                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.751366                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.379034                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620608                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201373                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201373                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90557                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90557                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90557                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90557                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90557                       # number of overall hits
system.cpu3.icache.overall_hits::total          90557                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7082                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7082                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7082                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7082                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7082                       # number of overall misses
system.cpu3.icache.overall_misses::total         7082                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    172014620                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172014620                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    172014620                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172014620                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    172014620                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172014620                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97639                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97639                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97639                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97639                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072532                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072532                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072532                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072532                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072532                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072532                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24288.988986                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24288.988986                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24288.988986                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24288.988986                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24288.988986                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24288.988986                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          474                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          987                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          987                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6095                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6095                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6095                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6095                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    134454346                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134454346                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    134454346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134454346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    134454346                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134454346                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.062424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.062424                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.062424                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.062424                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.062424                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22059.777851                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22059.777851                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22059.777851                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22059.777851                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22059.777851                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22059.777851                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11215                       # number of replacements
system.l2.tags.tagsinuse                 16178.481622                       # Cycle average of tags in use
system.l2.tags.total_refs                       48980                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.367365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8339.481402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       771.729791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1481.456155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.604700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       427.257401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1005.218233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       482.926534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       523.504929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       216.989779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   914.390684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   498.245475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   156.909037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.209399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     9.236810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.434232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   404.779334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   575.107725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.031952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    713195                       # Number of tag accesses
system.l2.tags.data_accesses                   713195                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2254                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           82                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           40                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5195                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3980                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16234                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12707                       # number of Writeback hits
system.l2.Writeback_hits::total                 12707                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2920                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           82                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5166                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19154                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2254                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3481                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1908                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1028                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           82                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           40                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5195                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5166                       # number of overall hits
system.l2.overall_hits::total                   19154                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          666                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          295                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          252                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           85                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          896                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1553                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4981                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6391                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7090                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11372                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1209                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          983                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          295                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          787                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           85                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          896                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7090                       # number of overall misses
system.l2.overall_misses::total                 11372                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    101333750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     57610750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26572500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     22373500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7173000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2728750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     73671250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    134470250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       425933750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       220494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       470486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62998                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     27032498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     45452750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    520093218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     592758216                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    101333750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     84643248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67826250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     73671250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    654563468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1018691966                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    101333750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     84643248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26572500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67826250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7173000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2908500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     73671250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    654563468                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1018691966                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21215                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12707                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12707                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9311                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30526                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30526                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.349119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.133908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.205546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.508982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.147102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.280680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234787                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.588235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720930                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.158738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.908319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.823591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686392                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.349119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.220206                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.133908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.433609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.508982                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.402985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.147102                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.578492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.372535                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.349119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.220206                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.133908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.433609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.508982                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.402985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.147102                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.578492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.372535                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83816.170389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86502.627628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90076.271186                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88783.730159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84388.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data       109150                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82222.377232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86587.411462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85511.694439                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data        15562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 12549.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24499.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15176.967742                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 15749.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6999.777778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 85276.018927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 84958.411215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93930.507134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92748.899390                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83816.170389                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86107.068159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90076.271186                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86183.290978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84388.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 107722.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82222.377232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92322.068829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89578.962891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83816.170389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86107.068159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90076.271186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86183.290978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84388.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 107722.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82222.377232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92322.068829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89578.962891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6373                       # number of writebacks
system.l2.writebacks::total                      6373                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                251                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 251                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                251                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          659                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          848                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4730                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6391                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11121                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     81529250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48894250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19480250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18509500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1697750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1737500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     59156000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    114601250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    345605750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       142008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       179010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       163008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       555530                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159509                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     23092502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     38800250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    451758282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    513805284                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     81529250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71986752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19480250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57309750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1697750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1891750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     59156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    566359532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    859411034                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     81529250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71986752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19480250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57309750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1697750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1891750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     59156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    566359532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    859411034                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2952000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2952000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.331793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.267126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.110304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.143713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.139222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.279595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222955                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720930                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.158738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.908319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.823591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686392                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.331793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.110304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.428650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.143713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.139222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.578003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.331793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.110304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.428650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.143713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.139222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.578003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364312                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70956.701480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74194.613050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80165.637860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76170.781893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70739.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102205.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69759.433962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74079.670330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73066.754757                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18112                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17920.322581                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17723.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 72847.009464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 72523.831776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81588.998013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80395.131278                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70956.701480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73756.918033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80165.637860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73662.917738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70739.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 99565.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69759.433962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79949.115189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77278.215448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70956.701480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73756.918033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80165.637860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73662.917738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70739.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 99565.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69759.433962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79949.115189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77278.215448                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210857.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210857.142857                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4730                       # Transaction distribution
system.membus.trans_dist::ReadResp               4729                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              190                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              80                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6358                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1117104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1117104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              189                       # Total snoops (count)
system.membus.snoop_fanout::samples             17737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17737                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46230999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58567927                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          61699                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50208                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3790                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        45315                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          16360                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    36.102836                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          151                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49088                       # DTB read hits
system.switch_cpus0.dtb.read_misses               425                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11185                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31321                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5447                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80409                       # DTB hits
system.switch_cpus0.dtb.data_misses               475                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16632                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12724                       # ITB hits
system.switch_cpus0.itb.fetch_misses              196                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12920                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  372990                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       105754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                305284                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              61699                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20299                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               158940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9684                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4024                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40327                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       273821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.114904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.492908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218487     79.79%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4176      1.53%     81.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5701      2.08%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3823      1.40%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9615      3.51%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2785      1.02%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3257      1.19%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1506      0.55%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24471      8.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       273821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165417                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.818478                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85270                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139075                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            39493                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5766                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4216                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3171                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          642                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        259608                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2047                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4216                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34433                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41180                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        30075                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        245939                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3392                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3637                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         18594                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167176                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       309704                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       309490                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112853                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           54323                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5779                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38438                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        49560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8339                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3780                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            221972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           209035                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          320                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       273821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.763400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.468046                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       190881     69.71%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31560     11.53%     81.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        16814      6.14%     87.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12740      4.65%     92.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11276      4.12%     96.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5390      1.97%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3213      1.17%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1281      0.47%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          666      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       273821                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            447      6.17%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4332     59.78%     65.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2468     34.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       121581     58.16%     58.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          190      0.09%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           47      0.02%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        51780     24.77%     83.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32116     15.36%     98.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        209035                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.560431                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7247                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034669                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       698810                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       292989                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       195834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          648                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          398                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        215936                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            346                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2138                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15060                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5504                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6307                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4216                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          13197                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       233547                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        49560                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34226                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5526                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         9398                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4101                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       205176                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        49672                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3859                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4494                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81108                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           27783                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31436                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550084                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                197505                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               196122                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94220                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           121566                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525810                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64677                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3761                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       262378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.639947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.669688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204227     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26892     10.25%     88.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9727      3.71%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4447      1.69%     93.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4220      1.61%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1947      0.74%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2111      0.80%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1516      0.58%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7291      2.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       262378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       167908                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        167908                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63222                       # Number of memory references committed
system.switch_cpus0.commit.loads                34500                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22827                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           161903                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97043     57.80%     59.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35476     21.13%     80.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29004     17.27%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       167908                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7291                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              484966                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             476713                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              583435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165039                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.260011                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.260011                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.442476                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.442476                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          268173                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         137702                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12086                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2905                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52938                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44608                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2382                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        36904                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16246                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    44.022328                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3090                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          161                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               37063                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1007                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3491                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15425                       # DTB write hits
system.switch_cpus1.dtb.write_misses              186                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1205                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               52488                       # DTB hits
system.switch_cpus1.dtb.data_misses              1193                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4696                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8365                       # ITB hits
system.switch_cpus1.itb.fetch_misses              342                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8707                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  266206                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                256326                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52938                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19336                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               155743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7778                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          507                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         6001                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32760                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       239596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.069826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.421126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          191994     80.13%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2315      0.97%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7863      3.28%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2488      1.04%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7987      3.33%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1746      0.73%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5158      2.15%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1165      0.49%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18880      7.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       239596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198861                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.962886                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58627                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138893                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34195                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4322                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3558                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2046                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206989                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1087                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3558                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           61863                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          20398                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92107                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            35389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        26280                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        192211                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           280                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           269                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         16099                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132566                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227907                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227663                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97993                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34573                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10098                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          817                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33966                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        36300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5914                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2341                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            171843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           167012                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          447                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        42756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4705                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       239596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.697057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.359488                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       172663     72.06%     72.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22564      9.42%     81.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14411      6.01%     87.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13351      5.57%     93.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11236      4.69%     97.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2883      1.20%     98.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1569      0.65%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          552      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          367      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       239596                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            119      2.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      2.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4105     69.01%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1724     28.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       103414     61.92%     61.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          107      0.06%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        40904     24.49%     86.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16065      9.62%     96.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        167012                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.627379                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5948                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035614                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       579319                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       221187                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       154108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          358                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        172583                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          686                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10926                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3024                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6792                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3558                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           6454                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12141                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       182794                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        36300                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17218                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5416                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2487                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       163965                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        38650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3047                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4247                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               54459                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24318                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.615933                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                156401                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               154412                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69908                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            87051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.580047                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.803069                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42292                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1999                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2864                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       231659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.598323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.608579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180252     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24797     10.70%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11703      5.05%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2751      1.19%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         1977      0.85%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1457      0.63%     96.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          995      0.43%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          828      0.36%     97.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6899      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       231659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       138607                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        138607                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 39568                       # Number of memory references committed
system.switch_cpus1.commit.loads                25374                       # Number of loads committed
system.switch_cpus1.commit.membars               1061                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20717                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           132831                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.04%      2.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        88537     63.88%     65.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     65.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        26435     19.07%     85.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14205     10.25%     95.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.68%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       138607                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6899                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              398987                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             369858                       # The number of ROB writes
system.switch_cpus1.timesIdled                    887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              683490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             135790                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               135790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.960424                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.960424                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.510094                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.510094                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          204244                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         112482                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15648                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4408                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2225                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1718                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          209                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1794                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            479                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    26.700111                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            173                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1355                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                342                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1697                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                151                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16357                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8928                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2225                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          652                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            476                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1104                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.968435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.350217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7545     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              62      0.67%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             407      4.41%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              91      0.99%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             174      1.89%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              87      0.94%     90.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              71      0.77%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              34      0.37%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             748      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.136027                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.545821                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3170                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4512                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1230                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          106                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           200                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          116                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6820                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           91                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           200                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3254                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           1124                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3173                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1257                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          210                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6278                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents            67                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4498                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         7075                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         7073                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1752                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2746                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          182                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              730                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          264                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           43                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4446                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           38                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.145228                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7233     78.46%     78.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          806      8.74%     87.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          573      6.22%     93.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          233      2.53%     95.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          198      2.15%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          100      1.08%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           41      0.44%     99.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8           12      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9219                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              7      5.65%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            87     70.16%     75.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           30     24.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2517     56.61%     56.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1467     33.00%     89.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          361      8.12%     97.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4446                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.271810                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                124                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.027890                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18273                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8713                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4570                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           36                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          971                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          208                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           200                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            715                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          401                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5702                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1712                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          463                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          230                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          399                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          212                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4235                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1363                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          211                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1708                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             773                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               345                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.258911                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  4061                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3979                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1814                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2272                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.243260                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.798415                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3090                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          192                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.302452                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.006290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7481     86.53%     86.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          500      5.78%     92.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          392      4.53%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           98      1.13%     97.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           49      0.57%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.39%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           24      0.28%     99.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.20%     99.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           51      0.59%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2615                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2615                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   996                       # Number of memory references committed
system.switch_cpus2.commit.loads                  741                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               572                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2514                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.50%      0.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1482     56.67%     57.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.19%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.36% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          766     29.29%     86.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          255      9.75%     96.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      3.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2615                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           51                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14272                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11983                       # The number of ROB writes
system.switch_cpus2.timesIdled                     93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              932600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2602                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.286318                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.286318                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.159076                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.159076                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4926                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2936                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9713                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            77                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         133349                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108944                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7141                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        86846                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51633                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.453515                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8314                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          213                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              117322                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1829                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46619                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93932                       # DTB write hits
system.switch_cpus3.dtb.write_misses              996                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18797                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              211254                       # DTB hits
system.switch_cpus3.dtb.data_misses              2825                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65416                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37771                       # ITB hits
system.switch_cpus3.itb.fetch_misses              537                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38308                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  974103                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       211370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                768909                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             133349                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59947                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               658916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18812                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                32                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        14667                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97639                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              4                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       894676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.859427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.193460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          749309     83.75%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9821      1.10%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16927      1.89%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11813      1.32%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29604      3.31%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6681      0.75%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10187      1.14%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5820      0.65%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54514      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       894676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.136894                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.789351                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          158942                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       614781                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87731                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24611                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8610                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7241                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          820                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        668510                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2616                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8610                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          171017                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         283325                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       179173                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99639                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       152911                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        637505                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          402                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19362                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5277                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        109871                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       422775                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       842049                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       839088                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2632                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294225                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          128542                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15575                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152627                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23225                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13712                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            586052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           546732                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1112                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       154537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       894676                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.611095                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.343572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       677195     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83074      9.29%     84.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42687      4.77%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36351      4.06%     93.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26335      2.94%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16270      1.82%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8369      0.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2833      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1562      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       894676                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            769      4.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9949     51.77%     55.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8501     44.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314500     57.52%     57.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          543      0.10%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1190      0.22%     57.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124676     22.80%     80.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96070     17.57%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        546732                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.561267                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19219                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035153                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2000469                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       749795                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       513693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8001                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4098                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3822                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        561328                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4169                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4843                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35910                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          568                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12696                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13627                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8610                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          83895                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       181354                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       610570                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2337                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120026                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101160                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9848                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       180032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          568                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8410                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       538619                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119655                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8112                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11756                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214769                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72454                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95114                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.552938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                522619                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               517515                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           254350                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           348261                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531273                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730343                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149920                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4483                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7569                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       869533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521586                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.468132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       705205     81.10%     81.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73984      8.51%     89.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29703      3.42%     93.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13601      1.56%     94.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16485      1.90%     96.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4963      0.57%     97.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6024      0.69%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4100      0.47%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15468      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       869533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453536                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453536                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172580                       # Number of memory references committed
system.switch_cpus3.commit.loads                84116                       # Number of loads committed
system.switch_cpus3.commit.membars               2335                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             59112                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435972                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257846     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86451     19.06%     78.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.52%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453536                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15468                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1449238                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1232330                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  79427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             444272                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               444272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.192582                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.192582                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.456083                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.456083                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          730592                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         349474                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2552                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17560                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7536                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22074                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22073                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9353                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       221632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       509400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       389824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1302824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2766960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1083                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44386    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44386                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34907000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5436151                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7563494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3370402                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3374226                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            274119                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            123493                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9320153                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19508525                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014659                       # Number of seconds simulated
sim_ticks                                 14659427500                       # Number of ticks simulated
final_tick                               2277393790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20497302                       # Simulator instruction rate (inst/s)
host_op_rate                                 20497273                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2501595068                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745900                       # Number of bytes of host memory used
host_seconds                                     5.86                       # Real time elapsed on the host
sim_insts                                   120114529                       # Number of instructions simulated
sim_ops                                     120114529                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        66240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       178688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       261760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             613696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        66240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       178688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        258240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1670784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1670784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         4090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26106                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26106                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       362361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       611211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4518594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4295939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12189289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     17856086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       545724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1484369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41863572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       362361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4518594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12189289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       545724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17615968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       113973346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113973346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       113973346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       362361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       611211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4518594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4295939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12189289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     17856086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       545724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1484369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155836918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47482                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 612096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2133632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  613696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3038848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          303                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1856                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14660388000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    433.236983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.583833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.847464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2082     32.85%     32.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1285     20.27%     53.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          476      7.51%     60.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          220      3.47%     64.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          144      2.27%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          100      1.58%     67.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           97      1.53%     69.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           63      0.99%     70.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1871     29.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6338                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.756477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.546754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             103     26.68%     26.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             15      3.89%     30.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            62     16.06%     46.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            88     22.80%     69.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            51     13.21%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            29      7.51%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      3.37%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      2.33%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      1.04%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.52%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      1.30%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.367876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     33.689452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    141.616785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           284     73.58%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.26%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.52%     74.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.52%     74.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            7      1.81%     76.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           12      3.11%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           14      3.63%     83.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            5      1.30%     84.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           10      2.59%     87.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.26%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.78%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.52%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           10      2.59%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            6      1.55%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.52%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      1.81%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.26%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            5      1.30%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.26%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.52%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      1.04%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.52%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.52%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           386                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    160267500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               339592500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   47820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16757.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35507.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        41.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7195                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29372                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     256879.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 53146800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 28998750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               120775200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              151210800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1054244880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2020478715                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           7912344000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            11341199145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            702.626192                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  13021401250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     489580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1151083000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 57040200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 31123125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               126313200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              147756960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1054244880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1943350020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           7980006000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11339834385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            702.541259                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  13129231250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     489580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1042698750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       688                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     247     37.60%     37.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.30%     37.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     15      2.28%     40.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.15%     40.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    392     59.67%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 657                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      247     48.34%     48.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.39%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      15      2.94%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.20%     51.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     246     48.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  511                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             14570646000     99.20%     99.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1267500      0.01%     99.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4775500      0.03%     99.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 540000      0.00%     99.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              111006500      0.76%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         14688235500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.627551                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.777778                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  622     92.84%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rdps                     31      4.63%     97.46% # number of callpals executed
system.cpu0.kern.callpal::rti                      17      2.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   670                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              237                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          485.578704                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               2740                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              237                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.561181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   485.578704                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.948396                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.948396                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           116531                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          116531                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        19003                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          19003                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         8616                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          8616                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          312                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          175                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          175                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        27619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           27619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        27619                       # number of overall hits
system.cpu0.dcache.overall_hits::total          27619                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          628                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          211                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           45                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           54                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          839                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           839                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          839                       # number of overall misses
system.cpu0.dcache.overall_misses::total          839                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     26068734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     26068734                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8056821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8056821                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1401244                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1401244                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1114030                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1114030                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     34125555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     34125555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     34125555                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     34125555                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         8827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         8827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        28458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        28458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        28458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        28458                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031990                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023904                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.126050                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.126050                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.235808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.235808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.029482                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029482                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.029482                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029482                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41510.722930                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41510.722930                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38183.985782                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38183.985782                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 31138.755556                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31138.755556                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 20630.185185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20630.185185                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40674.082241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40674.082241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40674.082241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40674.082241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          218                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.363636                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    31.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          341                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          404                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          287                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          148                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           53                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          306                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          122                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          122                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          428                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          428                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     11599255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11599255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5298933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5298933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1029252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1029252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1034470                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1034470                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     16898188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16898188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     16898188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16898188                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     68586000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68586000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     27290500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     27290500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     95876500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     95876500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.014620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.016767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.231441                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.231441                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.015286                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015286                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.015286                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015286                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40415.522648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40415.522648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35803.601351                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35803.601351                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 29407.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29407.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 19518.301887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19518.301887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38846.409195                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38846.409195                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38846.409195                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38846.409195                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224137.254902                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224137.254902                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223692.622951                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223692.622951                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224010.514019                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224010.514019                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              683                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6797                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              683                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.951684                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            48133                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           48133                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        22947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          22947                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        22947                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           22947                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        22947                       # number of overall hits
system.cpu0.icache.overall_hits::total          22947                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          778                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          778                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           778                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          778                       # number of overall misses
system.cpu0.icache.overall_misses::total          778                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     18826739                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     18826739                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     18826739                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     18826739                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     18826739                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     18826739                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        23725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        23725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        23725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        23725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        23725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        23725                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.032792                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.032792                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.032792                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.032792                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.032792                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032792                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 24198.893316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24198.893316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 24198.893316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24198.893316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 24198.893316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24198.893316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           95                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           95                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     15093008                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     15093008                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     15093008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     15093008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     15093008                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     15093008                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.028788                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028788                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.028788                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028788                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.028788                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028788                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 22098.108346                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22098.108346                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 22098.108346                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22098.108346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 22098.108346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22098.108346                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       909                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     256     39.08%     39.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     15      2.29%     41.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     41.53% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    383     58.47%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 655                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      256     48.58%     48.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      15      2.85%     51.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.19%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     255     48.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  527                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             14561825500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4763500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1439500      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               43380000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         14611408500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.665796                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.804580                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.14%      0.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      1.73%      1.88% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.14%      2.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  606     87.45%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     30      4.33%     93.80% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.14%     93.94% # number of callpals executed
system.cpu1.kern.callpal::rti                      33      4.76%     98.70% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.30%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   693                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               29                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 17                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 18                      
system.cpu1.kern.mode_good::user                   17                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.620690                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.058824                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.571429                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         117237000     63.56%     63.56% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            67225000     36.44%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             4994                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.395617                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              60221                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4994                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.058670                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.395617                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.973429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           365729                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          365729                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        42709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          42709                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        21469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         21469                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          592                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          592                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        64178                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           64178                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        64178                       # number of overall hits
system.cpu1.dcache.overall_hits::total          64178                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10223                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           48                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        24543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        24543                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24543                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    350631951                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    350631951                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    274536259                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    274536259                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3499250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3499250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       704514                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       704514                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    625168210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    625168210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    625168210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    625168210                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        52932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        52932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        35789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        35789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        88721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        88721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        88721                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        88721                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.193135                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193135                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.400123                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400123                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.218997                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.218997                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.071006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.276631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.276631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.276631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276631                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34298.342072                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34298.342072                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 19171.526466                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19171.526466                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21079.819277                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21079.819277                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 14677.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14677.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25472.363199                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25472.363199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25472.363199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25472.363199                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        19247                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          210                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1366                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.090044                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3515                       # number of writebacks
system.cpu1.dcache.writebacks::total             3515                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7286                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12155                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12155                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        19441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        19441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         2937                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2937                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2165                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2165                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           48                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5102                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5102                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           17                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           17                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           17                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           17                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     87145009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     87145009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     43238414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     43238414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       632486                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       632486                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    130383423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    130383423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    130383423                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    130383423                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3824500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3824500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3824500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3824500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.147757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.147757                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.071006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.071006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.057506                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057506                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.057506                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057506                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29671.436500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29671.436500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 19971.553811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19971.553811                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20294.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20294.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 13176.791667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13176.791667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25555.355351                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25555.355351                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25555.355351                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25555.355351                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224970.588235                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224970.588235                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224970.588235                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224970.588235                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3644                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999827                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              70817                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3644                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.433864                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999827                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           104995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          104995                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        46444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          46444                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        46444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           46444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        46444                       # number of overall hits
system.cpu1.icache.overall_hits::total          46444                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4231                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4231                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4231                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4231                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4231                       # number of overall misses
system.cpu1.icache.overall_misses::total         4231                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    144077706                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    144077706                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    144077706                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    144077706                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    144077706                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    144077706                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        50675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        50675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        50675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        50675                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        50675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        50675                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.083493                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.083493                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.083493                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.083493                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.083493                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.083493                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 34052.873080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34052.873080                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 34052.873080                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34052.873080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 34052.873080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34052.873080                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          459                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.727273                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          587                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          587                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3644                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3644                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3644                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3644                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3644                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    116870782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    116870782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    116870782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    116870782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    116870782                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    116870782                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.071909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.071909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.071909                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.071909                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.071909                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.071909                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32072.113611                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32072.113611                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 32072.113611                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32072.113611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 32072.113611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32072.113611                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4802                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1078     38.12%     38.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.64%     38.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     15      0.53%     39.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1716     60.68%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2828                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1077     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.82%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      15      0.69%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1076     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2187                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             14279234000     97.23%     97.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8963000      0.06%     97.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                5126000      0.03%     97.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     97.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              391646500      2.67%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         14685389000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999072                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.627040                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.773338                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  161      4.72%      4.84% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.18%      5.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2585     75.85%     80.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                    119      3.49%     84.36% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.39% # number of callpals executed
system.cpu2.kern.callpal::rti                     209      6.13%     90.52% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      0.91%     91.43% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     91.49% # number of callpals executed
system.cpu2.kern.callpal::rdunique                289      8.48%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3408                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              369                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                174                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                173                      
system.cpu2.kern.mode_good::user                  174                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.468835                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.639042                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       16246175000     98.96%     98.96% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           169966000      1.04%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     161                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            14820                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.823992                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             306651                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14820                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.691700                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.377909                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.446083                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.010504                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1530493                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1530493                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       220374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         220374                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       102220                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        102220                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4517                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4517                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4636                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4636                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       322594                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          322594                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       322594                       # number of overall hits
system.cpu2.dcache.overall_hits::total         322594                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19682                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19682                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        26726                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        26726                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          606                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          606                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           70                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        46408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         46408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        46408                       # number of overall misses
system.cpu2.dcache.overall_misses::total        46408                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    569217967                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    569217967                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1585049935                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1585049935                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     10814251                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10814251                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       471004                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       471004                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2154267902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2154267902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2154267902                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2154267902                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       240056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       240056                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       128946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       128946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         5123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       369002                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       369002                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       369002                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       369002                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.081989                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.081989                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.207265                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.207265                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.118290                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.118290                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.014875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.014875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.125766                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.125766                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.125766                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.125766                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28920.738086                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28920.738086                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 59307.413567                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59307.413567                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 17845.298680                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17845.298680                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6728.628571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6728.628571                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46420.184063                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46420.184063                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46420.184063                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46420.184063                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       123993                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          497                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2653                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.736902                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    49.700000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8083                       # number of writebacks
system.cpu2.dcache.writebacks::total             8083                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9108                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9108                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        22432                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        22432                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        31540                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        31540                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        31540                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        31540                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10574                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10574                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         4294                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4294                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          449                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        14868                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        14868                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        14868                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        14868                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          179                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          179                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          318                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          318                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          497                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          497                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    231592272                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    231592272                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    255116693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    255116693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      7280749                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7280749                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       365996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       365996                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    486708965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    486708965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    486708965                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    486708965                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     29167500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29167500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     53190000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     53190000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     82357500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     82357500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.044048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033301                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033301                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.087644                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.087644                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.014875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.014875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.040292                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040292                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.040292                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040292                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21902.049556                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21902.049556                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 59412.364462                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59412.364462                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 16215.476615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16215.476615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5228.514286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5228.514286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32735.335284                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32735.335284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32735.335284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32735.335284                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 162946.927374                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162946.927374                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167264.150943                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167264.150943                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165709.255533                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165709.255533                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            30359                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999075                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             225197                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            30359                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.417800                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     4.034784                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.964291                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007880                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992118                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           498894                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          498894                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       201408                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         201408                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       201408                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          201408                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       201408                       # number of overall hits
system.cpu2.icache.overall_hits::total         201408                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        32850                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32850                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        32850                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32850                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        32850                       # number of overall misses
system.cpu2.icache.overall_misses::total        32850                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    658567164                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    658567164                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    658567164                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    658567164                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    658567164                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    658567164                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       234258                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       234258                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       234258                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       234258                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       234258                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       234258                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.140230                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.140230                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.140230                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.140230                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.140230                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.140230                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 20047.706667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20047.706667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 20047.706667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20047.706667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 20047.706667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20047.706667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          944                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.764706                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2471                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2471                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2471                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2471                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2471                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2471                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        30379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        30379                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        30379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        30379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        30379                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        30379                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    549102073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    549102073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    549102073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    549102073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    549102073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    549102073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.129682                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.129682                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.129682                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.129682                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.129682                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.129682                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 18075.054248                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18075.054248                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 18075.054248                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18075.054248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 18075.054248                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18075.054248                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       438                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     132     33.08%     33.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     15      3.76%     36.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.75%     37.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    249     62.41%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 399                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      132     46.98%     46.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      15      5.34%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.07%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     131     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  281                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             14604827000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4756500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1668500      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               31392000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         14642644000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.526104                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.704261                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.72%      0.72% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  365     87.32%     88.04% # number of callpals executed
system.cpu3.kern.callpal::rdps                     33      7.89%     95.93% # number of callpals executed
system.cpu3.kern.callpal::rti                      17      4.07%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   418                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               20                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              655                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          457.745798                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4484                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              655                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.845802                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   457.745798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.894035                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894035                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            81387                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           81387                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        11984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          11984                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         5177                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5177                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          113                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          113                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           75                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        17161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           17161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        17161                       # number of overall hits
system.cpu3.dcache.overall_hits::total          17161                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1155                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1533                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1533                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           41                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2688                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2688                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2688                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2688                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     34111482                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     34111482                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    103038239                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    103038239                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       589249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       589249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       626515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       626515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    137149721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    137149721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    137149721                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    137149721                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        13139                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        13139                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6710                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6710                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        19849                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        19849                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        19849                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        19849                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.087906                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.087906                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.228465                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.228465                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.256579                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.256579                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.353448                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.353448                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.135422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.135422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.135422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.135422                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29533.750649                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29533.750649                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67213.463144                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67213.463144                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15108.948718                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15108.948718                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 15280.853659                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15280.853659                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51022.961682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51022.961682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51022.961682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51022.961682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6073                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          334                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               89                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.235955                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    37.111111                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu3.dcache.writebacks::total              374                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1220                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1220                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1720                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          655                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          313                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           40                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           40                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           30                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           30                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     18791756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     18791756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18746221                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18746221                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       515751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       515751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       566485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       566485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     37537977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     37537977                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     37537977                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37537977                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5840500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5840500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      6459500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6459500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.049852                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049852                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.046647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.048768                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048768                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.048768                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048768                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28689.703817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28689.703817                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 59892.079872                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59892.079872                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 15169.147059                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15169.147059                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 14162.125000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14162.125000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38778.901860                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38778.901860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38778.901860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38778.901860                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 194683.333333                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 194683.333333                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 189985.294118                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 189985.294118                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1548                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              11932                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1548                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.708010                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            26198                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           26198                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        10568                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          10568                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        10568                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           10568                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        10568                       # number of overall hits
system.cpu3.icache.overall_hits::total          10568                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1757                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1757                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1757                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1757                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1757                       # number of overall misses
system.cpu3.icache.overall_misses::total         1757                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     36140954                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36140954                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     36140954                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36140954                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     36140954                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36140954                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        12325                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        12325                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        12325                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        12325                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        12325                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        12325                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.142556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.142556                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.142556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.142556                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.142556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.142556                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 20569.694935                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20569.694935                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 20569.694935                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20569.694935                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 20569.694935                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20569.694935                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    27.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          209                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          209                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          209                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1548                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1548                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1548                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1548                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1548                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1548                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28828031                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28828031                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28828031                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28828031                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28828031                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28828031                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.125598                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.125598                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.125598                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.125598                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.125598                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.125598                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18622.759044                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18622.759044                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18622.759044                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18622.759044                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18622.759044                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18622.759044                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  539                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 538                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21863                       # Transaction distribution
system.iobus.trans_dist::WriteResp                487                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          809                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1951                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44803                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           21                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1967                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1370431                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               232000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              508000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           125234454                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1463000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21476018                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                21426                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192834                       # Number of tag accesses
system.iocache.tags.data_accesses              192834                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           50                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               50                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        21376                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        21376                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           50                       # number of demand (read+write) misses
system.iocache.demand_misses::total                50                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           50                       # number of overall misses
system.iocache.overall_misses::total               50                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6171964                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6171964                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4579597472                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4579597472                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6171964                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6171964                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6171964                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6171964                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           50                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             50                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           50                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              50                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           50                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             50                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123439.280000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123439.280000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214240.151198                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214240.151198                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123439.280000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123439.280000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123439.280000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123439.280000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         39965                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5523                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.236104                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           50                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           50                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           50                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3536000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3536000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3468045472                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3468045472                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3536000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3536000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3536000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3536000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        70720                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        70720                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162240.151198                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162240.151198                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        70720                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        70720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        70720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        70720                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      9231                       # number of replacements
system.l2.tags.tagsinuse                 16168.820722                       # Cycle average of tags in use
system.l2.tags.total_refs                       17907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.939877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7513.041219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       397.731427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       419.994087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        63.378492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       168.950327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       427.906664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       165.028635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       341.630043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        80.638247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   349.815025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   226.045986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1137.582644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1027.351610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1843.097621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1217.746652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   402.771811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   386.110233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.458560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.024276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.025634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.010312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.026117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.010073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.020851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.004922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.021351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.069433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.062705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.112494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.074325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.023566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986866                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984802                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1117285                       # Number of tag accesses
system.l2.tags.data_accesses                  1117285                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          594                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2600                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        27565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         8896                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          367                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   43452                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12077                       # number of Writeback hits
system.l2.Writeback_hits::total                 12077                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3290                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        27565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        10387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1404                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          386                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46742                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          594                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          112                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2600                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3694                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        27565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        10387                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1404                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          386                       # number of overall hits
system.l2.overall_hits::total                   46742                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1044                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          732                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2794                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1498                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          144                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          159                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6579                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                213                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               65                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3083                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1044                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          990                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2794                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          344                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9662                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           89                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1044                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          990                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2794                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4115                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          144                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          344                       # number of overall misses
system.l2.overall_misses::total                  9662                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      8115250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10728250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     85794250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     64785750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    228700250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    131413000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     12481250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14164000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       556182000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       312991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       132997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       694984                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       123996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       186494                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     20442249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    233251480                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16706749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     272369978                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      8115250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12697750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     85794250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     85227999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    228700250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    364664480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     12481250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     30870749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        828551978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      8115250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12697750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     85794250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     85227999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    228700250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    364664480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     12481250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     30870749                       # number of overall miss cycles
system.l2.overall_miss_latency::total       828551978                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        30359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50031                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12077                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12077                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              243                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6373                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          254                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        30359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56404                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          254                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        30359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56404                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.130307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.528889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.286498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.276018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.092032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.144122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.093023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.302281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.131498                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.950980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.977273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876543                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.793103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.126969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.637050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.906863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483760                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.130307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.559055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.286498                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.211358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.092032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.283754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.093023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.471233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171300                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.130307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.559055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.286498                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.211358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.092032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.283754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.093023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.471233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171300                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 91182.584270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 90153.361345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 82178.400383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88505.122951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81854.062276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87725.634179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86675.347222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 89081.761006                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84538.987688                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1603.082474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2460.447368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8942.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3092.953488                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3262.835681                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2083.266667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        30999                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2869.138462                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 85630.434783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 79233.523256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89129.338938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 90306.751351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88345.759974                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 91182.584270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 89420.774648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 82178.400383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86088.887879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81854.062276                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 88618.342649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86675.347222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 89740.549419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85753.671911                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 91182.584270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 89420.774648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 82178.400383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86088.887879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81854.062276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 88618.342649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86675.347222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 89740.549419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85753.671911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4730                       # number of writebacks
system.l2.writebacks::total                      4730                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 46                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  46                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 46                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          728                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          157                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6533                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           213                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           65                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3083                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9616                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          306                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          179                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          489                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          122                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           17                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          318                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           30                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          428                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           17                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          497                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          976                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      6720250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9167750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     71717750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     55544750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    193692250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    112537750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      8886250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12007250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    470274000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1760068                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       689524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       631029                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       792527                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3873148                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       532530                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       287014                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        70004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       267015                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1156563                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     17237751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    200905520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14419251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    234243522                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      6720250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     10848750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     71717750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     72782501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    193692250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    313443270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      8886250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     26426501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    704517522                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      6720250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     10848750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     71717750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     72782501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    193692250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    313443270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      8886250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     26426501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    704517522                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     26661500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     91537000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25701000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3589500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     49047000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5429500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     83767000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     90013500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3589500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     75708500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5992500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    175304000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.121523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.524444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.284029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.091999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.143737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.080749                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.298479                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.130579                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.950980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.977273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876543                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.793103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.126969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.637050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.906863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483760                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.121523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.555118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.284029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.210504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.091999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.283478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.080749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.468493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.121523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.555118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.284029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.210504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.091999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.283478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.080749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.468493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170484                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80966.867470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77692.796610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 69292.512077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76297.733516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69349.176513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75326.472557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        71090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76479.299363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71984.386959                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18145.030928                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18145.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18029.400000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18430.860465                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18183.793427                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17938.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17793.276923                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 73086.956522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 66812.988372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 76769.400076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77941.897297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75979.085955                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80966.867470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76941.489362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 69292.512077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73815.923935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69349.176513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76245.018244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        71090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77270.470760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73265.133319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80966.867470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76941.489362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 69292.512077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73815.923935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69349.176513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76245.018244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        71090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77270.470760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73265.133319                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210171.568627                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 148946.927374                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187192.229039                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210663.934426                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211147.058824                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154235.849057                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 180983.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 172006.160164                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210311.915888                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211147.058824                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152330.985915                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       176250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 179614.754098                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7071                       # Transaction distribution
system.membus.trans_dist::ReadResp               7069                       # Transaction distribution
system.membus.trans_dist::WriteReq                487                       # Transaction distribution
system.membus.trans_dist::WriteResp               487                       # Transaction distribution
system.membus.trans_dist::Writeback             26106                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              446                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            196                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             303                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3069                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3058                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  90995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       916416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       918383                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3654511                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              400                       # Total snoops (count)
system.membus.snoop_fanout::samples             58777                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   58777    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               58777                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1711500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           250376422                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21643982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           52809766                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          55130                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        45134                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          802                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        47341                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          11408                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    24.097505                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4318                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               21645                       # DTB read hits
system.switch_cpus0.dtb.read_misses                66                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              66                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              10105                       # DTB write hits
system.switch_cpus0.dtb.write_misses               10                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             10                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31750                       # DTB hits
system.switch_cpus0.dtb.data_misses                76                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              76                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               4341                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           4341                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  329903                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        38007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                165799                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              55130                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        15726                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               281402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3370                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          402                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            23725                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       321730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.515336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.744483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          289357     89.94%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2552      0.79%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5063      1.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3158      0.98%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            4230      1.31%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2112      0.66%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2386      0.74%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1125      0.35%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           11747      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       321730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167110                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502569                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           28473                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       267399                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            21496                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2740                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1622                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2449                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           63                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        127125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          198                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1622                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           30225                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          94198                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       165989                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            22507                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         7189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        118102                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          3095                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           165                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        82379                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       135997                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       135980                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        67192                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           15164                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4699                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          305                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            24335                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        23760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        11120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9581                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4302                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            107008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           102469                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        23935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        10574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       321730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.318494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.997548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       276421     85.92%     85.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        21387      6.65%     92.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         9480      2.95%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         4817      1.50%     97.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         4893      1.52%     98.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2084      0.65%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1422      0.44%     99.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          661      0.21%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          565      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       321730                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            638     21.13%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1422     47.10%     68.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          959     31.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        66001     64.41%     64.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          158      0.15%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        23163     22.60%     87.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        10358     10.11%     97.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2789      2.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        102469                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.310603                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029463                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       529938                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       138689                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        99575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        105488                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          978                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         5295                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1925                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          307                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1622                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          92661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          640                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       115683                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        23760                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        11120                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         6032                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1556                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       100803                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        21719                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1666                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               31850                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           17187                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             10131                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.305553                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                100162                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                99575                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            52055                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            69235                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.301831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.751860                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        24567                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2046                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1427                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       317526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.286695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.117905                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       284048     89.46%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        15171      4.78%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         6186      1.95%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         3629      1.14%     97.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2115      0.67%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1727      0.54%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          551      0.17%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          590      0.19%     98.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         3509      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       317526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        91033                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         91033                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 27654                       # Number of memory references committed
system.switch_cpus0.commit.loads                18459                       # Number of loads committed
system.switch_cpus0.commit.membars               1066                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             15593                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            87417                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         3764                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          456      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        58909     64.71%     65.21% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          129      0.14%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        19525     21.45%     86.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         9225     10.13%     96.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2789      3.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        91033                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         3509                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              429365                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             235417                       # The number of ROB writes
system.switch_cpus0.timesIdled                    353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   8173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            29046877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              90577                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                90577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.642238                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.642238                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.274556                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.274556                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          121790                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          74103                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          33552                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2122                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          63752                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        49174                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4001                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        45682                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          24862                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    54.424062                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           5141                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          171                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               63947                       # DTB read hits
system.switch_cpus1.dtb.read_misses               490                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           19466                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              39628                       # DTB write hits
system.switch_cpus1.dtb.write_misses               70                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10273                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              103575                       # DTB hits
system.switch_cpus1.dtb.data_misses               560                       # DTB misses
system.switch_cpus1.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           29739                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              19097                       # ITB hits
system.switch_cpus1.itb.fetch_misses              972                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          20069                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  434151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       120682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                366866                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              63752                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        30003                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               167926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          10736                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          315                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        47734                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          383                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            50675                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       342421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.071389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.408228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          272781     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            5553      1.62%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            8131      2.37%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            5850      1.71%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12345      3.61%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            4100      1.20%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            4448      1.30%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            2771      0.81%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           26442      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       342421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146843                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.845019                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          102334                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       175574                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            53298                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6380                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          4835                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         4078                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          540                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        332624                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1827                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          4835                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          106709                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          35952                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106452                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            54968                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        33505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        317890                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           89                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2708                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          3982                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         19375                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       217756                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       401027                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       400798                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          193                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       159912                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           57846                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         7371                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1004                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45293                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        63554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8947                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         5848                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            289609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9414                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           276563                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          379                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        70409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        36219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       342421                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.807670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.501623                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       234056     68.35%     68.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        39191     11.45%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        23130      6.75%     86.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        17551      5.13%     91.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        14528      4.24%     95.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         6830      1.99%     97.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         4611      1.35%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         1661      0.49%     99.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          863      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       342421                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            601      7.24%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4738     57.05%     64.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2966     35.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       164173     59.36%     59.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          284      0.10%     59.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           41      0.01%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        66904     24.19%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        40605     14.68%     98.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         4556      1.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        276563                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.637020                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8305                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.030029                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       903538                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       369365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       261651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          694                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          390                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        284496                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            372                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3858                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        15650                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         6454                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         7340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          4835                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          15625                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6716                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       304711                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        63554                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42970                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7730                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         4755                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       272186                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        64576                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4378                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5688                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              104356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           37182                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             39780                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.626939                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                263494                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               261970                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           129770                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           169067                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.603408                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.767566                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        71470                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         4377                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       330104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.704005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.745203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       250924     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        36186     10.96%     86.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        12384      3.75%     90.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         6490      1.97%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         5985      1.81%     94.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3010      0.91%     95.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3078      0.93%     96.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         1863      0.56%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        10184      3.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       330104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       232395                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        232395                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 84420                       # Number of memory references committed
system.switch_cpus1.commit.loads                47904                       # Number of loads committed
system.switch_cpus1.commit.membars               1098                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             31917                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               276                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           224198                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         3208                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         3777      1.63%      1.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       137978     59.37%     61.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          254      0.11%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           31      0.01%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        49002     21.09%     82.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        36797     15.83%     98.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         4556      1.96%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       232395                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        10184                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              620961                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             620114                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  91730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            28786988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             228618                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               228618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.899024                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.899024                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.526586                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.526586                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          356020                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         186393                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             112                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          32707                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3693                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         414299                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       341673                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        15614                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       266129                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         115865                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    43.537157                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          28353                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              268004                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2451                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           27189                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             143001                       # DTB write hits
system.switch_cpus2.dtb.write_misses              760                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          16919                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              411005                       # DTB hits
system.switch_cpus2.dtb.data_misses              3211                       # DTB misses
system.switch_cpus2.dtb.data_acv                   51                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           44108                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              52262                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1024                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  50                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          53286                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2188141                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       816737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1817332                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             414299                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       144218                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1004546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          45882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1074                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        20312                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        11042                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           234259                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1876681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.968376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.333442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1538927     82.00%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           23800      1.27%     83.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           46791      2.49%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23872      1.27%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           48369      2.58%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19507      1.04%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           27148      1.45%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11701      0.62%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          136566      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1876681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.189338                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.830537                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          691629                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       885284                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           253740                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25646                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         20382                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        20320                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2600                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1523566                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8734                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         20382                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          710052                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         233279                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       537223                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           260797                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       114948                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1447566                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1256                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          5707                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          4123                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         61035                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      1010409                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1786906                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1783118                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         3536                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       805825                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          204557                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        45701                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         6131                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           197860                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       280339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       153409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        53052                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        27683                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1320772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        53367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1275511                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1709                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       260671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       124711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        35642                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1876681                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.679663                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.410024                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1367293     72.86%     72.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       194833     10.38%     83.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       110097      5.87%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        75815      4.04%     93.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        63309      3.37%     96.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        31456      1.68%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20249      1.08%     99.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8003      0.43%     99.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5626      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1876681                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3045      8.95%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         19079     56.10%     65.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11887     34.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       813465     63.78%     63.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2553      0.20%     63.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          870      0.07%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       286273     22.44%     86.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       145988     11.45%     97.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        26326      2.06%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1275511                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.582920                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              34011                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.026665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4451117                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1629682                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1221965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        12306                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         6453                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         5896                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1303132                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           6374                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10627                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        58006                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1353                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        19229                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          231                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        15148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         20382                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         127551                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94529                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1400037                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       280339                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       153409                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        42653                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        93043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1353                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        19178                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1257717                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       272292                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17794                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                25898                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              416598                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          189158                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            144306                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.574788                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1235000                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1227861                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           598129                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           770332                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.561143                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.776456                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       264136                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        17725                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        17857                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1828910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.619100                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.618392                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1422820     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       182834     10.00%     87.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        82333      4.50%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        35995      1.97%     94.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        22978      1.26%     95.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        14188      0.78%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         9174      0.50%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9807      0.54%     97.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        48781      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1828910                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1132278                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1132278                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                356506                       # Number of memory references committed
system.switch_cpus2.commit.loads               222327                       # Number of loads committed
system.switch_cpus2.commit.membars               8617                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            170286                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              5833                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1087461                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        18418                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        18858      1.67%      1.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       718208     63.43%     65.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2473      0.22%     65.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          829      0.07%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       230944     20.40%     85.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       134622     11.89%     97.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        26326      2.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1132278                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        48781                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3158387                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2840892                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 311460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            27183439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1113436                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1113436                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.965215                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.965215                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.508850                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.508850                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1621596                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         894981                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3443                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2710                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          68155                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         23490                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          16529                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        11909                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1458                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        12626                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           6597                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    52.249327                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1773                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          101                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               13939                       # DTB read hits
system.switch_cpus3.dtb.read_misses                76                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              98                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7712                       # DTB write hits
system.switch_cpus3.dtb.write_misses               16                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             16                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               21651                       # DTB hits
system.switch_cpus3.dtb.data_misses                92                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             114                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                879                       # ITB hits
system.switch_cpus3.itb.fetch_misses              478                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1357                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  143520                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        39994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 88082                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              16529                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         8370                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                48048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           3952                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        36197                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          482                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            12325                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       126968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.693734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.987922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          109803     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1362      1.07%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            2567      2.02%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1259      0.99%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            2872      2.26%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1162      0.92%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1019      0.80%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7             995      0.78%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            5929      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       126968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.115169                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.613726                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           36137                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        74075                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            14030                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          987                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1739                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1031                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         79891                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          979                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1739                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           37333                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17144                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        49987                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            13792                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6973                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         75896                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           243                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           144                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          4001                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        52288                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        91827                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        91742                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        35568                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           16720                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2623                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            10908                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        15634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         8668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2478                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1505                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             67529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3792                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            62445                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          148                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        21293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined         9981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2960                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       126968                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.491817                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.191249                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       100076     78.82%     78.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        11632      9.16%     87.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         5693      4.48%     92.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3667      2.89%     95.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3044      2.40%     97.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1560      1.23%     98.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          801      0.63%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          316      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          179      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       126968                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             94      6.33%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      6.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           855     57.61%     63.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          535     36.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        37772     60.49%     60.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          156      0.25%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           15      0.02%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        14751     23.62%     84.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         7942     12.72%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1809      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         62445                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.435096                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1484                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023765                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       253177                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        92557                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        59483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          313                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          159                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         63761                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            168                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          548                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5135                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1792                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1739                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12184                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         3709                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        72185                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        15634                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         8668                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3430                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            61                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         3621                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1811                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        60967                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        14035                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1478                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  864                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               21790                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches            9001                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              7755                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.424798                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 60050                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                59628                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            27367                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            36158                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.415468                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.756873                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        21738                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1659                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       123141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.409100                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.249245                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       103013     83.65%     83.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         9730      7.90%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         3458      2.81%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2417      1.96%     96.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1489      1.21%     97.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          775      0.63%     98.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          519      0.42%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          385      0.31%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1355      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       123141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        50377                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         50377                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 17375                       # Number of memory references committed
system.switch_cpus3.commit.loads                10499                       # Number of loads committed
system.switch_cpus3.commit.membars                232                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              7424                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            48478                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1027                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          349      0.69%      0.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        30460     60.46%     61.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          135      0.27%     61.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        10731     21.30%     82.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6882     13.66%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1809      3.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        50377                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1355                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              193624                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             148073                       # The number of ROB writes
system.switch_cpus3.timesIdled                    845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  16552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            29141768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              50028                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                50028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.868793                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.868793                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348579                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348579                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           77179                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          43156                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          31084                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1222                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              51873                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             51821                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               487                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              487                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12077                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        21401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             451                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6473                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        60737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        39033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        43712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        23543                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       233280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       524808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1942912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1446548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        99072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        70812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4384687                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23193                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            92973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.230723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421298                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  71522     76.93%     76.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  21451     23.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48082498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1040492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1007090                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5676218                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           7894028                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          46133675                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          23765029                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2355469                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1507787                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.194262                       # Number of seconds simulated
sim_ticks                                194262020000                       # Number of ticks simulated
final_tick                               2471655810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 527753                       # Simulator instruction rate (inst/s)
host_op_rate                                   527753                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40301173                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747948                       # Number of bytes of host memory used
host_seconds                                  4820.26                       # Real time elapsed on the host
sim_insts                                  2543906330                       # Number of instructions simulated
sim_ops                                    2543906330                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       303616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       194944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1078336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        23744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       291776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1952576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        13888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        23744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1503040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1503040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         4744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        16849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         4559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         23485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        66220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1562920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        71491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1003511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       171974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      5550936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       122227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1501971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10051249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        66220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        71491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       171974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       122227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           431911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7737179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7737179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7737179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        66220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1562920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        71491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1003511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       171974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      5550936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       122227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1501971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17788428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23869                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23869                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1952192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1510592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1952576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1527616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   263                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        33893                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1500                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  194261962000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23869                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.072219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.329079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.811984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6033     43.92%     43.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3374     24.56%     68.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1466     10.67%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          566      4.12%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          556      4.05%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      1.31%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          288      2.10%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          104      0.76%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1169      8.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.168605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.724961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            509     36.99%     36.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           567     41.21%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           189     13.74%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            58      4.22%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            23      1.67%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      1.31%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            3      0.22%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.29%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.153343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.760141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     13.636546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1373     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             1      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1376                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    818764500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1390695750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  152515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26842.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45592.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3572436.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                108213840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59045250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               254560800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              233552160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          13742308320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7974333630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         119245155000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           141617169000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            673.084420                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 185201787250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6486740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2570068500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                105817320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 57737625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               230427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              218363040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          13742308320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7956773640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         119260558500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           141571986045                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            672.869673                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 185118954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6486740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2656765500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     127                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     20112                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1355     28.26%     28.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    198      4.13%     32.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     77      1.61%     33.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3165     66.01%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4795                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1355     46.01%     46.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     198      6.72%     52.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      77      2.61%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1315     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2945                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            193653629500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               70360500      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               44502500      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              452963500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        194221456000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.415482                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.614181                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         7     77.78%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::17                        2     22.22%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   87      0.47%      0.52% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4019     21.74%     22.26% # number of callpals executed
system.cpu0.kern.callpal::rdps                    398      2.15%     24.41% # number of callpals executed
system.cpu0.kern.callpal::rti                     502      2.72%     27.13% # number of callpals executed
system.cpu0.kern.callpal::callsys                 192      1.04%     28.17% # number of callpals executed
system.cpu0.kern.callpal::rdunique              13278     71.83%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 18485                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              588                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                368                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                368                      
system.cpu0.kern.mode_good::user                  368                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.625850                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.769874                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      105489802500     50.38%     50.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        103881735500     49.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      87                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1592255                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          497.543967                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          128623674                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1592255                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            80.780826                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   497.543967                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.971766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        547215050                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       547215050                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    107368129                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      107368129                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     25261636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25261636                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        54579                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        54579                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        52382                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        52382                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    132629765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       132629765                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    132629765                       # number of overall hits
system.cpu0.dcache.overall_hits::total      132629765                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1313652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1313652                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2336130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2336130                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2315                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2315                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3168                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3649782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3649782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3649782                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3649782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17368966155                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17368966155                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  30934288145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30934288145                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     18647987                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18647987                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     18126657                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18126657                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        54500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        54500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48303254300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48303254300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48303254300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48303254300                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    108681781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108681781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     27597766                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27597766                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        56894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        56894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        55550                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        55550                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    136279547                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136279547                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    136279547                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    136279547                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012087                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.084649                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084649                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.040690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.040690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.057030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026782                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 13221.892979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13221.892979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 13241.680962                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13241.680962                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  8055.285961                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8055.285961                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5721.798295                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5721.798295                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 13234.558749                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13234.558749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 13234.558749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13234.558749                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1802850                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           274700                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.562978                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    24.108108                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       901490                       # number of writebacks
system.cpu0.dcache.writebacks::total           901490                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       513795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       513795                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1466002                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1466002                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          175                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1979797                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1979797                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1979797                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1979797                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       799857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       799857                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       870128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       870128                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         2140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1669985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1669985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1669985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1669985                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          207                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          207                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          354                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          354                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          561                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          561                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9232515227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9232515227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  10763185988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10763185988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     13113760                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     13113760                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     13420343                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13420343                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  19995701215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19995701215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  19995701215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19995701215                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     46806500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     46806500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     79238501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     79238501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    126045001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    126045001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007360                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007360                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.031529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.037614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.056508                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056508                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.012254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.012254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11542.707293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11542.707293                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12369.658243                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12369.658243                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  6127.925234                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6127.925234                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4275.356164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4275.356164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11973.581329                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11973.581329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11973.581329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11973.581329                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 226118.357488                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 226118.357488                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223837.573446                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223837.573446                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224679.146168                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224679.146168                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           161592                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           64750486                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           161592                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           400.703537                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        137354494                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       137354494                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     68429617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68429617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     68429617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68429617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     68429617                       # number of overall hits
system.cpu0.icache.overall_hits::total       68429617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       166831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166831                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       166831                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166831                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       166831                       # number of overall misses
system.cpu0.icache.overall_misses::total       166831                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   2168591254                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2168591254                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   2168591254                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2168591254                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   2168591254                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2168591254                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     68596448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68596448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     68596448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68596448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     68596448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68596448                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002432                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002432                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002432                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002432                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002432                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002432                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 12998.730775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12998.730775                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 12998.730775                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12998.730775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 12998.730775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12998.730775                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    12.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5233                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5233                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5233                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5233                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5233                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       161598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       161598                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       161598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       161598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       161598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       161598                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1887653872                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1887653872                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1887653872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1887653872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1887653872                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1887653872                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 11681.171005                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11681.171005                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 11681.171005                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11681.171005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 11681.171005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11681.171005                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     170                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     16610                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1178     29.55%     29.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    198      4.97%     34.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     71      1.78%     36.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2539     63.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3986                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1178     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     198      7.74%     53.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      71      2.77%     56.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1112     43.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2559                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            192968415000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               69357500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               43877000      0.02%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              277688500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        193359338000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.437968                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.641997                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         6     85.71%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     14.29%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   73      0.46%      0.50% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      0.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3269     20.78%     21.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                    397      2.52%     23.81% # number of callpals executed
system.cpu1.kern.callpal::rti                     449      2.85%     26.66% # number of callpals executed
system.cpu1.kern.callpal::callsys                 158      1.00%     27.67% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     27.67% # number of callpals executed
system.cpu1.kern.callpal::rdunique              11377     72.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 15730                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              296                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                275                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                226                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                289                      
system.cpu1.kern.mode_good::user                  275                      
system.cpu1.kern.mode_good::idle                   14                      
system.cpu1.kern.mode_switch_good::kernel     0.976351                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.061947                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.725220                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         405442500      0.23%      0.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         88945309500     49.70%     49.93% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         89597557000     50.07%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      73                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1392825                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          486.876952                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          110999194                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1392825                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            79.693568                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   486.876952                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.950932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        468719575                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       468719575                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     91973609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       91973609                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     21636643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      21636643                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        45569                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        45569                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        44369                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        44369                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    113610252                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       113610252                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    113610252                       # number of overall hits
system.cpu1.dcache.overall_hits::total      113610252                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1122236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1122236                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1997621                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1997621                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1992                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1992                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2620                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2620                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3119857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3119857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3119857                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3119857                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14767934318                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14767934318                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  25744804437                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25744804437                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     16498483                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     16498483                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     14529612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14529612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40512738755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40512738755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40512738755                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40512738755                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     93095845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     93095845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     23634264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23634264                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        47561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        47561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        46989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        46989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    116730109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    116730109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    116730109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    116730109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012055                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.084522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.084522                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.041883                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041883                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.055758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.055758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026727                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 13159.383871                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13159.383871                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12887.732176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12887.732176                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  8282.370984                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8282.370984                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5545.653435                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5545.653435                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 12985.447331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12985.447331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 12985.447331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12985.447331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1576764                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2577                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           247548                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             75                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.369528                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    34.360000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       805567                       # number of writebacks
system.cpu1.dcache.writebacks::total           805567                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       446672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       446672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      1230654                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1230654                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1677326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1677326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1677326                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1677326                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       675564                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       675564                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       766967                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       766967                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1901                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1901                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2602                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2602                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1442531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1442531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1442531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1442531                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          273                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          273                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          273                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          273                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7791090679                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7791090679                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   9348737203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9348737203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     12225258                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12225258                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     10628388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10628388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  17139827882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17139827882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  17139827882                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17139827882                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     61279002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     61279002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     61279002                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     61279002                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.032451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.039970                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.039970                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.055375                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.055375                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.012358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11532.720333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11532.720333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 12189.230049                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12189.230049                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  6430.961599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6430.961599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4084.699462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4084.699462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11881.774383                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11881.774383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11881.774383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11881.774383                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224465.208791                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224465.208791                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224465.208791                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224465.208791                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           127306                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999979                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53831831                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           127306                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           422.853840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999979                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        117454553                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       117454553                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     58532389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       58532389                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     58532389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        58532389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     58532389                       # number of overall hits
system.cpu1.icache.overall_hits::total       58532389                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       131232                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       131232                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       131232                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        131232                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       131232                       # number of overall misses
system.cpu1.icache.overall_misses::total       131232                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1709044734                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1709044734                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1709044734                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1709044734                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1709044734                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1709044734                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     58663621                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     58663621                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     58663621                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     58663621                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     58663621                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     58663621                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002237                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002237                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002237                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002237                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002237                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13023.079234                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13023.079234                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13023.079234                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13023.079234                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13023.079234                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13023.079234                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         3921                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3921                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         3921                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3921                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         3921                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3921                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       127311                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       127311                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       127311                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       127311                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       127311                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       127311                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1489365920                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1489365920                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1489365920                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1489365920                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1489365920                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1489365920                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002170                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002170                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11698.642851                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11698.642851                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11698.642851                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11698.642851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11698.642851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11698.642851                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     32567                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2188     35.03%     35.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.02%     35.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    198      3.17%     38.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     48      0.77%     38.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3811     61.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6246                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2188     47.61%     47.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.02%     47.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     198      4.31%     51.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      48      1.04%     52.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2161     47.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4596                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            193580022500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 456000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               73916500      0.04%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               22269000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              584397500      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        194261061500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.567043                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.735831                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        12     11.01%     11.01% # number of syscalls executed
system.cpu2.kern.syscall::17                        2      1.83%     12.84% # number of syscalls executed
system.cpu2.kern.syscall::71                       33     30.28%     43.12% # number of syscalls executed
system.cpu2.kern.syscall::73                       29     26.61%     69.72% # number of syscalls executed
system.cpu2.kern.syscall::74                       33     30.28%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   109                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  190      0.63%      0.63% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  150      0.50%      1.13% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      1.13% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5410     17.93%     19.06% # number of callpals executed
system.cpu2.kern.callpal::rdps                    443      1.47%     20.53% # number of callpals executed
system.cpu2.kern.callpal::rti                     599      1.99%     22.51% # number of callpals executed
system.cpu2.kern.callpal::callsys                 293      0.97%     23.49% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     23.49% # number of callpals executed
system.cpu2.kern.callpal::rdunique              23085     76.51%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30172                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              749                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                546                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                546                      
system.cpu2.kern.mode_good::user                  546                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.728972                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.843243                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       16367880000      8.43%      8.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        177893181500     91.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     150                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2837009                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.890058                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          227558405                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2837009                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.210674                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.000120                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.889938                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997832                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        938330982                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       938330982                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    183951711                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      183951711                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     43385982                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43385982                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        92791                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        92791                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        92590                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        92590                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    227337693                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       227337693                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    227337693                       # number of overall hits
system.cpu2.dcache.overall_hits::total      227337693                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2381506                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2381506                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      3954168                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3954168                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5319                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5319                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2958                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2958                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      6335674                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6335674                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      6335674                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6335674                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  33148036102                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  33148036102                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  55718235493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  55718235493                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     59479229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     59479229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     16955640                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16955640                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  88866271595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  88866271595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  88866271595                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  88866271595                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    186333217                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    186333217                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     47340150                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     47340150                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        98110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        98110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        95548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        95548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    233673367                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    233673367                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    233673367                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    233673367                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012781                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012781                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.083527                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.083527                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.054215                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.054215                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.030958                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030958                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.027113                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027113                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.027113                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027113                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 13918.938731                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13918.938731                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 14091.013708                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14091.013708                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 11182.408159                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11182.408159                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5732.129817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5732.129817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 14026.332730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14026.332730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 14026.332730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14026.332730                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3318718                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2049                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           490635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.764128                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    24.392857                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1647278                       # number of writebacks
system.cpu2.dcache.writebacks::total          1647278                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       974724                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       974724                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      2485743                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2485743                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          438                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          438                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      3460467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3460467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      3460467                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3460467                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1406782                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1406782                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1468425                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1468425                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         4881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4881                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2875207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2875207                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2875207                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2875207                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          430                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          430                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          436                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  16667022410                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16667022410                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  18620676362                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18620676362                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     45810018                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45810018                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     12553360                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     12553360                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  35287698772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35287698772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  35287698772                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35287698772                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       998500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       998500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     96148001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     96148001                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     97146501                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     97146501                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.031019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.049750                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.049750                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.030728                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.030728                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.012304                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012304                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.012304                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012304                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11847.622738                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11847.622738                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 12680.713255                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12680.713255                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  9385.375538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9385.375538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4275.667575                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4275.667575                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12273.098518                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12273.098518                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12273.098518                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12273.098518                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166416.666667                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166416.666667                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223600.002326                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223600.002326                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 222813.075688                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 222813.075688                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           282876                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999684                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          117268731                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           282876                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           414.558785                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999684                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        235528440                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       235528440                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    117331568                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      117331568                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    117331568                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       117331568                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    117331568                       # number of overall hits
system.cpu2.icache.overall_hits::total      117331568                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       291208                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       291208                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       291208                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        291208                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       291208                       # number of overall misses
system.cpu2.icache.overall_misses::total       291208                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   3795254573                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3795254573                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   3795254573                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3795254573                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   3795254573                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3795254573                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    117622776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    117622776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    117622776                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    117622776                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    117622776                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    117622776                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002476                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002476                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002476                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002476                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002476                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002476                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13032.796396                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13032.796396                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13032.796396                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13032.796396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13032.796396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13032.796396                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    13.636364                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         8321                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8321                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         8321                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8321                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         8321                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8321                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       282887                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       282887                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       282887                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       282887                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       282887                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       282887                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3304815757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3304815757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3304815757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3304815757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3304815757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3304815757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.002405                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002405                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.002405                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002405                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 11682.458922                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11682.458922                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 11682.458922                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11682.458922                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 11682.458922                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11682.458922                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     121                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     20773                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1609     31.90%     31.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    198      3.93%     35.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    109      2.16%     37.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3128     62.01%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5044                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1609     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     198      5.59%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     109      3.08%     54.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1624     45.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3540                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            193831513500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               70196000      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               49479000      0.03%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              348732000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        194299920500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.519182                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.701824                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         7     70.00%     70.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        1     10.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::73                        1     10.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        1     10.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    10                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   45      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   88      0.46%      0.70% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      0.70% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4080     21.45%     22.16% # number of callpals executed
system.cpu3.kern.callpal::rdps                    413      2.17%     24.33% # number of callpals executed
system.cpu3.kern.callpal::rti                     701      3.69%     28.02% # number of callpals executed
system.cpu3.kern.callpal::callsys                 397      2.09%     30.10% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     30.11% # number of callpals executed
system.cpu3.kern.callpal::rdunique              13292     69.89%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 19018                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              789                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                580                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                580                      
system.cpu3.kern.mode_good::user                  580                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.735108                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.847334                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      105655799000     50.44%     50.44% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        103817139000     49.56%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1639014                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          492.309679                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          127509403                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1639014                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            77.796409                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   492.309679                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.961542                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961542                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        546996889                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       546996889                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    107255421                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      107255421                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     25325647                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25325647                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        53834                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        53834                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        53212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        53212                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    132581068                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       132581068                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    132581068                       # number of overall hits
system.cpu3.dcache.overall_hits::total      132581068                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1415771                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1415771                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2224133                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2224133                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2743                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2743                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2009                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2009                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3639904                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3639904                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3639904                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3639904                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18662986289                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18662986289                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  29749689973                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29749689973                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     28046732                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28046732                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     12326616                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12326616                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        69500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        69500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  48412676262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  48412676262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  48412676262                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  48412676262                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    108671192                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108671192                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     27549780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27549780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        56577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        56577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        55221                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        55221                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    136220972                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136220972                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    136220972                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    136220972                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013028                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080731                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080731                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.048483                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.048483                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.036381                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036381                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.026721                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026721                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.026721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026721                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13182.206931                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13182.206931                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 13375.859255                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13375.859255                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 10224.838498                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10224.838498                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6135.697362                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6135.697362                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13300.536570                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13300.536570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 13300.536570                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13300.536570                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1856727                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2170                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           285381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.506134                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.790123                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       948527                       # number of writebacks
system.cpu3.dcache.writebacks::total           948527                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       589815                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       589815                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      1369674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1369674                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1959489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1959489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1959489                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1959489                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       825956                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       825956                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       854459                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       854459                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2605                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2605                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         1990                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1990                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1680415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1680415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1680415                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1680415                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          321                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          321                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          325                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          325                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9644634708                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9644634708                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  10629898954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10629898954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     22023013                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     22023013                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      9343384                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9343384                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        66500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  20274533662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  20274533662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  20274533662                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  20274533662                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     71256501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     71256501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     71875501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     71875501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.007601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.031015                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.031015                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.046043                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046043                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.036037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.036037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.012336                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012336                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.012336                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012336                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11676.935222                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11676.935222                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 12440.502065                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12440.502065                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  8454.131670                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8454.131670                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4695.167839                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4695.167839                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12065.194409                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12065.194409                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12065.194409                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12065.194409                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 221982.869159                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221982.869159                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 221155.387692                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 221155.387692                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           156782                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999378                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           62914094                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           156782                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           401.283910                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999378                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        137075666                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       137075666                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     68298563                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68298563                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     68298563                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68298563                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     68298563                       # number of overall hits
system.cpu3.icache.overall_hits::total       68298563                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       160874                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       160874                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       160874                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        160874                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       160874                       # number of overall misses
system.cpu3.icache.overall_misses::total       160874                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2110545868                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2110545868                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2110545868                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2110545868                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2110545868                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2110545868                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     68459437                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68459437                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     68459437                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68459437                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     68459437                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68459437                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002350                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002350                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002350                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002350                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002350                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002350                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13119.247784                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13119.247784                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13119.247784                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13119.247784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13119.247784                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13119.247784                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         4082                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4082                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         4082                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4082                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         4082                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4082                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       156792                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       156792                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       156792                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       156792                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       156792                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       156792                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1842295019                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1842295019                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1842295019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1842295019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1842295019                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1842295019                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002290                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002290                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 11749.929965                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11749.929965                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 11749.929965                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11749.929965                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 11749.929965                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11749.929965                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  218                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 219                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1762                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1378                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          555                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3191                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3961                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          278                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10650                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    35234                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2585000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              347000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             2252787                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1814000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          384                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          384                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       125998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       125998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     82549788                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     82549788                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       125998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       125998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       125998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       125998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       125998                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       125998                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214973.406250                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214973.406250                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           735                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   98                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        72000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        72000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     62581788                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     62581788                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        72000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        72000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        72000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        72000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        72000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162973.406250                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162973.406250                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     30751                       # number of replacements
system.l2.tags.tagsinuse                 15592.005674                       # Cycle average of tags in use
system.l2.tags.total_refs                     2668909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.790966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11051.708525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       241.047927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        99.636529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        26.505530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.148230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       174.965159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        38.610474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       174.349694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        24.219439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   358.651584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   309.553545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   415.715956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   146.235949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1125.327775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   631.106081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   440.990209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   324.233069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.674543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.006081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.010679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.010641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.021890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.018894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.025373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.008926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.068685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.038520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.026916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.019790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951661                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.982849                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 203796773                       # Number of tag accesses
system.l2.tags.data_accesses                203796773                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       161345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       763446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       127082                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       646344                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       282344                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1376352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       156379                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       805055                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4318347                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4302860                       # number of Writeback hits
system.l2.Writeback_hits::total               4302860                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1092                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1080                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          790                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4280                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                344                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       829355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       721635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      1428745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       825059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3804794                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       161345                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1592801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       127082                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1367979                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       282344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2805097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       156379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1630114                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8123141                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       161345                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1592801                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       127082                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1367979                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       282344                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2805097                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       156379                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1630114                       # number of overall hits
system.l2.overall_hits::total                 8123141                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          247                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          383                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          531                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3312                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          403                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          426                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5673                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         8946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         8921                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         4283                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         7753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29903                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              530                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         3598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        14455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         4978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28504                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3745                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5404                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34177                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          247                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5856                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          224                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3745                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          531                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17767                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          403                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5404                       # number of overall misses
system.l2.overall_misses::total                 34177                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     19892500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     34615250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     17959500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     12990000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     44190250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    308115000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     32638000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     38341000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       508741500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     44585625                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     27873117                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     20535873                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     41442718                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    134437333                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       440486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       406487                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       875973                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       468485                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2191431                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    466396939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    314458806                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   1342019839                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    430897993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2553773577                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     19892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    501012189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     17959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    327448806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     44190250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1650134839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     32638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    469238993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3062515077                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     19892500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    501012189                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     17959500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    327448806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     44190250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1650134839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     32638000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    469238993                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3062515077                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       161592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       763829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       127306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       646491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       282875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1379664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       156782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       805481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4324020                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4302860                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4302860                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        10264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        10013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         5363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         8543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            34183                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            874                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       834828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       725233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1443200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       830037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3833298                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       161592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1598657                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       127306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1371724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       282875                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2822864                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       156782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1635518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8157318                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       161592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1598657                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       127306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1371724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       282875                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2822864                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       156782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1635518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8157318                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.001529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.000501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.001760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.000227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.001877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.002401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.000529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001312                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.871590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.890942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.798620                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.907527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.874792                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.636735                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.616216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.605932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.606407                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.006556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.004961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.010016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.005997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007436                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.001529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.003663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.001760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.002730                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.001877                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.006294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.003304                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004190                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.001529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.003663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.001760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.002730                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.001877                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.006294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.003304                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004190                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 80536.437247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 90379.242820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 80176.339286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88367.346939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83220.809793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93029.891304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 80987.593052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 90002.347418                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89677.683765                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4983.861502                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3124.438628                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  4794.740369                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5345.378305                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4495.780791                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2823.628205                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3565.675439                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6125.685315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4004.145299                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4134.775472                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 85217.785310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87398.222902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 92841.220270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 86560.464644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89593.515893                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 80536.437247                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 85555.360143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 80176.339286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 87436.263284                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83220.809793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 92876.391006                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 80987.593052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 86831.789970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89607.486819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 80536.437247                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 85555.360143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 80176.339286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 87436.263284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83220.809793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 92876.391006                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 80987.593052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 86831.789970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89607.486819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                23101                       # number of writebacks
system.l2.writebacks::total                     23101                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                209                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 209                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                209                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          201                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          335                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          217                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst          521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          371                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          362                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5464                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         8946                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         8921                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         4283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         7753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29903                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          156                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          530                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         3598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        14455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         4978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28504                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33968                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          207                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          217                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          354                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          273                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          430                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          321                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1378                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          561                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          273                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          436                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          325                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1595                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     14191000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     26749750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     14688000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11094500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     36865250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    266804000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     25754000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     28792500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    424939000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    159914689                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data    159095833                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     76203682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    138244728                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    533458932                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      2770653                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      2027113                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2546641                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2086114                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9430521                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    397773561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    269325694                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   1162827661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    368635007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2198561923                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     14191000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    424523311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     14688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    280420194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     36865250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1429631661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     25754000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    397427507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2623500923                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     14191000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    424523311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     14688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    280420194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     36865250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1429631661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     25754000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    397427507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2623500923                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     43887000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       914500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     45364500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     74616500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     57600500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     90523000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     66873500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    289613500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    118503500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     57600500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     91437500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     67436500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    334978000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.000439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000226                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002400                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001264                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.871590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.890942                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.798620                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.907527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.874792                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.636735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.616216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.605932                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.606407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.006556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.004961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.010016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.005997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007436                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.001244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.003633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.001705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.002729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.001842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.006294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.002366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.003265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.001244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.003633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.001705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.002729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.001842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.006294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.002366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.003265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004164                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70601.990050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data        79850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67686.635945                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75989.726027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70758.637236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80581.093325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69417.789757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79537.292818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77770.680820                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17875.552090                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17833.856406                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17792.127481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17831.127048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17839.645922                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17760.596154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17781.692982                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17808.678322                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17830.034188                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17793.435849                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 72679.254705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 74854.278488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80444.666966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 74052.833869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77131.698113                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70601.990050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73092.856577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 67686.635945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74898.556090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70758.637236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80470.092367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69417.789757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 74424.626779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77234.483131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70601.990050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73092.856577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 67686.635945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74898.556090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70758.637236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80470.092367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69417.789757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 74424.626779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77234.483131                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 212014.492754                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152416.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209052.995392                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210781.073446                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210990.842491                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210518.604651                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 208328.660436                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210169.448476                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211236.185383                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210990.842491                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 209719.036697                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 207496.923077                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210017.554859                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5683                       # Transaction distribution
system.membus.trans_dist::ReadResp               5684                       # Transaction distribution
system.membus.trans_dist::WriteReq               1378                       # Transaction distribution
system.membus.trans_dist::WriteResp              1378                       # Transaction distribution
system.membus.trans_dist::Writeback             23485                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            83231                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10314                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           33893                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25376                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25044                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       215080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 216233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3431040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3441690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3490842                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            59985                       # Total snoops (count)
system.membus.snoop_fanout::samples            149852                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  149852    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              149852                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3324498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           201429100                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             389999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          228123570                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       60654121                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     43572798                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       994319                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     41942642                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       29868122                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.211828                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        5185790                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          813                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           118752315                       # DTB read hits
system.switch_cpus0.dtb.read_misses              5923                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  127                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       118569266                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           28975552                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2493                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 117                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       28846125                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           147727867                       # DTB hits
system.switch_cpus0.dtb.data_misses              8416                       # DTB misses
system.switch_cpus0.dtb.data_acv                  244                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       147415391                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           68461516                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1865                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  45                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       68463381                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               209508183                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     72816178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             627780442                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           60654121                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     35053912                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            135396395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2067430                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                10                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         9088                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        31137                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2705                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         68596448                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       316831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    209289240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.999583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.421270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       100479378     48.01%     48.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         6274825      3.00%     51.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        12912542      6.17%     57.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         9818192      4.69%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        10392495      4.97%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3071881      1.47%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         9525333      4.55%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2372178      1.13%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        54442416     26.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    209289240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.289507                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.996448                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        49614300                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     66995293                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         73736739                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     17910878                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1032030                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     11643552                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1739                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     612681706                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5193                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1032030                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        56064659                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       15922018                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3596465                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         83959106                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     48714962                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     608069595                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      4957806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      24847401                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14507409                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        894129                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    478380341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    802731963                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    560157259                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    242572348                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    447683813                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30696551                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       175049                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        61030                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         91975707                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    117559577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     29960939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      3571381                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4309432                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         561428532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       353494                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        551164035                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       123970                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31452826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     24346476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       219766                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    209289240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.633504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.033168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     33636277     16.07%     16.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     40712276     19.45%     35.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     37668430     18.00%     53.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     28714535     13.72%     67.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27726529     13.25%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     18597486      8.89%     89.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13594812      6.50%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5602284      2.68%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3036611      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    209289240                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         294526      5.95%      5.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       380808      7.69%     13.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp        59800      1.21%     14.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt        19971      0.40%     15.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult       887222     17.92%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            5      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     33.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2173123     43.90%     77.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1135225     22.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         3628      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    288478577     52.34%     52.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1108181      0.20%     52.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     52.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     60263114     10.93%     63.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      7590265      1.38%     64.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      6518470      1.18%     66.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     37557866      6.81%     72.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       892416      0.16%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt         2205      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    119426979     21.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29272238      5.31%     99.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        50096      0.01%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     551164035                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.630752                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            4950680                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008982                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    936200072                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    382140072                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    357109977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    380491888                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    211113480                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    188077531                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     364828428                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      191282659                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      7141760                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5921510                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        30535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        18992                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2306742                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          315                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      3121944                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1032030                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5158330                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      1674821                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    603474899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       482944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    117559577                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     29960939                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       292057                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        406761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1157203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        18992                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       756940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       265335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1022275                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    548781342                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    118773264                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2382693                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             41692873                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           147752662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        57052065                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          28979398                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.619379                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             545465059                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            545187508                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        381857507                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        487245967                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              2.602225                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.783706                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     33039521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       133730                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1012746                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    204708027                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.786795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.295842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     79391457     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     38341459     18.73%     57.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     14197088      6.94%     64.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7220953      3.53%     67.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5622852      2.75%     70.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      3257432      1.59%     72.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3155974      1.54%     73.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3800137      1.86%     75.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     49720675     24.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    204708027                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    570479265                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     570479265                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             139292270                       # Number of memory references committed
system.switch_cpus0.commit.loads            111638073                       # Number of loads committed
system.switch_cpus0.commit.membars              58076                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          55752194                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         183045514                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        420147388                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4804280                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     40153664      7.04%      7.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    279713344     49.03%     56.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1107244      0.19%     56.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     58951014     10.33%     66.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      7348551      1.29%     67.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      6016568      1.05%     68.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     36893486      6.47%     75.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       892284      0.16%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt         2205      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111696149     19.58%     95.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     27654660      4.85%     99.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        50096      0.01%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    570479265                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     49720675                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           758484661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1211641201                       # The number of ROB writes
system.switch_cpus0.timesIdled                  74080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 218943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           178934617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          530329229                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            530329229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.395053                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.395053                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      2.531306                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.531306                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       546714978                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299816287                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        227394524                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       160714475                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      284017383                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        149197                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       51221596                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     36621372                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       847071                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     36398556                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       25584530                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    70.289959                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        4437477                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           101895137                       # DTB read hits
system.switch_cpus1.dtb.read_misses              5116                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   63                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       101776110                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           24814669                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1737                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  48                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       24727214                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           126709806                       # DTB hits
system.switch_cpus1.dtb.data_misses              6853                       # DTB misses
system.switch_cpus1.dtb.data_acv                  111                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       126503324                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           58577057                       # ITB hits
system.switch_cpus1.itb.fetch_misses            16509                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       58593566                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               179098189                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     62058436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             536839748                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           51221596                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30022007                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            115023315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1758002                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            155904                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         7036                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       803480                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         3804                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines         58663621                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       261708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             30                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    178930976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     3.000262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.420993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        85868021     47.99%     47.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         5356562      2.99%     50.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        11064587      6.18%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         8400065      4.69%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         8892461      4.97%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2620752      1.46%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         8151891      4.56%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2044229      1.14%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        46532408     26.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    178930976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.285997                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.997461                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        42306703                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     57303663                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         63117206                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     15325657                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877747                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      9975798                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1306                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     524506595                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877747                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        47822710                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13574485                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3055012                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         71857762                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     41743260                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     520669239                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4221688                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      21303831                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      12472550                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        744099                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    409716738                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    687496697                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    479622692                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    207871983                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    383548484                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26168254                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       130177                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        50997                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78666311                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    100696757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     25648740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3059863                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3579585                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         480838223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       195745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        472248410                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       106994                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26702451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20785154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        83584                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    178930976                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.639277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.032593                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28501437     15.93%     15.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     34815465     19.46%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     32242297     18.02%     53.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     24627907     13.76%     67.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23753388     13.28%     80.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15927896      8.90%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11639608      6.51%     95.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4809874      2.69%     98.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2613104      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    178930976                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         245815      5.73%      5.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       325683      7.60%     13.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        50688      1.18%     14.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt        17310      0.40%     14.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult       757977     17.68%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            6      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1904980     44.43%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       985409     22.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass         3090      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    247024145     52.31%     52.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       949634      0.20%     52.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     52.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     51648839     10.94%     63.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      6503478      1.38%     64.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      5587548      1.18%     66.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     32194023      6.82%     72.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       764929      0.16%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt         1890      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102468206     21.70%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     25064780      5.31%     99.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        37848      0.01%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     472248410                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.636813                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            4287868                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009080                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    801670529                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    326849717                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    305774595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    326152129                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    180901985                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    161199225                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     312565223                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      163967965                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      6119315                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5030596                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        26000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        15480                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1966750                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      2858447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877747                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4400424                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1424289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    516776900                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       404148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    100696757                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     25648740                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       145225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        348172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       981364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        15480                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       646721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       222949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       869670                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    470219970                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    101912726                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2028440                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             35742932                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           126730065                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        48854701                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          24817339                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.625487                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             467209832                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            466973820                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        327123237                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        417425088                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.607362                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.783669                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     28078213                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       112161                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       862427                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    175038526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.792206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.298317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     67783028     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     32788039     18.73%     57.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12128278      6.93%     64.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6173738      3.53%     67.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4808029      2.75%     70.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2760846      1.58%     72.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2685561      1.53%     73.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3260041      1.86%     75.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     42650966     24.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    175038526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    488743536                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     488743536                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             119348151                       # Number of memory references committed
system.switch_cpus1.commit.loads             95666161                       # Number of loads committed
system.switch_cpus1.commit.membars              48312                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          47753470                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         156895811                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        359894429                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      4114272                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     34415109      7.04%      7.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    239570264     49.02%     56.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       948844      0.19%     56.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     50529435     10.34%     66.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      6298758      1.29%     67.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      5157085      1.06%     68.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     31622988      6.47%     75.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       764805      0.16%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt         1890      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     95714473     19.58%     95.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     23682037      4.85%     99.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        37848      0.01%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    488743536                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     42650966                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           649197510                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1037555296                       # The number of ROB writes
system.switch_cpus1.timesIdled                  57981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 167213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           207620487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          454331517                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            454331517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.394202                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.394202                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      2.536773                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.536773                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       468360478                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      256737155                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        194903730                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       137743628                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      244421405                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        123678                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      104024753                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     74751775                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1707520                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     76339152                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       51260365                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    67.148198                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        8887103                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          915                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           203642919                       # DTB read hits
system.switch_cpus2.dtb.read_misses             12080                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  166                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       203330840                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           49722141                       # DTB write hits
system.switch_cpus2.dtb.write_misses             3363                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       49469827                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           253365060                       # DTB hits
system.switch_cpus2.dtb.data_misses             15443                       # DTB misses
system.switch_cpus2.dtb.data_acv                  180                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       252800667                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          117369867                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2632                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  55                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      117372499                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               359173951                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    124969748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1076579101                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          104024753                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     60147468                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            231971379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3548766                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles        10157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        44766                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          939                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines        117622776                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       549423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    358771372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     3.000739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.421272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       172152240     47.98%     47.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        10779478      3.00%     50.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        22138065      6.17%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        16830904      4.69%     61.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        17855621      4.98%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5257055      1.47%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        16332523      4.55%     72.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4076004      1.14%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        93349482     26.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    358771372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.289622                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.997375                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        85026886                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    114818360                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        126375634                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     30779737                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1770755                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     19958212                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3764                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1050736996                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10798                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1770755                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        96115459                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       27643784                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5635133                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        143950269                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     83655972                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1042767790                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8500806                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      42587455                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      25004752                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1571531                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    820286663                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1376647490                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    960447278                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    416196799                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    767480711                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        52805974                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       286822                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       107101                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        158069387                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    201540053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     51403917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      5953270                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      7349008                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         962798006                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       597641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        945193393                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       206899                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54123021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41843507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       367592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    358771372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.634528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.033527                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57610411     16.06%     16.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     69812375     19.46%     35.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     64453648     17.97%     53.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     49314421     13.75%     67.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     47581111     13.26%     80.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     31891748      8.89%     89.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     23256546      6.48%     95.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9600897      2.68%     98.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5250215      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    358771372                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         502830      5.90%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       657271      7.71%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp       104449      1.22%     14.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt        34441      0.40%     15.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      1509774     17.70%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           22      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     32.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3726019     43.69%     76.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1994285     23.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         5404      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    494686325     52.34%     52.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1898335      0.20%     52.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     52.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd    103365279     10.94%     63.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     13027334      1.38%     64.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     11176164      1.18%     66.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     64396395      6.81%     72.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      1529495      0.16%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt         3780      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    204801158     21.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     50229018      5.31%     99.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        74706      0.01%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     945193393                       # Type of FU issued
system.switch_cpus2.iq.rate                  2.631576                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            8529091                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009024                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1605294193                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    655203448                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    612378805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    652599954                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    362348502                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    322533189                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     625619540                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      328097540                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     12251483                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     10149298                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        52883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        33746                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      3967181                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      5394380                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1770755                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        8852463                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3099368                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1034901253                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       828304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    201540053                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     51403917                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       489150                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        694959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2212500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        33746                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1297585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       454395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1751980                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    941107057                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    203680702                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4086335                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             71505606                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           253407296                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        97907115                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          49726594                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            2.620199                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             935381421                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            934911994                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        654784832                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        835462455                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              2.602950                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.783739                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     56885842                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       230049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1736459                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    350886844                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.787533                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.297573                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    136261723     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     65563252     18.69%     57.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     24343594      6.94%     64.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     12299121      3.51%     67.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      9617056      2.74%     70.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      5552315      1.58%     72.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      5380792      1.53%     73.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      6505602      1.85%     75.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     85363389     24.33%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    350886844                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    978108680                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     978108680                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             238827498                       # Number of memory references committed
system.switch_cpus2.commit.loads            191390761                       # Number of loads committed
system.switch_cpus2.commit.membars             102543                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          95658889                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         313786746                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        720401262                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      8231789                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     68841432      7.04%      7.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    479619852     49.04%     56.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      1896888      0.19%     56.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd    101056478     10.33%     66.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     12597516      1.29%     67.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     10312258      1.05%     68.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     63245976      6.47%     75.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1529222      0.16%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt         3780      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    191493304     19.58%     95.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     47437268      4.85%     99.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        74706      0.01%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    978108680                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     85363389                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1300486539                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2077913417                       # The number of ROB writes
system.switch_cpus2.timesIdled                 128626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 402579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            29350091                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          909272652                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            909272652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.395012                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.395012                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      2.531566                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.531566                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       937520892                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      514025202                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        389989421                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       275608718                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      483804116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        246492                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       59868004                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     42817064                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       993544                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45350585                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       29842346                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    65.803663                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        5184865                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          619                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           118792788                       # DTB read hits
system.switch_cpus3.dtb.read_misses              6286                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   79                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       118635672                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           28950056                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2509                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  75                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       28829419                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           147742844                       # DTB hits
system.switch_cpus3.dtb.data_misses              8795                       # DTB misses
system.switch_cpus3.dtb.data_acv                  154                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       147465091                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           68343704                       # ITB hits
system.switch_cpus3.itb.fetch_misses            19530                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  20                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       68363234                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               209213195                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     72589747                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             626792829                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           59868004                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35027211                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            134341959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        2067336                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             99271                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         8740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       918692                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         3109                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines         68459437                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       309845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             23                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    208995186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.999078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.420901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       100344929     48.01%     48.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         6252162      2.99%     51.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        12912651      6.18%     57.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         9809507      4.69%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        10373395      4.96%     66.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3069967      1.47%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         9520551      4.56%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2376069      1.14%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        54335955     26.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    208995186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.286158                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.995953                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        49401562                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     67030599                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         73606030                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     17924886                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1032109                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     11641317                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1594                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     612264007                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         5182                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1032109                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        55857085                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       15894026                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3574026                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         83832956                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     48804984                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     607735881                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      4952966                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      24857579                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14603600                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        891749                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    478217557                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    802409098                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    559571445                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    242835107                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    447328602                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30888955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       168997                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        61471                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         92082366                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    117524464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     29930203                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      3461762                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4265510                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         561175162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       253099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        550922814                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       123008                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31569858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     24451345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       118983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    208995186                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.636055                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.034138                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     33548038     16.05%     16.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40604803     19.43%     35.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     37540362     17.96%     53.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     28765274     13.76%     67.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27726625     13.27%     80.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     18582865      8.89%     89.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     13544635      6.48%     95.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5607842      2.68%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3074742      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    208995186                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         284713      5.73%      5.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       384079      7.73%     13.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp        61211      1.23%     14.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt        20628      0.42%     15.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult       875206     17.62%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            8      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     32.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2184507     43.97%     76.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1158012     23.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         3614      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    288152543     52.30%     52.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1107385      0.20%     52.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     60309161     10.95%     63.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      7603140      1.38%     64.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      6520671      1.18%     66.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     37565650      6.82%     72.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       892392      0.16%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt         2205      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    119466452     21.68%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     29244918      5.31%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        54683      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     550922814                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.633308                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            4968364                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009018                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    935173257                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    381562321                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    356707550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    380758929                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    211454447                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    188175342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     364461631                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      191425933                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7131481                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      5945940                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        30796                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        18896                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2324161                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      3191527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1032109                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        5130732                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      1682845                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    603158888                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       478786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    117524464                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     29930203                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       191742                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        407628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1164185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        18896                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       757730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       264593                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1022323                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    548539549                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    118814037                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2383265                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             41730627                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           147767713                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        56995852                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          28953676                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.621917                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             545159346                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            544882892                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        381702834                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        487055098                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.604438                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.783695                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     33195365                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       134116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1012758                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    204393025                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.788777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.299465                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     79480310     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     38093844     18.64%     57.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     14146147      6.92%     64.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7138708      3.49%     67.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5589975      2.73%     70.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      3220937      1.58%     72.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3123358      1.53%     73.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3798347      1.86%     75.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     49801399     24.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    204393025                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    570006616                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     570006616                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             139184566                       # Number of memory references committed
system.switch_cpus3.commit.loads            111578524                       # Number of loads committed
system.switch_cpus3.commit.membars              58147                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          55678127                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         183043795                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        419678787                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      4800558                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     40151827      7.04%      7.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    279347365     49.01%     56.05% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1106530      0.19%     56.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     56.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     58950623     10.34%     66.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      7348551      1.29%     67.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      6016171      1.06%     68.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     36893486      6.47%     75.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       892277      0.16%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt         2205      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    111636671     19.59%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     27606227      4.84%     99.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        54683      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    570006616                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     49801399                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           757770451                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1211029528                       # The number of ROB writes
system.switch_cpus3.timesIdled                  72555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 218009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           179386813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          529858403                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            529858403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.394847                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.394847                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      2.532624                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.532624                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       546225149                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299509653                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        227532561                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       160796263                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      284693910                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        150505                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4448503                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4448504                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1378                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1378                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4302860                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          385                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           84051                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          94709                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3877010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3877010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       323190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4187482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       254617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3635372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       565763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7359702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       313574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4278740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20918440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10341888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    160011823                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8147584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    139348808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18104064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    286092527                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     10034048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    165381364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              797462106                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          228024                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12724854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               12724468    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    386      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12724854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10666430203                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         243546627                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2492271026                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         191918080                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2151350271                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         425619243                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4312852691                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         236325481                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2515788340                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004436                       # Number of seconds simulated
sim_ticks                                  4435997000                       # Number of ticks simulated
final_tick                               2476091807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              244756277                       # Simulator instruction rate (inst/s)
host_op_rate                                244756088                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              426334094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747948                       # Number of bytes of host memory used
host_seconds                                    10.41                       # Real time elapsed on the host
sim_insts                                  2546679882                       # Number of instructions simulated
sim_ops                                    2546679882                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        80320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       479680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       158272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       207616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        70528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1018368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        80320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       158272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        260416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       613440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          613440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         7495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     18106414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    108133527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        28855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     35679014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     46802556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4919751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     15899019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             229569136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18106414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     35679014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4919751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58705179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       138286838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138286838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       138286838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18106414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    108133527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        28855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     35679014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     46802556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4919751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     15899019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            367855975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9585                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1017728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  613952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1018368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               613440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          547                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              478                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4433911500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.244428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.317213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.824166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3877     48.28%     48.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2194     27.32%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          797      9.92%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          297      3.70%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          219      2.73%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          115      1.43%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      1.16%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      0.50%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          399      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8031                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.010187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.520590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.278923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42      7.13%      7.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           272     46.18%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           125     21.22%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            67     11.38%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            33      5.60%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            24      4.07%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      2.04%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      1.36%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.17%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              512     86.93%     86.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.70%     88.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51      8.66%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.70%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.51%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           589                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    321225001                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               619387501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20200.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38950.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       229.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       138.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    229.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12333                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     173899.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                139035960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 75862875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               316009200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              267079680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14032187520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8763284880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         121215990000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           144809450115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            674.038733                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3273586250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     148200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1016376250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                135717120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 74052000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               293092800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              246998160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14032187520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8827237170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         121159891500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           144769176270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            673.851272                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3151119000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     148200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1135526750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     298                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5910                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2524     48.62%     48.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     48.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      5      0.10%     48.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     48.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2651     51.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5191                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2522     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.20%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       5      0.10%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2521     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5059                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2140603000     47.83%     47.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6105500      0.14%     47.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1598500      0.04%     48.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 439500      0.01%     48.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2327155500     51.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          4475902000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999208                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.950962                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.974571                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.01%      1.06% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.02%      1.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5060     96.20%     97.28% # number of callpals executed
system.cpu0.kern.callpal::rdps                      9      0.17%     97.45% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     97.47% # number of callpals executed
system.cpu0.kern.callpal::rti                     115      2.19%     99.66% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.29%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5260                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.574850                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.731061                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        4302061500     96.00%     96.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           179379500      4.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12382                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          490.102659                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4631100                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12894                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           359.167054                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   490.102659                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.957232                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.957232                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1969110                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1969110                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       284312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         284312                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       128577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        128577                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3809                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3809                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         3468                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3468                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       412889                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          412889                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       412889                       # number of overall hits
system.cpu0.dcache.overall_hits::total         412889                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18690                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18690                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        49681                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49681                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          361                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          361                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        68371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         68371                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        68371                       # number of overall misses
system.cpu0.dcache.overall_misses::total        68371                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    952996645                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    952996645                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2990258460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2990258460                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      7067000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7067000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       789504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       789504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3943255105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3943255105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3943255105                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3943255105                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       303002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       303002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       178258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       178258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3631                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3631                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       481260                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       481260                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       481260                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       481260                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.061683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061683                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.278703                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.278703                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.086571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.086571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.142067                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.142067                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.142067                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.142067                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50989.654628                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50989.654628                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 60189.176144                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60189.176144                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 19576.177285                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19576.177285                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4843.582822                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4843.582822                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57674.381024                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57674.381024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57674.381024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57674.381024                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       219074                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3599                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.813280                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    44.432099                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8173                       # number of writebacks
system.cpu0.dcache.writebacks::total             8173                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12869                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12869                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        42467                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        42467                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          105                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55336                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5821                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5821                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7214                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          256                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          256                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        13035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        13035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13035                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         7004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2571                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2571                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         9575                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         9575                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    280858501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    280858501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    459541729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    459541729                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       544996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    740400230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    740400230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    740400230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    740400230                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data   1574280500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1574280500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    574718500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    574718500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data   2148999000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   2148999000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.019211                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019211                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.040469                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040469                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.061391                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061391                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.044891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044891                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.027085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.027085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48249.184161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48249.184161                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 63701.376352                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63701.376352                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 11384.765625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11384.765625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3343.533742                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3343.533742                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56800.938243                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56800.938243                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56800.938243                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56800.938243                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224768.774986                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224768.774986                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223538.895371                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223538.895371                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224438.537859                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224438.537859                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             7854                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.995841                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4068390                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8366                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           486.300502                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.995841                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           761501                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          761501                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       368003                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         368003                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       368003                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          368003                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       368003                       # number of overall hits
system.cpu0.icache.overall_hits::total         368003                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8819                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8819                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8819                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8819                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8819                       # number of overall misses
system.cpu0.icache.overall_misses::total         8819                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    228857723                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228857723                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    228857723                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228857723                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    228857723                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228857723                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       376822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       376822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       376822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       376822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       376822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       376822                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.023404                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.023404                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.023404                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.023404                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.023404                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.023404                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 25950.529879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25950.529879                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 25950.529879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25950.529879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 25950.529879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25950.529879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          608                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.952381                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          962                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          962                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         7857                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7857                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         7857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7857                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         7857                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7857                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    181479520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    181479520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    181479520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    181479520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    181479520                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    181479520                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.020851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.020851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.020851                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.020851                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.020851                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.020851                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 23097.813415                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23097.813415                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 23097.813415                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23097.813415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 23097.813415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23097.813415                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        91                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      21     25.93%     25.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      5      6.17%     32.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.23%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     54     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  81                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       21     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       5     10.64%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      2.13%     57.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      20     42.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   47                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              4929979500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1576500      0.03%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 486500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                3611500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          4935654000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.370370                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.580247                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   69     81.18%     81.18% # number of callpals executed
system.cpu1.kern.callpal::rdps                     10     11.76%     92.94% # number of callpals executed
system.cpu1.kern.callpal::rti                       6      7.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    85                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          419.836499                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             537204                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              412                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1303.893204                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   419.836499                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.819993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.819993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            10328                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           10328                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         1623                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1623                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          888                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           888                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           16                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         2511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         2511                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2511                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           18                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            6                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           24                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           24                       # number of overall misses
system.cpu1.dcache.overall_misses::total           24                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data       429500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       429500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       308252                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       308252                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        51500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        51500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data       737752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total       737752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data       737752                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total       737752                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         1641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         2535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2535                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         2535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2535                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010969                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010969                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006711                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006711                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.238095                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238095                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009467                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23861.111111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23861.111111                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51375.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51375.333333                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data        10300                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        10300                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30739.666667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30739.666667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30739.666667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30739.666667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data            5                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           13                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           17                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           17                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            6                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       227250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       227250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       129998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       129998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        44000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        44000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       357248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       357248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       357248                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       357248                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1345000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1345000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      1345000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1345000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.004474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.238095                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006706                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006706                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006706                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006706                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17480.769231                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17480.769231                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32499.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32499.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data         8800                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8800                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21014.588235                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21014.588235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21014.588235                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21014.588235                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224166.666667                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224166.666667                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224166.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224166.666667                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               68                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4713360                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              580                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8126.482759                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2874                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2874                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1329                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1329                       # number of overall hits
system.cpu1.icache.overall_hits::total           1329                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total           74                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       934499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       934499                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       934499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       934499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       934499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       934499                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1403                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1403                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1403                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.052744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.052744                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.052744                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.052744                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.052744                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.052744                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12628.364865                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12628.364865                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12628.364865                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12628.364865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12628.364865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12628.364865                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           68                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       791001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       791001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       791001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       791001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       791001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       791001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.048468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.048468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.048468                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.048468                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.048468                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.048468                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11632.367647                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11632.367647                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11632.367647                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11632.367647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11632.367647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11632.367647                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2896                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     803     45.65%     45.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      5      0.28%     45.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.06%     45.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    950     54.01%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1759                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      803     49.84%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       5      0.31%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.06%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     802     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1611                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              3800117500     95.34%     95.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1691000      0.04%     95.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 765000      0.02%     95.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              183439000      4.60%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          3986012500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.844211                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.915861                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.44%      2.44% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.44%      4.88% # number of syscalls executed
system.cpu2.kern.syscall::4                        36     87.80%     92.68% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.44%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.44%     97.56% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      2.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    41                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   21      0.91%      0.95% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.09%      1.03% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1677     72.28%     73.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                     10      0.43%     73.75% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.04%     73.79% # number of callpals executed
system.cpu2.kern.callpal::rti                      76      3.28%     77.07% # number of callpals executed
system.cpu2.kern.callpal::callsys                  50      2.16%     79.22% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.22%     79.44% # number of callpals executed
system.cpu2.kern.callpal::rdunique                477     20.56%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2320                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               98                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 70                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 71                      
system.cpu2.kern.mode_good::user                   70                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.724490                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.839286                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         441979500     61.07%     61.07% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           281742500     38.93%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             8377                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          498.077685                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             391523                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             8790                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            44.541866                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   498.077685                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.972808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972808                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1586418                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1586418                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       282862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         282862                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        67227                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         67227                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1983                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1983                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2009                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2009                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       350089                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          350089                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       350089                       # number of overall hits
system.cpu2.dcache.overall_hits::total         350089                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        22980                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22980                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        16657                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16657                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          485                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          485                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        39637                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         39637                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        39637                       # number of overall misses
system.cpu2.dcache.overall_misses::total        39637                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1014238236                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1014238236                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    593897958                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    593897958                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     18012999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18012999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       716501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       716501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1608136194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1608136194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1608136194                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1608136194                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       305842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       305842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        83884                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        83884                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       389726                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       389726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       389726                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       389726                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.075137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.075137                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.198572                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.198572                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.196515                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.196515                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.075897                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.075897                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.101705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.101705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.101705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.101705                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44135.693473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44135.693473                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35654.557123                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35654.557123                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 37140.204124                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37140.204124                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4342.430303                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4342.430303                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40571.592048                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40571.592048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40571.592048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40571.592048                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        54475                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         7431                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1808                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            137                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    30.129978                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    54.240876                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5091                       # number of writebacks
system.cpu2.dcache.writebacks::total             5091                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        16906                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16906                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        13745                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        13745                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        30651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        30651                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        30651                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        30651                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6074                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6074                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2912                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2912                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8986                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8986                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8986                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            9                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    262977008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    262977008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    107740141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    107740141                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      9032251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      9032251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       468999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       468999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    370717149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    370717149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    370717149                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    370717149                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      2020500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2020500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      2020500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2020500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.019860                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.019860                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.034715                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034715                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.147083                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.147083                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.075897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.075897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.023057                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.023057                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.023057                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.023057                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 43295.523214                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43295.523214                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 36998.674794                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36998.674794                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 24882.234160                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24882.234160                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2842.418182                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2842.418182                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 41254.968729                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41254.968729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 41254.968729                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41254.968729                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            11765                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.983172                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             213539                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            17.393419                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.983172                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          487                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           324881                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          324881                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       143482                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         143482                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       143482                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          143482                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       143482                       # number of overall hits
system.cpu2.icache.overall_hits::total         143482                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13074                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13074                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13074                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13074                       # number of overall misses
system.cpu2.icache.overall_misses::total        13074                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    397196711                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    397196711                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    397196711                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    397196711                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    397196711                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    397196711                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       156556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       156556                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       156556                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       156556                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       156556                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       156556                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.083510                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.083510                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.083510                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.083510                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.083510                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.083510                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 30380.657106                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30380.657106                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 30380.657106                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30380.657106                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 30380.657106                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30380.657106                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          788                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.260870                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1305                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1305                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1305                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1305                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1305                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        11769                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11769                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        11769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11769                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        11769                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11769                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    324861534                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    324861534                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    324861534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    324861534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    324861534                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    324861534                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.075174                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.075174                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.075174                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.075174                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.075174                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.075174                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27603.155238                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27603.155238                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27603.155238                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27603.155238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27603.155238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27603.155238                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       903                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     129     41.75%     41.75% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      5      1.62%     43.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.97%     44.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    172     55.66%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 309                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      129     48.68%     48.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       5      1.89%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.13%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     128     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  265                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              3969544000     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1750000      0.04%     99.38% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1501000      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               23404000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          3996199000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.744186                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.857605                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     15.03%     15.28% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      1.04%     16.32% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  228     59.07%     75.39% # number of callpals executed
system.cpu3.kern.callpal::rdps                     11      2.85%     78.24% # number of callpals executed
system.cpu3.kern.callpal::rti                      74     19.17%     97.41% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.33%     99.74% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   386                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              132                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.507576                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.673367                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         777049500     95.27%     95.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38543000      4.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2191                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.932894                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5258798                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2640                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1991.968939                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   495.932894                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.968619                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968619                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           192718                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          192718                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25223                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10463                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10463                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          545                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          545                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          517                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          517                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35686                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35686                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35686                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35686                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5531                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5531                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5189                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5189                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           87                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10720                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10720                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10720                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10720                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    241273996                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    241273996                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    349397794                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    349397794                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4244750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4244750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       201502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       201502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    590671790                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    590671790                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    590671790                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    590671790                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        30754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        30754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        15652                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        15652                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        46406                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        46406                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        46406                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        46406                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.179847                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179847                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.331523                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.331523                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.137658                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.137658                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.046125                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.046125                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.231005                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.231005                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.231005                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.231005                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43622.129091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43622.129091                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67334.321449                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67334.321449                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 48790.229885                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 48790.229885                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8060.080000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8060.080000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55099.980410                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55099.980410                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 55099.980410                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55099.980410                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        39766                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1068                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    37.234082                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1139                       # number of writebacks
system.cpu3.dcache.writebacks::total             1139                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3885                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3885                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4415                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8300                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8300                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8300                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8300                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1646                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1646                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          774                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          774                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2420                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2420                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            8                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            8                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            8                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     65535005                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     65535005                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     55333606                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     55333606                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1231250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1231250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       163998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       163998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    120868611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    120868611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    120868611                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    120868611                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1799500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1799500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1799500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1799500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.053521                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053521                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.049451                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049451                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.061709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.061709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.046125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.046125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.052148                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052148                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.052148                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052148                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39814.705346                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39814.705346                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71490.447028                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71490.447028                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 31570.512821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31570.512821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6559.920000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6559.920000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 49945.707025                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 49945.707025                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 49945.707025                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 49945.707025                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224937.500000                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224937.500000                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224937.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224937.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2221                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5421828                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2733                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1983.837541                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            67763                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           67763                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30327                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30327                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30327                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30327                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30327                       # number of overall hits
system.cpu3.icache.overall_hits::total          30327                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2444                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2444                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2444                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2444                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2444                       # number of overall misses
system.cpu3.icache.overall_misses::total         2444                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     61044481                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     61044481                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     61044481                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     61044481                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     61044481                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     61044481                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        32771                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        32771                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        32771                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        32771                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        32771                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        32771                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.074578                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.074578                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.074578                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.074578                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.074578                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.074578                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24977.283552                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24977.283552                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24977.283552                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24977.283552                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24977.283552                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24977.283552                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          223                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          223                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          223                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2221                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2221                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2221                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2221                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     51490519                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     51490519                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     51490519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     51490519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     51490519                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     51490519                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.067773                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.067773                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.067773                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.067773                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.067773                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.067773                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 23183.484466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23183.484466                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 23183.484466                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23183.484466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 23183.484466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23183.484466                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7004                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7004                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2594                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2594                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        19196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                70000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            12052000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16602000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15696                       # number of replacements
system.l2.tags.tagsinuse                 16162.673402                       # Cycle average of tags in use
system.l2.tags.total_refs                     6465347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    203.677882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7011.334066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       185.507674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.279493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        15.237998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       107.676609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        21.115724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       110.568501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data               16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   481.351696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   434.420415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   311.086805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    65.349729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2629.451535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3507.993238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   537.156598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   650.143320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.427938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.011322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.004595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.006572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.029379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.026515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.018987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.160489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.214111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.032785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.039682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979431                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    983909                       # Number of tag accesses
system.l2.tags.data_accesses                   983909                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         6600                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2761                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           68                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         9294                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3372                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1876                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          992                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   24965                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14404                       # number of Writeback hits
system.l2.Writeback_hits::total                 14404                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3928                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         6600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4849                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           68                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         9294                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28893                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         6600                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4849                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           68                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         9294                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5011                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1876                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1193                       # number of overall hits
system.l2.overall_hits::total                   28893                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1255                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2474                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2405                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          593                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9891                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          306                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                523                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         4682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          847                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6039                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2474                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3252                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1103                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15930                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1255                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7502                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2474                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3252                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          342                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1103                       # number of overall misses
system.l2.overall_misses::total                 15930                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    104192250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    245025750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data       179750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    215349250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    224693749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     29489250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     54258750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       873188749                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       187495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       282491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       501485                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    419676244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     79717743                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     51627499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     551021486                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    104192250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    664701994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       179750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    215349250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    304411492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     29489250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    105886249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1424210235                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    104192250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    664701994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       179750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    215349250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    304411492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     29489250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    105886249                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1424210235                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         7855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        11768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               34856                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14404                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14404                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              643                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9967                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         7855                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        11768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44823                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         7855                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        11768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44823                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.159771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.505286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.210231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.416306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.154193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.374132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.283768                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.959248                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.730496                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.184211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813375                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.691581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.340708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.717300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605899                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.159771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.607400                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.210231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.393562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.154193                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.480401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.355398                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.159771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.607400                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.210231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.393562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.154193                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.480401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.355398                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83021.713147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86888.563830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data        89875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87044.967664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93427.754262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86225.877193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 91498.735245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88281.139319                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   612.728758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1371.315534                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4499.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   958.862333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89636.105083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94117.760331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 101230.390196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91243.829442                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83021.713147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88603.304985                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data        89875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87044.967664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 93607.469865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86225.877193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 95998.412511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89404.283427                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83021.713147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88603.304985                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data        89875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87044.967664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 93607.469865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86225.877193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 95998.412511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89404.283427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9585                       # number of writebacks
system.l2.writebacks::total                      9585                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  2                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1255                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          593                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9889                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          306                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           523                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         4682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6039                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         7004                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         7004                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2571                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2594                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         9575                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            8                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9598                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     88493750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    209813750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data       154250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    184316250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    194780751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     25185750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     46871250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    749615751                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5417803                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        74002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3642705                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       125506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9260016                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        21000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        58002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       168007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    361848756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     69178757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     45308501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    476336014                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     88493750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    571662506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       154250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    184316250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    263959508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     25185750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     92179751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1225951765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     88493750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    571662506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       154250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    184316250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    263959508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     25185750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     92179751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1225951765                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data   1476203500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1476203500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    541288500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1266500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1898500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1690000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    546143500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data   2017492000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      1266500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1898500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1690000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2022347000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.159771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.505286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.210146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.416306                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.153742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.374132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.283710                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.959248                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.730496                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.184211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813375                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.691581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.340708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.717300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605899                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.159771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.607400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.210146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.393562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.153742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.480401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.355353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.159771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.607400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.210146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.393562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.153742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.480401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.355353                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70512.948207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74402.039007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        77125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74531.439547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80989.917256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73858.504399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79040.893761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75802.988270                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17705.238562                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18500.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17683.033981                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17929.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17705.575526                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        19334                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18667.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77285.082443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 81675.037780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 88840.198039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78876.637523                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70512.948207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76201.347107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data        77125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74531.439547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 81168.360394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73858.504399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83571.850408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76968.342855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70512.948207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76201.347107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data        77125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74531.439547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 81168.360394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73858.504399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83571.850408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76968.342855                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210765.776699                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210765.776699                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210536.172695                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211083.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210944.444444                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211250                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210541.056284                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210704.125326                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211083.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210944.444444                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210705.042717                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               16893                       # Transaction distribution
system.membus.trans_dist::ReadResp              16892                       # Transaction distribution
system.membus.trans_dist::WriteReq               2594                       # Transaction distribution
system.membus.trans_dist::WriteResp              2594                       # Transaction distribution
system.membus.trans_dist::Writeback              9585                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              788                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            352                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             547                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6035                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6024                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        19196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        43107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1631808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1641756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1641756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              604                       # Total snoops (count)
system.membus.snoop_fanout::samples             36247                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36247    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36247                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13795991                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            69499494                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          101847710                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         669043                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       494026                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7763                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       533797                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         187928                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.205893                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          79441                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          202                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              353184                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1574                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45718                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             192528                       # DTB write hits
system.switch_cpus0.dtb.write_misses              910                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              545712                       # DTB hits
system.switch_cpus0.dtb.data_misses              2484                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64234                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              71621                       # ITB hits
system.switch_cpus0.itb.fetch_misses              502                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          72123                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 6324838                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       540961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               2444482                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             669043                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       267369                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              5476784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          36138                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        14025                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        22544                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           376822                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         5672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      6072735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.402534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.519779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5570318     91.73%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           43397      0.71%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           79675      1.31%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           50090      0.82%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           79086      1.30%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37390      0.62%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           45187      0.74%     97.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           23687      0.39%     97.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          143905      2.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      6072735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.105780                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.386489                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          408812                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5264260                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           319428                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62886                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         17349                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        46511                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          738                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       2054151                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         17349                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          437633                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2464174                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2563135                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           351695                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       238749                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1958399                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          721                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87155                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          7375                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         95972                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      1380539                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      2347890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      2344939                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2608                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      1154865                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          225666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        48447                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         4263                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           430022                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       366377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       202430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       171254                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        79376                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1822968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        76775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1761479                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1686                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       313715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       160400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        49824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      6072735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.290064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.980083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      5334306     87.84%     87.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       331329      5.46%     93.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       142886      2.35%     95.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        88091      1.45%     97.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        83725      1.38%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        41335      0.68%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        28547      0.47%     99.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        12880      0.21%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         9636      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      6072735                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          14887     24.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         26485     42.70%     66.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20655     33.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.03%      0.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1160198     65.86%     65.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          874      0.05%     65.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1184      0.07%     66.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     66.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     66.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     66.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.01%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       375759     21.33%     87.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       194878     11.06%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        27904      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1761479                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.278502                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              62027                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035213                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      9651454                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      2212273                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1711279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7951                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4024                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1818912                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4139                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        19661                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        70883                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         2869                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17855                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         7040                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        15590                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         17349                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2251324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156133                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1922914                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       366377                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       202430                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        52357                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          8519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       144826                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         2869                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         4412                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         9697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        14109                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1746414                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       355295                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        15064                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                23171                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              548926                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          311862                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            193631                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.276120                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1727793                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1715079                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           938903                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1242180                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.271166                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.755851                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       313660                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        26951                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        12953                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      6021806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.266062                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.115575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      5478750     90.98%     90.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       226231      3.76%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       101556      1.69%     96.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        52710      0.88%     97.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        41628      0.69%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        29953      0.50%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         8581      0.14%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        12239      0.20%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        70158      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      6021806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1602173                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1602173                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                480069                       # Number of memory references committed
system.switch_cpus0.commit.loads               295494                       # Number of loads committed
system.switch_cpus0.commit.membars              17157                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            287126                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1545015                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        69431                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        16603      1.04%      1.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      1058110     66.04%     67.08% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          853      0.05%     67.13% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     67.13% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.07%     67.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     67.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     67.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     67.20% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.01%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       312651     19.51%     86.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       184653     11.53%     98.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        27904      1.74%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      1602173                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        70158                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             7857980                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            3882529                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 252103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             2628397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            1586024                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1586024                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.987858                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.987858                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.250761                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.250761                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         2159901                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1256321                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2536                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          50172                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         22572                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           2813                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         2347                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           45                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         1052                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits            699                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    66.444867                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            170                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                1724                       # DTB read hits
system.switch_cpus1.dtb.read_misses                22                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                978                       # DTB write hits
system.switch_cpus1.dtb.write_misses               10                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             10                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                2702                       # DTB hits
system.switch_cpus1.dtb.data_misses                32                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses              32                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                275                       # ITB hits
system.switch_cpus1.itb.fetch_misses               90                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            365                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   13586                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         2917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 11302                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               2813                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches          869                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 5584                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            308                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         4597                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          138                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             1403                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           29                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        13468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.839174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.219279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           11441     84.95%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             148      1.10%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             212      1.57%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             133      0.99%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             306      2.27%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             102      0.76%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             137      1.02%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             137      1.02%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             852      6.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        13468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.207051                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.831886                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            2295                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles         9279                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             1572                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           151                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          110                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts          9870                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           21                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           151                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            2443                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            167                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         8561                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             1600                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          546                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts          9092                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents            12                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.SQFullEvents             7                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands         6031                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        10461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        10455                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         5311                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps             720                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          598                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             2117                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         1840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         1115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          432                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              8028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             7846                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           40                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         1564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          640                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        13468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.253648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0         9895     73.47%     73.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         1709     12.69%     86.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2          737      5.47%     91.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          432      3.21%     94.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          375      2.78%     97.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          156      1.16%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6           85      0.63%     99.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           55      0.41%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           24      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        13468                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu              8      3.42%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      3.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           131     55.98%     59.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           95     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         4617     58.85%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           29      0.37%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         1801     22.95%     82.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite         1021     13.01%     95.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          378      4.82%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          7846                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577506                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                234                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.029824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        29434                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        10423                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         7661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          8080                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           61                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          205                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           151                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            165                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts         8985                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         1840                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         1115                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          752                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           23                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          111                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          134                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         7708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         1746                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          138                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                2740                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1010                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               994                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.567349                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  7695                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 7661                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             3642                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             4920                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.563889                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.740244                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         1647                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          133                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        13146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.437319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        10159     77.28%     77.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         1544     11.75%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          480      3.65%     92.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          333      2.53%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          152      1.16%     96.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          137      1.04%     97.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           75      0.57%     97.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           54      0.41%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          212      1.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        13146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         7320                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          7320                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  2562                       # Number of memory references committed
system.switch_cpus1.commit.loads                 1635                       # Number of loads committed
system.switch_cpus1.commit.membars                 45                       # Number of memory barriers committed
system.switch_cpus1.commit.branches               964                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             6972                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          157                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           47      0.64%      0.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         4263     58.24%     58.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           25      0.34%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         1680     22.95%     82.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          927     12.66%     94.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          378      5.16%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         7320                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          212                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               21817                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              18250                       # The number of ROB writes
system.switch_cpus1.timesIdled                     34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                    118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             9857722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               7273                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 7273                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.868005                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.868005                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.535330                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.535330                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads            9533                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           5604                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          11761                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           250                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         447696                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       408467                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         9199                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       358672                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         235631                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    65.695399                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          13698                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          278                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              329737                       # DTB read hits
system.switch_cpus2.dtb.read_misses               983                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           79461                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              93971                       # DTB write hits
system.switch_cpus2.dtb.write_misses              180                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  33                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          42889                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              423708                       # DTB hits
system.switch_cpus2.dtb.data_misses              1163                       # DTB misses
system.switch_cpus2.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          122350                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              85170                       # ITB hits
system.switch_cpus2.itb.fetch_misses              616                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  29                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          85786                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1464893                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       393578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1482544                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             447696                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       249329                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               777516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          26662                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        13732                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          130                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           156556                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         6405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1198830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.236659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.341286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          831428     69.35%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15121      1.26%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          173319     14.46%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21526      1.80%     86.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           29974      2.50%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           14581      1.22%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14467      1.21%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10708      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           87706      7.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1198830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.305617                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.012049                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          344069                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       510351                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           316463                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15825                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         12122                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        13677                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1224                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1305929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3788                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         12122                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          355266                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104275                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       330734                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           320396                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        76037                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1257767                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2089                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          6768                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         10535                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         38543                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       807566                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1491312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1489832                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1386                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       673065                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          134506                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22888                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2799                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           114482                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       332921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       100229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23103                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        12952                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1177911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1146881                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1394                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       176969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        85104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        24239                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1198830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.956667                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.496441                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0       723538     60.35%     60.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       125216     10.44%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       206960     17.26%     88.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        54156      4.52%     92.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        39707      3.31%     95.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        22523      1.88%     97.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16143      1.35%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7720      0.64%     99.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2867      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1198830                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3105     16.67%     16.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.01%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9876     53.04%     69.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5639     30.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       697098     60.78%     60.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2071      0.18%     60.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          312      0.03%     60.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           67      0.01%     61.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          133      0.01%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       338705     29.53%     90.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        95618      8.34%     98.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        12829      1.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1146881                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.782911                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              18621                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.016236                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      3508923                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1386827                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1112791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         3685                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1893                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1728                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1163537                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1933                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11848                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        40352                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          854                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14086                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          246                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        11186                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         12122                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          46738                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        20259                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1226781                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       332921                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       100229                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        28369                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        19664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          854                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         4216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        11907                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1135724                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       331438                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11158                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                15850                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              425696                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          289051                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             94258                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.775295                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1119338                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1114519                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           580503                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           708673                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.760819                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.819141                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       178630                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         8781                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        10886                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1167592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.895507                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.748183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0       765635     65.57%     65.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       126599     10.84%     76.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       179644     15.39%     91.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        18251      1.56%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        15980      1.37%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8440      0.72%     95.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8272      0.71%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8973      0.77%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35798      3.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1167592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1045587                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1045587                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                378712                       # Number of memory references committed
system.switch_cpus2.commit.loads               292569                       # Number of loads committed
system.switch_cpus2.commit.membars               3841                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            275555                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1659                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1019445                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls         9939                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        11651      1.11%      1.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       635753     60.80%     61.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         1998      0.19%     62.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          304      0.03%     62.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           65      0.01%     62.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt          130      0.01%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       296410     28.35%     90.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite        86431      8.27%     98.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        12829      1.23%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1045587                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        35798                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             2348517                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2479815                       # The number of ROB writes
system.switch_cpus2.timesIdled                   6789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 266063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             6504420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1033968                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1033968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.416768                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.416768                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705832                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705832                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1381591                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         736772                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1327                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             851                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          28332                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         11506                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          49731                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        42203                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1767                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        27827                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18071                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    64.940525                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2677                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          131                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               40400                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1021                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   20                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3432                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              17307                       # DTB write hits
system.switch_cpus3.dtb.write_misses              203                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1312                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               57707                       # DTB hits
system.switch_cpus3.dtb.data_misses              1224                       # DTB misses
system.switch_cpus3.dtb.data_acv                   45                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4744                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7843                       # ITB hits
system.switch_cpus3.itb.fetch_misses              581                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8424                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  315916                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        75945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                251262                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              49731                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        20748                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               181100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6778                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        20798                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          153                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            32771                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       281590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.892297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.230555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          234126     83.14%     83.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2596      0.92%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            7726      2.74%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2558      0.91%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8385      2.98%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1824      0.65%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5365      1.91%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1390      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17620      6.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       281590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.157418                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.795344                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           62584                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       177212                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34021                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4576                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3197                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1978                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        207361                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3197                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           65759                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          31646                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       114202                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            35492                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        31294                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        193644                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents           486                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           373                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         20261                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       132692                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       230925                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       230682                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       105898                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           26794                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10642                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          821                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36888                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        35852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        18986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6207                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2649                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            174303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           174943                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          388                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        17836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       281590                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.621269                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.295377                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       210670     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        24846      8.82%     83.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        14590      5.18%     88.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14091      5.00%     93.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        12180      4.33%     98.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2704      0.96%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1566      0.56%     99.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          536      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          407      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       281590                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            120      1.79%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          4580     68.24%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2012     29.98%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106128     60.66%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          130      0.07%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        43799     25.04%     85.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        17997     10.29%     96.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6855      3.92%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        174943                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553764                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               6712                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.038367                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       637880                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       216964                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       160538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          357                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          303                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        181279                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            370                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          750                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8365                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2710                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         9556                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3197                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           8544                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        18627                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       185843                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        35852                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        18986                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         6086                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        18419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2709                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       172523                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        41996                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2420                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4171                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               59713                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           23895                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             17717                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.546104                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                162757                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               160841                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            73780                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            92041                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.509126                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.801599                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        34921                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2217                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2478                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       274921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.546859                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       219854     79.97%     79.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        27179      9.89%     89.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        11543      4.20%     94.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2978      1.08%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2223      0.81%     95.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1597      0.58%     96.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1259      0.46%     96.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          849      0.31%     97.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7439      2.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       274921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       149085                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        149085                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 43763                       # Number of memory references committed
system.switch_cpus3.commit.loads                27487                       # Number of loads committed
system.switch_cpus3.commit.membars               1122                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21212                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           143027                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1558                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2804      1.88%      1.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94382     63.31%     65.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          120      0.08%     65.27% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     65.27% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     65.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     65.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        28609     19.19%     84.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        16288     10.93%     95.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6855      4.60%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       149085                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7439                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              444760                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             374777                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  34326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             7676316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             146287                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               146287                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.159563                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.159563                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.463057                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.463057                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          215712                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         117279                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17199                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4712                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              43130                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43129                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2594                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2594                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14404                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             893                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           358                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10016                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10016                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        53453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        23537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        23172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                126474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       502720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1323314                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       753152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       854650                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       141952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       219904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3800412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1912                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            71395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  71395    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           51399498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12039728                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28944061                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            102499                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             31752                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18127466                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          14205448                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3404981                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3809004                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
