|funct_gen
VGA_BLANK <= ddfs:inst.blank_n
SW[0] => ddfs:inst.sin
SW[1] => ddfs:inst.triang
SW[2] => ddfs:inst.mirror_x
SW[3] => ddfs:inst.mirror_y
SW[4] => ddfs:inst.fw[0]
SW[5] => ddfs:inst.fw[1]
SW[6] => ddfs:inst.fw[2]
SW[7] => ddfs:inst.fw[3]
SW[8] => ddfs:inst.fw[4]
SW[9] => ddfs:inst.fw[5]
SW[10] => ddfs:inst.fw[6]
SW[11] => ddfs:inst.rst_n
SW[12] => ddfs:inst.freq_cntrl[0]
SW[13] => ddfs:inst.freq_cntrl[1]
SW[14] => ddfs:inst.freq_cntrl[2]
CLOCK_50 => ALTPLa:inst1.inclk0
VGA_SYNC <= ddfs:inst.sync_n
VGA_CLK <= ddfs:inst.VGA_clk
VGA_G[0] <= ddfs:inst.q_VGA[0]
VGA_G[1] <= ddfs:inst.q_VGA[1]
VGA_G[2] <= ddfs:inst.q_VGA[2]
VGA_G[3] <= ddfs:inst.q_VGA[3]
VGA_G[4] <= ddfs:inst.q_VGA[4]
VGA_G[5] <= ddfs:inst.q_VGA[5]
VGA_G[6] <= ddfs:inst.q_VGA[6]
VGA_G[7] <= ddfs:inst.q_VGA[7]
VGA_G[8] <= ddfs:inst.q_VGA[8]
VGA_G[9] <= ddfs:inst.q_VGA[9]


|funct_gen|ddfs:inst
sin => q_tmp[11].OUTPUTSELECT
sin => q_tmp[10].OUTPUTSELECT
sin => q_tmp[9].OUTPUTSELECT
sin => q_tmp[8].OUTPUTSELECT
sin => q_tmp[7].OUTPUTSELECT
sin => q_tmp[6].OUTPUTSELECT
sin => q_tmp[5].OUTPUTSELECT
sin => q_tmp[4].OUTPUTSELECT
sin => q_tmp[3].OUTPUTSELECT
sin => q_tmp[2].OUTPUTSELECT
sin => q_tmp[1].OUTPUTSELECT
sin => act_cont[11].OUTPUTSELECT
sin => act_cont[10].OUTPUTSELECT
sin => act_cont[9].OUTPUTSELECT
sin => act_cont[8].OUTPUTSELECT
sin => act_cont[7].OUTPUTSELECT
sin => act_cont[6].OUTPUTSELECT
sin => act_cont[5].OUTPUTSELECT
sin => act_cont[4].OUTPUTSELECT
sin => act_cont[3].OUTPUTSELECT
sin => act_cont[2].OUTPUTSELECT
sin => act_cont[1].OUTPUTSELECT
sin => act_cont[0].OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp.OUTPUTSELECT
triang => q_tmp[1].DATAA
mirror_x => always4.IN0
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_x => q.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => addr.OUTPUTSELECT
mirror_y => always4.IN1
fw[0] => Add0.IN14
fw[1] => Add0.IN13
fw[2] => Add0.IN12
fw[3] => Add0.IN11
fw[4] => Add0.IN10
fw[5] => Add0.IN9
fw[6] => Add0.IN8
clk => clk.IN2
rst_n => rst_n.IN1
freq_cntrl[0] => freq_cntrl[0].IN1
freq_cntrl[1] => freq_cntrl[1].IN1
freq_cntrl[2] => freq_cntrl[2].IN1
q_VGA[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q_VGA[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
VGA_clk <= freq_divider:f_div_inst.clk_out
blank_n <= <VCC>
sync_n <= <VCC>


|funct_gen|ddfs:inst|sin_lut:lut_inst
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|funct_gen|ddfs:inst|freq_divider:f_div_inst
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
freq_cntrl[0] => Decoder1.IN2
freq_cntrl[0] => Decoder2.IN1
freq_cntrl[1] => Decoder0.IN1
freq_cntrl[1] => Decoder1.IN1
freq_cntrl[1] => count.DATAB
freq_cntrl[1] => count.DATAB
freq_cntrl[1] => Add0.IN35
freq_cntrl[2] => Decoder0.IN0
freq_cntrl[2] => Decoder1.IN0
freq_cntrl[2] => Decoder2.IN0
clk_out <= count[19].DB_MAX_OUTPUT_PORT_TYPE


|funct_gen|ALTPLa:inst1
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|funct_gen|ALTPLa:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


