// Seed: 2258606179
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12,
    output uwire id_13,
    output uwire id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17
);
  assign id_7 = id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd51,
    parameter id_9  = 32'd28
) (
    input  tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  wire id_5
);
  assign id_4 = id_3;
  assign id_4 = 1;
  assign id_4 = id_1;
  logic id_7;
  ;
  localparam id_8 = 1, id_9 = id_9, id_10 = id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_2
  );
  assign modCall_1.type_7 = 0;
  wire _id_11;
  wire [id_9  ==  id_11 : -1] id_12;
endmodule
