// Seed: 4267831354
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  logic [1 'b0 : -1] id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_16#(
        .id_17(1'b0),
        .id_18(1),
        .id_19(1)
    ),
    output uwire id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    inout tri0 id_12,
    input wor id_13,
    output wand id_14
);
  assign id_17 = id_13 - id_4;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
