timestamp=1665448238455

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*541*1067

[~MFT]
0=5|0work.mgf|1067|0
1=3|1work.mgf|1226|0
3=6|3work.mgf|1638|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92166860c35b3a3e84b90d14d4606b136af3

[tb]
A/tb=22|../testbench.sv|3|1*1226
BinL64/tb=3*623
R=../testbench.sv|3
SLP=3*1638
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa2ee2b4a9e55d08478ab08dcff73e01a3

[xor_gate]
A/xor_gate=22|../design.sv|2|1*374
BinL64/xor_gate=3*174
R=../design.sv|2
SLP=3*473
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|11070725c10b909fd6a7e7d7aeb4dccfd87c0d9e5d47914393e583f08079e89011508f1b9b05c92d1c8569a2bf331cf9

[~U]
$root=12|0*0|
tb=12|0*375||0x10
xor_gate=12|0*182|
