I 000051 55 592           1686922658113 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686922658114 2023.06.16 16:37:38)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 39373e3c666e392f3b3b7f636e3e3c3f6c3f3a3e3d)
	(_ent
		(_time 1686922658108)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000051 55 592           1686925588929 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925588930 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a6a3f6f1f6f1a6b0a4a4e0fcf1a1a3a0f3a0a5a1a2)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925588948 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925588949 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b5b0b0e0b2e7e3a3e3b5a7eae6b3e3b2b7b6b7b3e3)
	(_ent
		(_time 1686925588945)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925588960 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925588961 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c5c0c091c29793d393c5d79a96c393c2c7c6c7c393)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925588996 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925588997 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e4e1b6b7b5b3b4f7e6e5f5bee0e2e0e7e6e2e5e2b1)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000051 55 592           1686925607341 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925607342 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c828b8289db8c9a8e8ecad6db8b898ad98a8f8b88)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925607347 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925607348 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c82de83dddeda9ada8c9ed3df8ada8b8e8f8e8ada)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925607353 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925607354 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c82de83dddeda9ada8c9ed3df8ada8b8e8f8e8ada)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925607378 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925607379 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code aba5aefcacfcfbb8a9aabaf1afadafa8a9adaaadfe)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925607382 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925607383 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bbb5bcefbfecbbadb9edfde1ecbcbebdeebdb8bcbf)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925794988 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925794989 2023.06.16 17:29:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 9494969bc6c394829696d2cec3939192c192979390)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925794994 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925794995 2023.06.16 17:29:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a4a4f3f2a2f6f2b2f2a4b6fbf7a2f2a3a6a7a6a2f2)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925795007 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925795008 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4b4e3e1b2e6e2a2e2b4a6ebe7b2e2b3b6b7b6b2e2)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925795028 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925795029 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c3c3c396959493d0c1c2d299c7c5c7c0c1c5c2c596)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925795032 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925795033 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c3c3c1969694c3d5c195859994c4c6c596c5c0c4c7)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925818272 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925818273 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1c59ac6c295839797d3cfc2929093c093969291)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925818278 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925818279 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1909b92c7c383c39587cac693c39297969793c3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925818284 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925818285 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1909b92c7c383c39587cac693c39297969793c3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925818302 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925818303 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4e0e6e0e5e3e4a7b6b5a5eeb0b2b0b7b6b2b5b2e1)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925818306 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925818307 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4e0e4e0e6e3b4a2b6e2f2eee3b3b1b2e1b2b7b3b0)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925857950 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925857951 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8e89838fda8d9b8f8fcbd7da8a888bd88b8e8a89)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925857956 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925857957 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8edc82dbdfdb9bdb8d9fd2de8bdb8a8f8e8f8bdb)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925857962 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925857963 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8e8b838cdadd9e8f8c9cd7898b898e8f8b8c8bd8)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925857983 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925857984 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code acafaafbaafbfcbfaeadbdf6a8aaa8afaeaaadaaf9)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925858008 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925858009 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bcbfb8e8b9ebbcaabeeafae6ebbbb9bae9babfbbb8)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925891653 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925891654 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34666531666334223636726e633331326132373330)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925891659 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925891660 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34663030326662226234266b673262333637363262)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925891665 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925891666 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34666731656364273635256e303230373632353261)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925891671 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925891672 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34663331666264273535716e333330373532613262)
	(_ent
		(_time 1686925891669)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925891675 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925891676 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 44161546161344524612021e134341421142474340)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925896952 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925896953 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b0b6b6b2e5f3e7e7a3bfb2e2e0e3b0e3e6e2e1)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925896958 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925896959 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6e5b7e2b7b3f3b3e5f7bab6e3b3e2e7e6e7e3b3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925896964 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925896965 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b2b6b5b2b5f6e7e4f4bfe1e3e1e6e7e3e4e3b0)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925896970 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925896971 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6e6b6b6b3b5f6e4e4a0bfe2e2e1e6e4e3b0e3b3)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925896974 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925896975 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b0b6b6b2e5f3e7b3a3bfb2e2e0e3b0e3e6e2e1)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925900334 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925900335 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 14444313464314021616524e431311124112171310)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925900340 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925900341 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 14441612124642024214064b471242131617161242)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925900346 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925900347 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24747120757374372625357e202220272622252271)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925900352 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925900353 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24742520767274372525617e232320272522712272)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925900356 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925900357 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24747320767324322672627e732321227122272320)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686932523560 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686932523561 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 07015001565007110505415d500002015201040003)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686932523566 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686932523567 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 070105000255511151071558540151000504050151)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686932523577 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686932523578 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 16104311454146051417074c121012151410171043)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686932523583 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686932523584 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 16101711464046051717534c111112151710431040)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686932523587 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686932523588 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 26207122767126302470607c712123207320252122)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000043 55 680           1686932523593 io
(_unit VHDL(testbenchfunction 0 59(io 0 62))
	(_version vef)
	(_time 1686932523594 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 26217622257071312229347c7220732025202e2020)
	(_ent
		(_time 1686932523591)
	)
	(_inst g1 0 65(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
		)
	)
	(_object
		(_sig(_int a -1 0 63(_arch(_uni))))
		(_sig(_int b -1 0 63(_arch(_uni))))
		(_sig(_int c -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0)))))
			(line__67(_arch 1 0 67(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . io 2 -1)
)
V 000051 55 592           1686932601546 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686932601547 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a7a2f0f0f6f0a7b1a5a5e1fdf0a0a2a1f2a1a4a0a3)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
V 000044 55 535           1686932601566 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686932601567 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c6c3c492c29490d090c6d49995c090c1c4c5c4c090)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000044 55 536           1686932601588 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686932601589 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code d6d38384858186c5d4d7c78cd2d0d2d5d4d0d7d083)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000044 55 495           1686932601602 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686932601603 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e3e7b5b6b0b6f5e7e7a3bce1e1e2e5e7e0b3e0b0)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000048 55 951           1686932601606 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686932601607 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e3b1b5b6b1e6f0e4b0a0bcb1e1e3e0b3e0e5e1e2)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000043 55 680           1686932601612 io
(_unit VHDL(testbenchfunction 0 59(io 0 62))
	(_version vef)
	(_time 1686932601613 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e2b6b5e5b0b1f1e2e9f4bcb2e0b3e0e5e0eee0e0)
	(_ent
		(_time 1686932523590)
	)
	(_inst g1 0 65(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
		)
	)
	(_object
		(_sig(_int a -1 0 63(_arch(_uni))))
		(_sig(_int b -1 0 63(_arch(_uni))))
		(_sig(_int c -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0)))))
			(line__67(_arch 1 0 67(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . io 2 -1)
)
V 000045 55 533           1686989325113 exp1
(_unit VHDL(and2 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989325114 2023.06.17 11:08:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 21742625757671322320307b252725222327202774)
	(_ent
		(_time 1686989325107)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
I 000045 55 535           1686989349631 exp1
(_unit VHDL(newand 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989349632 2023.06.17 11:09:09)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5e1b5b6e5b3b6f3e4e4a0bfb0e3b0e3e0e2e2e3e4)
	(_ent
		(_time 1686989349629)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
V 000045 55 535           1686989544777 exp1
(_unit VHDL(newand 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989544778 2023.06.17 11:12:24)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 393d6c3c356f6a2f38387c636c3f6c3f3c3e3e3f38)
	(_ent
		(_time 1686989349628)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
V 000050 55 594           1686990217169 when_else
(_unit VHDL(three_state 0 3(when_else 0 7))
	(_version vef)
	(_time 1686990217170 2023.06.17 11:23:37)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b0b1b6e4b8e6e6a6b5e7a5e9b7b7b3b7b4b6b1b7b4)
	(_ent
		(_time 1686990217165)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int enable -1 0 4(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . when_else 1 -1)
)
I 000045 55 821           1686991766100 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1686991766101 2023.06.17 11:49:26)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 494f484b451e1e5f1f195d131d4e4b4a4b4e414a4d)
	(_ent
		(_time 1686991766098)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 984           1687000013831 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687000013832 2023.06.17 14:06:53)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f0a3a5a0f3a6a4e6f2f0e0aaa2f7f0f6f3f7f0f6f3)
	(_ent
		(_time 1687000013824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 984           1687000422158 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687000422159 2023.06.17 14:13:42)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f8fef1a8f3aeaceefaf8e8a2aafff8fefbfff8fefb)
	(_ent
		(_time 1687000013823)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000046 55 1465          1687003072416 Behav
(_unit VHDL(instructionmemory 0 13(behav 0 21))
	(_version vef)
	(_time 1687003072417 2023.06.17 14:57:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 828cda8cd5d4d595848d90d9d684818586848b84d4)
	(_ent
		(_time 1687003072414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14(_array -1((_dto i 4 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ROM_Array 0 23(_array 2((_to i 0 i 31)))))
		(_cnst(_int Content 3 0 26(_arch((0(_string \"00000001"\))(1(_string \"00000010"\))(2(_string \"00000011"\))(3(_string \"00000100"\))(4(_string \"00000101"\))(5(_string \"00000110"\))(6(_string \"00000111"\))(7(_string \"00001000"\))(8(_string \"00001001"\))(9(_string \"00001010"\))(10(_string \"00001011"\))(11(_string \"00001100"\))(12(_string \"00001101"\))(13(_string \"00001110"\))(14(_string \"00001111"\))(_others(_string \"11111111"\))))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 1000          1687038077752 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038077753 2023.06.18 00:41:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 227477262374763420223278702522242125222421)
	(_ent
		(_time 1687038077745)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1000          1687038111556 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038111557 2023.06.18 00:41:51)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 36323433336062203436266c643136303531363035)
	(_ent
		(_time 1687038077744)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000046 55 1126          1687038334502 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038334503 2023.06.18 00:45:34)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 101f1017454647071543024b441613171416191646)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000050 55 1548          1687038386238 structure
(_unit VHDL(processor 0 6(structure 0 13))
	(_version vef)
	(_time 1687038386239 2023.06.18 00:46:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 36373532326134203734236d643135306031343136)
	(_ent
		(_time 1687038386236)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int data_in 1 0 21(_ent (_in))))
				(_port(_int data_out 1 0 22(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 28(_ent (_in))))
				(_port(_int Data_out 2 0 29(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 37(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 38(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 33(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1126          1687038660638 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038660639 2023.06.18 00:51:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0d02070b0c5b5a1a085e1f56590b0e0a090b040b5b)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000051 55 1000          1687038662421 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038662422 2023.06.18 00:51:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 020c53040354561400021258500502040105020401)
	(_ent
		(_time 1687038077744)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000050 55 1518          1687038664736 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687038664737 2023.06.18 00:51:04)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0a5c090d595d081c0b0f1f51580d090c5c0d080d0a)
	(_ent
		(_time 1687038664734)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Data_out 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1518          1687038746511 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687038746512 2023.06.18 00:52:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 80d2828f82d78296818595dbd2878386d687828780)
	(_ent
		(_time 1687038664733)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Data_out 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000046 55 1126          1687038864746 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038864747 2023.06.18 00:54:24)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5a0e53595e0c0d4d5f0948010e5c595d5e5c535c0c)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039151921 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039151922 2023.06.18 00:59:11)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1e1915191e4849091b4d0c454a181d191a18171848)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039161527 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039161528 2023.06.18 00:59:21)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 989d9697c5cecf8f9dcb8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039226540 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039226541 2023.06.18 01:00:26)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8f8a83818cd9d8988adc9dd4db898c888b898689d9)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1176          1687083582296 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687083582297 2023.06.18 13:19:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 737c2f7225252464762061282775707477757a7525)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1176          1687083627446 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687083627447 2023.06.18 13:20:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d7d58b85858180c0d284c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1169          1687084080101 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687084080102 2023.06.18 13:28:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 07020901555150100254155c5301040003010e0151)
	(_ent
		(_time 1687084080096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1169          1687084148637 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687084148638 2023.06.18 13:29:08)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bab8b1eebeecedadbfe9a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 1506          1687084402071 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687084402072 2023.06.18 13:33:22)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b8bdb8edb2efbaaeb9bdade3eabfbbbeeebfbabfb8)
	(_ent
		(_time 1687084402063)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Instr 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1148          1687085929887 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687085929888 2023.06.18 13:58:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cccccc999c9a98dace9adc969ecbcccacfcbcccacf)
	(_ent
		(_time 1687085929883)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4)(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__26(_arch 1 0 26(_assignment(_alias((data_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1035          1687086140498 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086140499 2023.06.18 14:02:20)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 6e39686e3f393e786a6c7c343e686a686a686b696c)
	(_ent
		(_time 1687086140495)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086196644 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086196645 2023.06.18 14:03:16)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code cac4c99f9f9d9adccec8d8909acccecccecccfcdc8)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086202111 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086202112 2023.06.18 14:03:22)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 27282e23247077312325357d772123212321222025)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086207746 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086207747 2023.06.18 14:03:27)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 20777424247770362422327a702624262426252722)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1035          1687086227188 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086227189 2023.06.18 14:03:47)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 1d4d4d1a4d4a4d0b191f0f474d1b191b191b181a1f)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1033          1687086494433 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086494434 2023.06.18 14:08:14)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code fff9aaafada8afe9fbfdeda0aaf9fef9fbf9fbf9fa)
	(_ent
		(_time 1687086494429)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1148          1687086544556 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687086544557 2023.06.18 14:09:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cc9fcd999c9a98dace9adc969ecbcccacfcbcccacf)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4)(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__26(_arch 1 0 26(_assignment(_alias((data_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000050 55 2184          1687086610080 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687086610081 2023.06.18 14:10:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code c794c693c290c5d1c697d29c95c0c4c191c0c5c0c7)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2184          1687086619532 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687086619533 2023.06.18 14:10:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b5e4b3e0b2e2b7a3b4e5a0eee7b2b6b3e3b2b7b2b5)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 928           1687086967193 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687086967194 2023.06.18 14:16:07)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bdbeb9e9eaebe9abbfb2ade7efbabdbbbebabdbbbe)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2184          1687087018024 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087018025 2023.06.18 14:16:58)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 494e1b4a421e4b5f48195c121b4e4a4f1f4e4b4e49)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 928           1687087026299 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687087026300 2023.06.18 14:17:06)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9396c19c93c5c785919c83c9c19493959094939590)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687087236782 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687087236783 2023.06.18 14:20:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code d7d7d785d48087c1d3d0c58882d1d6d1d3d1d3d1d2)
	(_ent
		(_time 1687087236780)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1687087238714 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687087238715 2023.06.18 14:20:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 68696168633e3c7e6a6778323a6f686e6b6f686e6b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687087240115 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687087240116 2023.06.18 14:20:40)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d7d78b85858180c0d284c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2277          1687087249230 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087249231 2023.06.18 14:20:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7c727e7c2d2b7e6a7d2c69272e7b7f7a2a7b7e7b7c)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2124          1687087283919 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087283920 2023.06.18 14:21:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fbfdf2aaabacf9edfaa8eea0a9fcf8fdadfcf9fcfb)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 48(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2257          1687087434842 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087434843 2023.06.18 14:23:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8584828a82d2879384d590ded7828683d382878285)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087437345 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087437346 2023.06.18 14:23:57)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4949484a421e4b5f48195c121b4e4a4f1f4e4b4e49)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087441759 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087441760 2023.06.18 14:24:01)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7f707d7f2b287d697e2f6a242d787c7929787d787f)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087445603 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087445604 2023.06.18 14:24:05)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 838d828c82d4819582d396d8d1848085d584818483)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087459745 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087459746 2023.06.18 14:24:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cf9bc79b9b98cdd9ce9fda949dc8ccc999c8cdc8cf)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087489152 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087489153 2023.06.18 14:24:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aeaafcf8f9f9acb8affebbf5fca9ada8f8a9aca9ae)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087927135 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087927136 2023.06.18 14:32:07)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8edcdf81d9d98c988fde9bd5dc898d88d8898c898e)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087938557 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087938558 2023.06.18 14:32:18)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 1c1a1b1a4d4b1e0a1d4c09474e1b1f1a4a1b1e1b1c)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687087941690 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687087941691 2023.06.18 14:32:21)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 61656361643631776566733e346760676567656764)
	(_ent
		(_time 1687087941679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~2}~12 0 8(_array -1((_dto i 31 i 2)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2336          1687087969712 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087969713 2023.06.18 14:32:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d0ded083d287d2c6d180c58b82d7d3d686d7d2d7d0)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
			(_port
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687089263036 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687089263037 2023.06.18 14:54:23)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e1e3b6b2e5b6b6f7b7b1f5bbb5e6e3e2e3e6e9e2e5)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687089263078 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687089263079 2023.06.18 14:54:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0f0c5b095a595b190d001f555d080f090c080f090c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687089263130 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089263131 2023.06.18 14:54:23)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3e3c633b3e6869293b6d2c656a383d393a38373868)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2336          1687089263182 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687089263183 2023.06.18 14:54:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d7e297d2b2a7f6b7c2d68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
			(_port
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687089263215 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687089263216 2023.06.18 14:54:23)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 9c9ec993cbcbcc8a989b8ec3c99a9d9a989a989a99)
	(_ent
		(_time 1687089263207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687089270017 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687089270018 2023.06.18 14:54:30)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 1919101e144e490f1d1e0b464c1f181f1d1f1d1f1c)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1687089272421 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687089272422 2023.06.18 14:54:32)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8f8f8e81dad9db998d809fd5dd888f898c888f898c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687089273744 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089273745 2023.06.18 14:54:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b0b1bfe4e5e6e7a7b5e3a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2257          1687089275198 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687089275199 2023.06.18 14:54:35)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5d5d0e5f0b0a5f4b5c0d48060f5a5e5b0b5a5f5a5d)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1166          1687089759782 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089759783 2023.06.18 15:02:39)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1c474d4c1918584a1c5d141b494c484b49464919)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1166          1687089832989 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089832990 2023.06.18 15:03:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 42121d4015141555471150191644414546444b4414)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1166          1687090035010 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687090035011 2023.06.18 15:07:15)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 61666c61353736766432733a356762666567686737)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 904           1687090152429 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687090152430 2023.06.18 15:09:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0f5d58095d585f190b081d505a090e090b090b090a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2257          1687090167576 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687090167577 2023.06.18 15:09:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 434512404214415542135618114440451544414443)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687090177993 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687090177994 2023.06.18 15:09:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code eae9e8b8b9bde8fcebbaffb1b8ede9ecbcede8edea)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1510          1687092434576 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687092434577 2023.06.18 15:47:14)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code bbeeb8efecece8adb0eea8e0eebdbebcb9bdbdbdb2)
	(_ent
		(_time 1687092434574)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687103201922 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687103201923 2023.06.18 18:46:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code abfbfefcaafdfabda8afe8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000050 55 4751          1687103896632 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687103896633 2023.06.18 18:58:16)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5a545d58090d584c5c594f01085d595c0c5d585d5a)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(Instr(d_26_22)))
			((RB)(Instr(d_16_12)))
			((RW)(Instr(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(Instr(d_2_1)))
			((Funct)(Instr(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_implicit)
			(_port
				((ALUType)(ALUType))
				((Funct)(Funct))
				((ALUOP)(ALUOP))
			)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 4801          1687103974400 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687103974401 2023.06.18 18:59:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 20742725227722362623357b722723267627222720)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_implicit)
			(_port
				((ALUType)(ALUType))
				((Funct)(Funct))
				((ALUOP)(ALUOP))
			)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1025          1687104002727 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687104002728 2023.06.18 19:00:02)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c8cdcc9d939e99deca9a8e92cccfcccfcace9ece9b)
	(_ent
		(_time 1687104002724)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 4722          1687104006712 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687104006713 2023.06.18 19:00:06)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 585b5d5a520f5a4e5e5b4d030a5f5b5e0e5f5a5f58)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
V 000046 55 1166          1687104320946 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687104320947 2023.06.18 19:05:20)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d3d4da81858584c4d680c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000000000000000000000"\))((_string \"00000000000000000000000001011100"\))((_string \"00010000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1687104323120 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687104323121 2023.06.18 19:05:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4f49464d1a191b594d405f151d484f494c484f494c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687104324720 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687104324721 2023.06.18 19:05:24)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 888fdf8684dfd89e8c8f9ad7dd8e898e8c8e8c8e8d)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1903          1687104326770 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687104326771 2023.06.18 19:05:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 97939198c3c1c6819493d4ccc3919691c490929196)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687104329279 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687104329280 2023.06.18 19:05:29)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 5b5e5b585a0d0a4d59091d015f5c5f5c595d0d5d08)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 4722          1687104335573 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687104335574 2023.06.18 19:05:35)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 030052040254011505001658510400055504010403)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1738          1687110922464 behav
(_unit VHDL(datamemory 0 8(behav 0 23))
	(_version vef)
	(_time 1687110922465 2023.06.18 20:55:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0e5b59085a585e180c0c4a545a085a0858090c0907)
	(_ent
		(_time 1687110912354)
	)
	(_object
		(_gen(_int width -1 0 9 \32\ (_ent gms((i 32)))))
		(_gen(_int depth -1 0 10 \4096\ (_ent((i 4096)))))
		(_gen(_int addr -1 0 11 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_port(_int Read -2 0 13(_ent(_in))))
		(_port(_int Write -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{addr-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Data_in 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 17(_array -2((_dto c 4 i 0)))))
		(_port(_int Data_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 28(_array -2((_dto c 5 i 0)))))
		(_type(_int ram_type 0 27(_array 3((_to i 0 c 6)))))
		(_sig(_int tmp_ram 4 0 29(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 7 -1)
)
I 000051 55 724           1687111263356 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 0 11))
	(_version vef)
	(_time 1687111263357 2023.06.18 21:01:03)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a9f9abffa5fff5baabf8b1f6f9affdaeacaea1aaab)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687116779613 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116779614 2023.06.18 22:32:59)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8387858d81d4de95d58090d98485d68487848185d5)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2081          1687116784900 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116784901 2023.06.18 22:33:04)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 24267020217379327227377e232271232023262272)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2081          1687116791562 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116791563 2023.06.18 22:33:11)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 34373131316369226237276e333261333033363262)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 829           1687117012196 Behavioral
(_unit VHDL(extender 0 5(behavioral 0 10))
	(_version vef)
	(_time 1687117012197 2023.06.18 22:36:52)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 05510802085355130102405f50030002070300020d)
	(_ent
		(_time 1687117012189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 6(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 886           1687117244260 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117244261 2023.06.18 22:40:44)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 8381848c88d5d3958782c6d9d6858684818586848b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117267071 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117267072 2023.06.18 22:41:07)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a0aff7f6a8f6f0b6a4a1e5faf5a6a5a7a2a6a5a7a8)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117330677 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117330678 2023.06.18 22:42:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1916181f184f490f1d185c434c1f1c1e1b1f1c1e11)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117333689 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117333690 2023.06.18 22:42:13)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e1eeb2b3e8b7b1f7e5e0a4bbb4e7e4e6e3e7e4e6e9)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 745           1687118400512 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 10))
	(_version vef)
	(_time 1687118400513 2023.06.18 23:00:00)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 1d4e4e1b4c4b410e1f4c05424d1b491a181a151e1f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 745           1687118407436 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687118407437 2023.06.18 23:00:07)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3731613335616b2435662f686731633032303f3435)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 6955          1687118687334 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687118687335 2023.06.18 23:04:47)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 898a8e8682de8b9f8d8b9cd2db8e8a8fdf8e8b8e89)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 113(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 115(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 118(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 122(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 124(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busWT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 126(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 128(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 130(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 106(_arch(_uni))))
		(_sig(_int adder_out 17 0 106(_arch(_uni))))
		(_sig(_int pc_out 17 0 106(_arch(_uni))))
		(_sig(_int busAT 17 0 106(_arch(_uni))))
		(_sig(_int busBT 17 0 106(_arch(_uni))))
		(_sig(_int busWT 17 0 106(_arch(_uni))))
		(_sig(_int InstrT 17 0 106(_arch(_uni))))
		(_sig(_int ExtOut 17 0 106(_arch(_uni))))
		(_sig(_int ALUINB 17 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 107(_arch(_uni))))
		(_sig(_int RegWrT -1 0 108(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 108(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 108(_arch(_uni))))
		(_sig(_int MemRdT -1 0 108(_arch(_uni))))
		(_sig(_int MemWrT -1 0 108(_arch(_uni))))
		(_sig(_int WBdataT -1 0 108(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 876           1687119190259 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687119190260 2023.06.18 23:13:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 13431215184543051712564946151614111516141b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1025          1687119190293 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687119190294 2023.06.18 23:13:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 336336366365622531617569373437343135653560)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7263          1687119190337 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119190338 2023.06.18 23:13:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 61306560623663776a61743a336662673766636661)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 127(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 129(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 132(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 134(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 136(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 138(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 140(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 142(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 144(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst MEMmux_block 0 148(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 120(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 120(_arch(_uni))))
		(_sig(_int adder_out 17 0 120(_arch(_uni))))
		(_sig(_int pc_out 17 0 120(_arch(_uni))))
		(_sig(_int busAT 17 0 120(_arch(_uni))))
		(_sig(_int busBT 17 0 120(_arch(_uni))))
		(_sig(_int busWT 17 0 120(_arch(_uni))))
		(_sig(_int InstrT 17 0 120(_arch(_uni))))
		(_sig(_int ExtOut 17 0 120(_arch(_uni))))
		(_sig(_int ALUINB 17 0 120(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 120(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 121(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 121(_arch(_uni))))
		(_sig(_int RegWrT -1 0 122(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 122(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 122(_arch(_uni))))
		(_sig(_int MemRdT -1 0 122(_arch(_uni))))
		(_sig(_int MemWrT -1 0 122(_arch(_uni))))
		(_sig(_int WBdataT -1 0 122(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687119256037 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687119256038 2023.06.18 23:14:16)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0959050f555f5e1e0c5d1b525d0f0a0e0d0f000f5f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1439          1687119463912 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687119463913 2023.06.18 23:17:43)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0c08090a5e5a5c1a0e0b4856580a580a5a0b0e0b05)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int tmp_ram 2 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__43(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7899          1687119759621 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119759622 2023.06.18 23:22:39)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 326436363265302439322769603531346435303532)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687119782740 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687119782741 2023.06.18 23:23:02)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 78282479252e2f6f7d2c6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1439          1687119782793 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687119782794 2023.06.18 23:23:02)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b6e6e7e2b1e0e6a0b4b1f2ece2b0e2b0e0b1b4b1bf)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int tmp_ram 2 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__43(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7899          1687119782833 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119782834 2023.06.18 23:23:02)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d5848086d282d7c3ded5c08e87d2d6d383d2d7d2d5)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7858          1687119896593 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119896594 2023.06.18 23:24:56)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3b6e693f6b6c392d303b2e60693c383d6d3c393c3b)
	(_ent
		(_time 1687119880135)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687120368431 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687120368432 2023.06.18 23:32:48)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1c134d4c1918584a1b5d141b494c484b49464919)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7858          1687120374348 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120374349 2023.06.18 23:32:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 71767471722673677a71642a237672772776737671)
	(_ent
		(_time 1687119880135)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687120447230 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120447231 2023.06.18 23:34:07)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2c292e297d7b2e3a272c39777e2b2f2a7a2b2e2b2c)
	(_ent
		(_time 1687120447228)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687120458546 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120458547 2023.06.18 23:34:18)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5c5f095e0d0b5e4a575c49070e5b5f5a0a5b5e5b5c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1632          1687121508331 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121508332 2023.06.18 23:51:48)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1112161611474107131f554b451745174716131618)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000046 55 1632          1687121535983 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121535984 2023.06.18 23:52:15)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1a4e481d4a4c4a0c18145e404e1c4e1c4c1d181d13)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000046 55 1632          1687121538270 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121538271 2023.06.18 23:52:18)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 03560f0501555315010d475957055705550401040a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7731          1687121543619 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121543620 2023.06.18 23:52:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e3b0b0b1e2b4e1f5e8e3f6b8b1e4e0e5b5e4e1e4e3)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687121625123 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121625124 2023.06.18 23:53:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4e49154c4e1819594b1a5c151a484d494a48474818)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687121634001 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687121634002 2023.06.18 23:53:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code f9fca9a9f5aeaeefafa9eda3adfefbfafbfef1fafd)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687121634038 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687121634039 2023.06.18 23:53:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 191d4c1e134f4d0f1b1609434b1e191f1a1e191f1a)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1172          1687121634067 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121634068 2023.06.18 23:53:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 383d643d656e6f2f3d6c2a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687121634091 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121634092 2023.06.18 23:53:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 57530255520055415c57420c055054510150555057)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687121634120 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687121634121 2023.06.18 23:53:54)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 767322777421266072716429237077707270727073)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687121634188 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687121634189 2023.06.18 23:53:54)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b5b1e2e1b5e2e6a3bee0a6eee0b3b0b2b7b3b3b3bc)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687121634253 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687121634254 2023.06.18 23:53:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f3f6a7a3a3a5a2e5f0f7b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687121634324 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687121634325 2023.06.18 23:53:54)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 41441643131710574313071b454645464347174712)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687121634357 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121634358 2023.06.18 23:53:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 6164336161373177636f253b356735673766636668)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687121634396 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687121634397 2023.06.18 23:53:54)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8085828f85d6dc9382d198dfd086d4878587888382)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687121634448 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687121634449 2023.06.18 23:53:54)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bebbbceaeae9e3a8e8bdade4b9b8ebb9bab9bcb8e8)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687121634528 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687121634529 2023.06.18 23:53:54)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0d0f080a515b5d1b090c4857580b080a0f0b080a05)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687121848528 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121848529 2023.06.18 23:57:28)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fdf2feacabaaffebf6fde8a6affafefbabfafffafd)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121850302 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121850303 2023.06.18 23:57:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e2edb3b0e2b5e0f4e9e2f7b9b0e5e1e4b4e5e0e5e2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121853637 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121853638 2023.06.18 23:57:33)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f2fcf5a3f2a5f0e4f9f2e7a9a0f5f1f4a4f5f0f5f2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121854815 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121854816 2023.06.18 23:57:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8688d58982d184908d8693ddd4818580d081848186)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121856168 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121856169 2023.06.18 23:57:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d583d486d282d7c3ded5c08e87d2d6d383d2d7d2d5)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121857489 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121857490 2023.06.18 23:57:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f6a0f0a7f2a1f4e0fdf6e3ada4f1f5f0a0f1f4f1f6)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687121864266 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121864267 2023.06.18 23:57:44)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 73267b7225252464762761282775707477757a7525)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687121864290 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121864291 2023.06.18 23:57:44)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 83d6868d81d5d395818dc7d9d785d785d58481848a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 1157          1687122162413 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122162414 2023.06.19 00:02:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 10124c17454647071544024b441613171416191646)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687122186951 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122186952 2023.06.19 00:03:06)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f2a4a6a3f2a5f0e4f9f2e7a9a0f5f1f4a4f5f0f5f2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1157          1687122194231 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122194232 2023.06.19 00:03:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 64313c64353233736130763f3062676360626d6232)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687122402810 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122402811 2023.06.19 00:06:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 26762622757071312372347d7220252122202f2070)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687122518121 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122518122 2023.06.19 00:08:38)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 96c3c49892c194809d9683cdc4919590c091949196)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687122525884 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687122525885 2023.06.19 00:08:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code dc8ed18e8a8b8bca8a8cc88688dbdedfdedbd4dfd8)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687122525919 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687122525920 2023.06.19 00:08:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fcaff5acacaaa8eafef3eca6aefbfcfafffbfcfaff)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687122525954 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122525955 2023.06.19 00:08:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2a78722e2e7c7d3d2f7e38717e2c292d2e2c232c7c)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687122525999 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122526000 2023.06.19 00:08:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 590a085b520e5b4f52594c020b5e5a5f0f5e5b5e59)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687122526030 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687122526031 2023.06.19 00:08:46)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 792b2978742e296f7d7e6b262c7f787f7d7f7d7f7c)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687122526057 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687122526058 2023.06.19 00:08:46)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 98cbcb9795cfcb8e93cd8bc3cd9e9d9f9a9e9e9e91)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687122526079 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687122526080 2023.06.19 00:08:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 98cac897c3cec98e9b9cdbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687122526118 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687122526119 2023.06.19 00:08:46)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c7959792939196d1c595819dc3c0c3c0c5c191c194)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687122526152 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687122526153 2023.06.19 00:08:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e6b4b3b5e1b0b6f0e4e8a2bcb2e0b2e0b0e1e4e1ef)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687122526171 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687122526172 2023.06.19 00:08:46)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 055703020553591607541d5a5503510200020d0607)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687122526197 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687122526198 2023.06.19 00:08:46)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 15471312114248034316064f121340121112171343)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687122526237 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687122526238 2023.06.19 00:08:46)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 44161347481214524045011e11424143464241434c)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198603150 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198603151 2023.06.19 21:16:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code aefaa5f9aef8f9b9abfabcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687198607836 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687198607837 2023.06.19 21:16:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code fda8fdadacaaaaebabade9a7a9fafffefffaf5fef9)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687198607878 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687198607879 2023.06.19 21:16:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2c7829287c7a783a2e233c767e2b2c2a2f2b2c2a2f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198607927 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198607928 2023.06.19 21:16:47)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5b0e57585c0d0c4c5e0f49000f5d585c5f5d525d0d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687198607951 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687198607952 2023.06.19 21:16:47)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7a2e7f7a292d786c717a6f21287d797c2c7d787d7a)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687198607998 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687198607999 2023.06.19 21:16:47)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code a9fcadfea4fef9bfadaebbf6fcafa8afadafadafac)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687198608039 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687198608040 2023.06.19 21:16:48)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c99dce9cc59e9adfc29cda929ccfcccecbcfcfcfc0)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687198608071 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687198608072 2023.06.19 21:16:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e8bdecbbb3beb9feebecabb3bceee9eebbefedeee9)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687198608119 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687198608120 2023.06.19 21:16:48)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 26732122737077302474607c222122212420702075)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687198608159 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687198608160 2023.06.19 21:16:48)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 46134444411016504448021c12401240104144414f)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687198608207 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687198608208 2023.06.19 21:16:48)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 742126747522286776256c2b2472207371737c7776)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687198608276 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687198608277 2023.06.19 21:16:48)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c3969196c1949ed595c0d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687198608346 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687198608347 2023.06.19 21:16:48)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 01540306085751170500445b540704060307040609)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198790900 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198790901 2023.06.19 21:19:50)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 141b1d13454243031140064f4012171310121d1242)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687198811581 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687198811582 2023.06.19 21:20:11)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e3b1e3b1e2b4e1f5e8e3f6b8b1e4e0e5b5e4e1e4e3)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1632          1687198814771 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687198814772 2023.06.19 21:20:14)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 57040754510107415559130d03510351015055505e)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
V 000051 55 1157          1687199383051 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687199383052 2023.06.19 21:29:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 303f3035656667273564226b643633373436393666)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687199574703 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687199574704 2023.06.19 21:32:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d8d6d48a858e8fcfdd8dca838cdedbdfdcded1de8e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000045 55 821           1687199580349 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687199580350 2023.06.19 21:33:00)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e1eeb7b2e5b6b6f7b7b1f5bbb5e6e3e2e3e6e9e2e5)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687199580371 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687199580372 2023.06.19 21:33:00)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f1ffa3a1f3a7a5e7f3fee1aba3f6f1f7f2f6f1f7f2)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687199580401 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687199580402 2023.06.19 21:33:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 101f4a17454647071545024b441613171416191646)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687199580430 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687199580431 2023.06.19 21:33:00)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2f217c2a7b782d39242f3a747d282c2979282d282f)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687199580455 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687199580456 2023.06.19 21:33:00)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 4e411c4c1f191e584a495c111b484f484a484a484b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687199580486 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687199580487 2023.06.19 21:33:00)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6e603f6e3e393d78653b7d353b686b696c68686867)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687199580508 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687199580509 2023.06.19 21:33:00)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d722f7c7a2b2c6b7e793e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687199580543 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687199580544 2023.06.19 21:33:00)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code aca3fefbacfafdbaaefeeaf6a8aba8abaeaafaaaff)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687199580573 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687199580574 2023.06.19 21:33:00)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bcb3ebe8eeeaecaabeb2f8e6e8bae8baeabbbebbb5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687199580595 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687199580596 2023.06.19 21:33:00)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code dbd4dc888c8d87c8d98ac3848bdd8fdcdedcd3d8d9)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687199580615 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687199580616 2023.06.19 21:33:00)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code ebe4ecb8b8bcb6fdbde8f8b1ecedbeecefece9edbd)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687199580643 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687199580644 2023.06.19 21:33:00)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0a055b0d535c5a1c0e0b4f505f0c0f0d080c0f0d02)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1025          1687200073877 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200073878 2023.06.19 21:41:13)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code bcb8bee8bceaedaabdbffae6b8bbb8bbbebaeabaef)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687200079855 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687200079856 2023.06.19 21:41:19)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 1d184b1a4c4a4a0b4b4d0947491a1f1e1f1a151e19)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687200079874 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687200079875 2023.06.19 21:41:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2c287e287c7a783a2e233c767e2b2c2a2f2b2c2a2f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200079893 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200079894 2023.06.19 21:41:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3c3967393a6a6b2b39692e67683a3f3b383a353a6a)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687200079908 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687200079909 2023.06.19 21:41:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4c481e4f1d1b4e5a474c59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687200079927 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687200079928 2023.06.19 21:41:19)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 5b5e08580d0c0b4d5f5c49040e5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687200079948 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687200079949 2023.06.19 21:41:19)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6b6f3b6b3c3c387d603e78303e6d6e6c696d6d6d62)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687200079963 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687200079964 2023.06.19 21:41:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7f297b782c2b6c797e39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(2)(5)(6)(7)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687200079975 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200079976 2023.06.19 21:41:19)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 8a8fd98488dcdb9c8b89ccd08e8d8e8d888cdc8cd9)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687200080002 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687200080003 2023.06.19 21:41:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a9acfffea1fff9bfaba7edf3fdaffdafffaeabaea0)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687200080035 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687200080036 2023.06.19 21:41:20)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code c9cccf9dc59f95dacb98d19699cf9dcecccec1cacb)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687200080062 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687200080063 2023.06.19 21:41:20)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code e8edeebbe1bfb5febeebfbb2efeebdefecefeaeebe)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687200080080 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200080081 2023.06.19 21:41:20)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e8edbfbae8beb8feece9adb2bdeeedefeaeeedefe0)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200179748 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200179749 2023.06.19 21:42:59)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1a474d4c1918584a1a5d141b494c484b49464919)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000045 55 821           1687200188856 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687200188857 2023.06.19 21:43:08)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code d586d587d58282c38385c18f81d2d7d6d7d2ddd6d1)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687200188893 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687200188894 2023.06.19 21:43:08)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0456010203525012060b145e560304020703040207)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200188930 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200188931 2023.06.19 21:43:08)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 23702f2775757434267631787725202427252a2575)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687200188950 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687200188951 2023.06.19 21:43:08)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 336136373264312538332668613430356534313433)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687200188971 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687200188972 2023.06.19 21:43:08)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 52015651540502445655400d075453545654565457)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687200188993 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687200188994 2023.06.19 21:43:08)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 62306562653531746937713937646765606464646b)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687200189015 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687200189016 2023.06.19 21:43:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 81d2858fd3d7d0978285c2dad5878087d286848780)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687200189030 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200189031 2023.06.19 21:43:09)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 81d2858fd3d7d0978082c7db858685868387d787d2)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687200189079 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687200189080 2023.06.19 21:43:09)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b0e3b1e4b1e6e0a6b2bef4eae4b6e4b6e6b7b2b7b9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687200189100 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687200189101 2023.06.19 21:43:09)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code cf9c9e9b9c9993dccd9ed7909fc99bc8cac8c7cccd)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687200189114 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687200189115 2023.06.19 21:43:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code df8c8e8d888882c989dccc85d8d98ad8dbd8ddd989)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687200189143 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200189144 2023.06.19 21:43:09)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code feadfeafa3a8aee8faffbba4abf8fbf9fcf8fbf9f6)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245123746 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245123747 2023.06.20 10:12:03)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cfc09d9b9b98cdd9c4cfda949dc8ccc999c8cdc8cf)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1167          1687245132231 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687245132232 2023.06.20 10:12:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f4a3aea4a5a2a3e3f1a1e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 1025          1687245132290 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245132291 2023.06.20 10:12:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 237476277375723522206579272427242125752570)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245359184 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245359185 2023.06.20 10:15:59)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d787e7d2b2a7f6b767d68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687245712758 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687245712759 2023.06.20 10:21:52)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 97999b9895c0c081c1c783cdc390959495909f9493)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687245712794 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687245712795 2023.06.20 10:21:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c6c9ce93c39092d0c4c9d69c94c1c6c0c5c1c6c0c5)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687245712842 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687245712843 2023.06.20 10:21:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f5fbf4a5a5a3a2e2f0a0e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687245712898 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245712899 2023.06.20 10:21:52)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 242b2d21227326322f24317f762327227223262324)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687245712936 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687245712937 2023.06.20 10:21:52)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 535d5b50540403455754410c065552555755575556)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687245712990 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687245712991 2023.06.20 10:21:52)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 828d898c85d5d19489d791d9d7848785808484848b)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687245713019 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687245713020 2023.06.20 10:21:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a1afa9f6f3f7f0b7a2a5e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687245713039 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245713040 2023.06.20 10:21:53)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code b1bfb9e5e3e7e0a7b0b2f7ebb5b6b5b6b3b7e7b7e2)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687245713060 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687245713061 2023.06.20 10:21:53)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code d0dedd82d18680c6d2de948a84d684d686d7d2d7d9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687245713089 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687245713090 2023.06.20 10:21:53)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code efe1b2bdbcb9b3fcedbef7b0bfe9bbe8eae8e7eced)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687245713117 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687245713118 2023.06.20 10:21:53)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code fff1a2afa8a8a2e9a9fceca5f8f9aaf8fbf8fdf9a9)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687245713145 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245713146 2023.06.20 10:21:53)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1e104a1843484e081a1f5b444b181b191c181b1916)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245736545 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245736546 2023.06.20 10:22:16)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8cde8983dddb8e9a878c99d7de8b8f8ada8b8e8b8c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000052 55 2099          1687246756003 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687246756004 2023.06.20 10:39:16)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c9c89e9cc19e94df9fcada93cecf9ccecdcecbcf9f)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000046 55 1540          1687247477892 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247477893 2023.06.20 10:51:17)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code acadaffbfefafcbaaea3e8f6f8aaf8aafaabaeaba5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1540          1687247504703 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247504704 2023.06.20 10:51:44)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 683b6c68613e387e6a672c323c6e3c6e3e6f6a6f61)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1540          1687247506935 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247506936 2023.06.20 10:51:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 13401e1411454305111c574947154715451411141a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1541          1687247661306 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247661307 2023.06.20 10:54:21)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1a181a1d4a4c4a0c181c5e404e1c4e1c4c1d181d13)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000046 55 1541          1687247663700 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247663701 2023.06.20 10:54:23)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 71732170712721677377352b257725772776737678)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000046 55 1541          1687247683222 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247683223 2023.06.20 10:54:43)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bcb3b1e8eeeaecaabebaf8e6e8bae8baeabbbebbb5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 1351          1687248607704 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687248607705 2023.06.20 11:10:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f1a5f4a1a3a7a0e7f2f7b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000050 55 7734          1687248610869 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687248610870 2023.06.20 11:10:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 55015457520257435e55400e075256530352575255)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000052 55 2099          1687248615389 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687248615390 2023.06.20 11:10:15)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code f8aaaea8f1afa5eeaefbeba2fffeadfffcfffafeae)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 1025          1687248615449 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687248615450 2023.06.20 11:10:15)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 37653532636166213634716d333033303531613164)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 2143          1687271038090 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687271038091 2023.06.20 17:23:58)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a7f7f4f0a1f0fab1f1a6b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1687271038088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9)(8))(_sens(0)(1)))))
			(line__53(_arch 1 0 53(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__54(_arch 2 0 54(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__55(_arch 3 0 55(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__56(_arch 4 0 56(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__57(_arch 5 0 57(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__58(_arch 6 0 58(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 891           1687271930782 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687271930783 2023.06.20 17:38:50)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b7b8e5e2b5e1eba4b5b7afe8e7b1e3b0b2b0bfb4b4)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 2143          1687271999247 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687271999248 2023.06.20 17:39:59)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2c7b7a287e7b713a7d233f762b2a792b282b2e2a7a)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(8)(9))(_sens(0)(1)))))
			(line__71(_arch 1 0 71(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__72(_arch 2 0 72(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__73(_arch 3 0 73(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__74(_arch 4 0 74(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__75(_arch 5 0 75(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__76(_arch 6 0 76(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000050 55 8904          1687272830606 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687272830607 2023.06.20 17:53:50)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aba9aafdfbfca9bda1abbef0f9aca8adfdaca9acab)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 17 0 111(_ent (_in))))
				(_port(_int B 17 0 112(_ent (_in))))
				(_port(_int O 17 0 113(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int PCSrc 15 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 119(_ent (_in))))
				(_port(_int Read -1 0 120(_ent (_in))))
				(_port(_int Write -1 0 121(_ent (_in))))
				(_port(_int Address 18 0 122(_ent (_in))))
				(_port(_int Data_in 18 0 123(_ent (_in))))
				(_port(_int Data_out 18 0 124(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 136(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 138(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 141(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 143(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 145(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 147(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 149(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 151(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 153(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 156(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 159(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 162(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(addr32_pc_next))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 19 0 128(_arch(_uni))))
		(_sig(_int addr32_pc_next 19 0 128(_arch(_uni))))
		(_sig(_int adder_out 19 0 128(_arch(_uni))))
		(_sig(_int pc_out 19 0 128(_arch(_uni))))
		(_sig(_int pc_in 19 0 128(_arch(_uni))))
		(_sig(_int busAT 19 0 128(_arch(_uni))))
		(_sig(_int busBT 19 0 128(_arch(_uni))))
		(_sig(_int busWT 19 0 128(_arch(_uni))))
		(_sig(_int InstrT 19 0 128(_arch(_uni))))
		(_sig(_int ExtOut 19 0 128(_arch(_uni))))
		(_sig(_int ALUINB 19 0 128(_arch(_uni))))
		(_sig(_int MemMuxOut 19 0 128(_arch(_uni))))
		(_sig(_int ALUOUT 19 0 128(_arch(_uni))))
		(_sig(_int DMemOut 19 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 20 0 129(_arch(_uni))))
		(_sig(_int RegWrT -1 0 130(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 130(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 130(_arch(_uni))))
		(_sig(_int MemRdT -1 0 130(_arch(_uni))))
		(_sig(_int MemWrT -1 0 130(_arch(_uni))))
		(_sig(_int WBdataT -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 131(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 21 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(5)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(3))(_sens(5)(10(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . structure 2 -1)
)
I 000051 55 845           1687280477698 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687280477699 2023.06.20 20:01:17)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 21272224227674377525327b782720272527252724)
	(_ent
		(_time 1687280477696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000050 55 9416          1687280963739 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687280963740 2023.06.20 20:09:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code c0c19294c297c2d69295d59b92c7c3c696c7c2c7c0)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 17 0 111(_ent (_in))))
				(_port(_int B 17 0 112(_ent (_in))))
				(_port(_int O 17 0 113(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int PCSrc 15 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 119(_ent (_in))))
				(_port(_int Read -1 0 120(_ent (_in))))
				(_port(_int Write -1 0 121(_ent (_in))))
				(_port(_int Address 18 0 122(_ent (_in))))
				(_port(_int Data_in 18 0 123(_ent (_in))))
				(_port(_int Data_out 18 0 124(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 144(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 147(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 151(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 154(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 157(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 160(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 163(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 166(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 169(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 172(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 175(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 181(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 184(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 20 0 136(_arch(_uni))))
		(_sig(_int adder_in 20 0 136(_arch(_uni))))
		(_sig(_int addr32_pc_next 20 0 136(_arch(_uni))))
		(_sig(_int adder_out 20 0 136(_arch(_uni))))
		(_sig(_int pc_out 20 0 136(_arch(_uni))))
		(_sig(_int pc_in 20 0 136(_arch(_uni))))
		(_sig(_int busAT 20 0 136(_arch(_uni))))
		(_sig(_int busBT 20 0 136(_arch(_uni))))
		(_sig(_int busWT 20 0 136(_arch(_uni))))
		(_sig(_int InstrT 20 0 136(_arch(_uni))))
		(_sig(_int ExtOut 20 0 136(_arch(_uni))))
		(_sig(_int ALUINB 20 0 136(_arch(_uni))))
		(_sig(_int MemMuxOut 20 0 136(_arch(_uni))))
		(_sig(_int ALUOUT 20 0 136(_arch(_uni))))
		(_sig(_int DMemOut 20 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 21 0 137(_arch(_uni))))
		(_sig(_int RegWrT -1 0 138(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 138(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 138(_arch(_uni))))
		(_sig(_int MemRdT -1 0 138(_arch(_uni))))
		(_sig(_int MemWrT -1 0 138(_arch(_uni))))
		(_sig(_int WBdataT -1 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 22 0 139(_arch(_uni))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000044 55 1023          1687286585306 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687286585307 2023.06.20 21:43:05)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code fafef8aaa8adadecaefebfa1affdf8fcacfca9fdfa)
	(_ent
		(_time 1687286585302)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000052 55 2158          1687286889951 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286889952 2023.06.20 21:48:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 0a58570c5a5d571c5c0a19500d0c5f0d0e0d080c5c)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2158          1687286899811 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286899812 2023.06.20 21:48:19)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8ede8c80dad9d398d88e9dd48988db898a898c88d8)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2160          1687286906268 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286906269 2023.06.20 21:48:26)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c3c49f96c1949ed595c3d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1687286906266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int RegWr -1 0 8(_ent(_out))))
		(_port(_int EXTOP -1 0 8(_ent(_out))))
		(_port(_int ALUSrc -1 0 8(_ent(_out))))
		(_port(_int MemRd -1 0 8(_ent(_out))))
		(_port(_int MemWr -1 0 8(_ent(_out))))
		(_port(_int WBdata -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(8))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(7))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(6))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(5))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(4))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(3))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2160          1687287030437 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687287030438 2023.06.20 21:50:30)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bfefbfebe8e8e2a9e9bface5b8b9eab8bbb8bdb9e9)
	(_ent
		(_time 1687286906265)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int RegWr -1 0 8(_ent(_out))))
		(_port(_int EXTOP -1 0 8(_ent(_out))))
		(_port(_int ALUSrc -1 0 8(_ent(_out))))
		(_port(_int MemRd -1 0 8(_ent(_out))))
		(_port(_int MemWr -1 0 8(_ent(_out))))
		(_port(_int WBdata -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(8))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(7))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(6))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(5))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(4))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(3))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2117          1687287143303 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687287143304 2023.06.20 21:52:23)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code aafef8fdfafdf7bcfca9b9f0adacffadaeada8acfc)
	(_ent
		(_time 1687287143301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000050 55 9918          1687287146572 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687287146573 2023.06.20 21:52:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6c386f6d3d3b6e7a3d6f79373e6b6f6a3a6b6e6b6c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 129(_ent (_in))))
				(_port(_int extend 19 0 130(_ent (_in))))
				(_port(_int branchTarget 19 0 131(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 136(_ent (_in))))
				(_port(_int ALUzero -1 0 137(_ent (_in))))
				(_port(_int Funct 21 0 138(_ent (_in))))
				(_port(_int PCSrc 20 0 139(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 150(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 153(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 157(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 160(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 163(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 166(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 169(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 172(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 175(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 178(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 181(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 187(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 190(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 193(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 136(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 138(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 142(_arch(_uni))))
		(_sig(_int adder_in 22 0 142(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 142(_arch(_uni))))
		(_sig(_int adder_out 22 0 142(_arch(_uni))))
		(_sig(_int pc_out 22 0 142(_arch(_uni))))
		(_sig(_int pc_in 22 0 142(_arch(_uni))))
		(_sig(_int busAT 22 0 142(_arch(_uni))))
		(_sig(_int busBT 22 0 142(_arch(_uni))))
		(_sig(_int busWT 22 0 142(_arch(_uni))))
		(_sig(_int InstrT 22 0 142(_arch(_uni))))
		(_sig(_int ExtOut 22 0 142(_arch(_uni))))
		(_sig(_int ALUINB 22 0 142(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 142(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 142(_arch(_uni))))
		(_sig(_int DMemOut 22 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 143(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 143(_arch(_uni))))
		(_sig(_int RegWrT -1 0 144(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 144(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 144(_arch(_uni))))
		(_sig(_int MemRdT -1 0 144(_arch(_uni))))
		(_sig(_int MemWrT -1 0 144(_arch(_uni))))
		(_sig(_int WBdataT -1 0 144(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 145(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 145(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000050 55 9918          1687289897034 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687289897035 2023.06.20 22:38:17)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 71242371722673672070642a237672772776737671)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
V 000045 55 821           1687289899465 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687289899466 2023.06.20 22:38:19)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6b3e6b5e5b1b1f0b0b6f2bcb2e1e4e5e4e1eee5e2)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687289899500 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687289899501 2023.06.20 22:38:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1541101213434103171a054f471215131612151316)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687289899560 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687289899561 2023.06.20 22:38:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 44114846151213534111561f1042474340424d4212)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687289899617 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687289899618 2023.06.20 22:38:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 83d7868c82d48195d28296d8d1848085d584818483)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 904           1687289899653 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687289899654 2023.06.20 22:38:19)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code a2f7a6f5a4f5f2b4a6a5b0fdf7a4a3a4a6a4a6a4a7)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687289899700 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687289899701 2023.06.20 22:38:19)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d185d683d58682c7da84c28a84d7d4d6d3d7d7d7d8)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1351          1687289899748 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687289899749 2023.06.20 22:38:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 00550706535651160306435b540601065307050601)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687289899779 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687289899780 2023.06.20 22:38:19)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 1f4a18181a494e091e1e59451b181b181d1949194c)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687289899808 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687289899809 2023.06.20 22:38:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 3e6b3c3b6a686e283c387a646a386a3868393c3937)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687289899864 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687289899865 2023.06.20 22:38:19)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 6d383f6c3c3b317e6f3c75323d6b396a686a656e6f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687289899912 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687289899913 2023.06.20 22:38:19)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9cc9ce93cecbc18aca9f8fc69b9ac99b989b9e9aca)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687289899974 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687289899975 2023.06.20 22:38:19)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code da8fd989838c8accdedb9f808fdcdfddd8dcdfddd2)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 891           1687289900023 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687289900024 2023.06.20 22:38:20)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 194c4a1f154f450a1b190146491f4d1e1c1e111a1a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687289900065 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687289900066 2023.06.20 22:38:20)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 481d4d4b421f1d5e1c4c5b12114e494e4c4e4c4e4d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687289900087 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687289900088 2023.06.20 22:38:20)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 57035054530000410353120c025055510151045057)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000050 55 9918          1687290645274 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687290645275 2023.06.20 22:50:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3b3e3d3f6b6c392d6a3a2e60693c383d6d3c393c3b)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000046 55 1167          1687291162354 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687291162355 2023.06.20 22:59:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 11174916454746061444034a451712161517181747)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00010000000000100000000000110100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1167          1687291875987 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687291875988 2023.06.20 23:11:15)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bae9e7eebeecedadbfefa8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 900           1687292245128 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687292245129 2023.06.20 23:17:25)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code aea0f9f9fff9feb8aaa9bcf1fba8afa8aaa8aaa8ab)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1199          1687292501492 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687292501493 2023.06.20 23:21:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 16161f11134042001447064c441116101511161015)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instructionAddress 1 0 16(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(proc0(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((data_out)(instructionAddress)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1199          1687292509777 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687292509778 2023.06.20 23:21:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6f61666f3a393b796d3e7f353d686f696c686f696c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instructionAddress 1 0 16(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(proc0(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((data_out)(instructionAddress)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000046 55 1167          1687292894004 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687292894005 2023.06.20 23:28:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5958565a050f0e4e5c0c4b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 2345          1687293748376 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687293748377 2023.06.20 23:42:28)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b1b1e5e5b5e6e2a7edbfa2eae4b7b4b6b3b7b7b7b8)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2345          1687293901624 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687293901625 2023.06.20 23:45:01)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 53005750550400450f5d400806555654515555555a)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000050 55 9918          1687294770512 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687294770513 2023.06.20 23:59:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d7b757d2b2a7f6b2c7c68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 1013          1687294777309 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687294777310 2023.06.20 23:59:37)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 0a0f080c085c5b1c0b0b4c500e0d0e0d080c5c0c59)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687295005657 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687295005658 2023.06.21 00:03:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 02555d0455545515075710595604010506040b0454)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687295007822 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687295007823 2023.06.21 00:03:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d287a7d2b2a7f6b2c7c68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000043 55 1150          1687295720522 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687295720523 2023.06.21 00:15:20)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 6d636e6d3c3b3a7a6b3f7f37396b386b6e6b656a69)
	(_ent
		(_time 1687295720509)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000050 55 9918          1687295907392 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687295907393 2023.06.21 00:18:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 68686969623f6a7e39697d333a6f6b6e3e6f6a6f68)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 881           1687296519595 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687296519596 2023.06.21 00:28:39)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code c3969f97c5959fd0c1c1db9c93c597c4c6c4cbc0c0)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 9918          1687296531742 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687296531743 2023.06.21 00:28:51)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 40114843421742561141551b124743461647424740)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 928           1687297084472 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297084473 2023.06.21 00:38:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5e5f595d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 9918          1687297099759 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297099760 2023.06.21 00:38:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0f590c085b580d195e0e1a545d080c0959080d080f)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000043 55 1150          1687297512281 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297512282 2023.06.21 00:45:12)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 83d1d28d85d5d49485d191d9d785d68580858b8487)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297512309 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297512310 2023.06.21 00:45:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 92c0c79d93c4c684909d82c8c09592949195929491)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1215          1687297512357 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297512358 2023.06.21 00:45:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c1929d94959796d6c495d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297512412 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297512413 2023.06.21 00:45:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 00525607025702165101155b520703065607020700)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1687297512433 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297512434 2023.06.21 00:45:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0f5c58095d585f190b081d505a090e090b090b090a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1687297512471 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297512472 2023.06.21 00:45:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 3e6c6a3b6e696d2862302d656b383b393c38383837)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1687297512526 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297512527 2023.06.21 00:45:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3e3a6d6a3b3c7b6e6b2e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687297512580 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297512581 2023.06.21 00:45:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code abf8fcfcaafdfabdaaaaedf1afacafaca9adfdadf8)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687297512624 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297512625 2023.06.21 00:45:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code da8988888a8c8accd8dc9e808edc8edc8cddd8ddd3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687297512686 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297512687 2023.06.21 00:45:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 09595d0e055f551a0b581156590f5d0e0c0e010a0b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687297512734 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297512735 2023.06.21 00:45:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 38686c3d316f652e6e3b2b623f3e6d3f3c3f3a3e6e)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687297512786 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297512787 2023.06.21 00:45:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 77277277782127617376322d22717270757172707f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1687297512849 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297512850 2023.06.21 00:45:12)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b5e5e1e0b5e3e9a6b7b7adeae5b3e1b2b0b2bdb6b6)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687297512897 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297512898 2023.06.21 00:45:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code e4b4e6b6e2b3b1f2b0e0f7bebde2e5e2e0e2e0e2e1)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687297512974 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297512975 2023.06.21 00:45:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 326333373365652466367769673530346434613532)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000046 55 1359          1687297833838 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297833839 2023.06.21 00:50:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8ddf82838cdbda9a88dc9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000043 55 1150          1687297836416 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297836417 2023.06.21 00:50:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a0f2a4f7a5f6f7b7a6f2b2faf4a6f5a6a3a6a8a7a4)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297836433 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297836434 2023.06.21 00:50:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code affdaff8faf9fbb9ada0bff5fda8afa9aca8afa9ac)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1687297836483 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297836484 2023.06.21 00:50:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code de8dd78cde8889c9db8fcc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297836499 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297836500 2023.06.21 00:50:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fdaffdacabaaffebacfce8a6affafefbabfafffafd)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1687297836523 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297836524 2023.06.21 00:50:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0d5e0d0b5d5a5d1b090a1f52580b0c0b090b090b08)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1687297836552 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297836553 2023.06.21 00:50:36)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 2c7e2f287a7b7f3a70223f77792a292b2e2a2a2a25)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1687297836574 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297836575 2023.06.21 00:50:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3c6f3c393c6a6d2a3f3a7f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687297836589 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297836590 2023.06.21 00:50:36)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 4b184b494a1d1a5d4a4a0d114f4c4f4c494d1d4d18)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687297836615 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297836616 2023.06.21 00:50:36)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 6b386e6b383d3b7d696d2f313f6d3f6d3d6c696c62)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3(d_15_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687297836645 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297836646 2023.06.21 00:50:36)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8ad9df85dedcd69988db92d5da8cde8d8f8d828988)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687297836655 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297836656 2023.06.21 00:50:36)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9ac9cf95cacdc78ccc9989c09d9ccf9d9e9d989ccc)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687297836674 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297836675 2023.06.21 00:50:36)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a9faadffa8fff9bfada8ecf3fcafacaeabafacaea1)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1687297836702 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297836703 2023.06.21 00:50:36)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b9eaececb5efe5aabbbba1e6e9bfedbebcbeb1baba)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687297836726 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297836727 2023.06.21 00:50:36)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d88bdb8bd28f8dce8cdccb8281ded9dedcdedcdedd)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687297836736 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297836737 2023.06.21 00:50:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code d88ad98ad38f8fce8cdc9d838ddfdade8ede8bdfd8)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
V 000043 55 1150          1687297893105 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297893106 2023.06.21 00:51:33)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 0f5a5e095c595818095d1d555b095a090c0907080b)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297893127 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297893128 2023.06.21 00:51:33)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2e7b7b2a78787a382c213e747c292e282d292e282d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1687297893158 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297893159 2023.06.21 00:51:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4e1a124c4e1819594b1f5c151a484d494a48474818)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297893185 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297893186 2023.06.21 00:51:33)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6d38386c3b3a6f7b3c6c78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
V 000051 55 900           1687297893212 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297893213 2023.06.21 00:51:33)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 7c28287d2b2b2c6a787b6e23297a7d7a787a787a79)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2345          1687297893241 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297893242 2023.06.21 00:51:33)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9cc9cb93cacbcf8ac0928fc7c99a999b9e9a9a9a95)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
V 000051 55 1351          1687297893269 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297893270 2023.06.21 00:51:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbefefefbaedeaadb8bdf8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1013          1687297893286 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297893287 2023.06.21 00:51:33)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code cb9f9f9eca9d9addcaca8d91cfcccfccc9cd9dcd98)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
V 000046 55 1541          1687297893318 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297893319 2023.06.21 00:51:33)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code eabebbb9babcbafce8ecaeb0beecbeecbcede8ede3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
V 000051 55 745           1687297893342 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297893343 2023.06.21 00:51:33)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 095d0b0e055f551a0b581156590f5d0e0c0e010a0b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000052 55 2117          1687297893361 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297893362 2023.06.21 00:51:33)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 194d1b1e114e440f4f1a0a431e1f4c1e1d1e1b1f4f)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
V 000051 55 876           1687297893380 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297893381 2023.06.21 00:51:33)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 287c7b2d287e783e2c296d727d2e2d2f2a2e2d2f20)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 881           1687297893402 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297893403 2023.06.21 00:51:33)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 386c3a3c356e642b3a3a2067683e6c3f3d3f303b3b)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 845           1687297893417 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297893418 2023.06.21 00:51:33)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 481c1c4b421f1d5e1c4c5b12114e494e4c4e4c4e4d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000044 55 1023          1687297893428 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297893429 2023.06.21 00:51:33)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 57020154530000410353120c025055510151045057)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000046 55 1359          1687298005927 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687298005928 2023.06.21 00:53:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cbcac49ecc9d9cdcce9ad9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
V 000046 55 1359          1687332727063 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687332727064 2023.06.21 10:32:07)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 40424d42151617574511521b144643474446494616)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
V 000050 55 9918          1687332768053 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687332768054 2023.06.21 10:32:48)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 580a5c5a520f5a4e09594d030a5f5b5e0e5f5a5f58)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
V 000051 55 928           1687332777308 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687332777309 2023.06.21 10:32:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8a8d8284d8dcde9c88859ad0d88d8a8c898d8a8c89)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
