// Seed: 1510413435
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  supply1 id_3 = id_2 != 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 ();
  integer id_7, id_8;
  assign id_1 = 1;
  assign id_7 = id_4;
  wire id_9;
  wire id_10;
  assign id_3 = 1;
  assign id_8[1] = id_8[1'h0];
  wire id_11;
endmodule
