=====
SETUP
7.569
6.756
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.145
counter_inst/n14_s
6.145
6.180
counter_inst/n13_s
6.180
6.215
counter_inst/n12_s
6.215
6.251
counter_inst/n11_s
6.251
6.286
counter_inst/n10_s
6.286
6.756
counter_inst/count_reg_27_s0
6.756
=====
SETUP
7.604
6.721
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.145
counter_inst/n14_s
6.145
6.180
counter_inst/n13_s
6.180
6.215
counter_inst/n12_s
6.215
6.251
counter_inst/n11_s
6.251
6.721
counter_inst/count_reg_26_s0
6.721
=====
SETUP
7.639
6.685
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.145
counter_inst/n14_s
6.145
6.180
counter_inst/n13_s
6.180
6.215
counter_inst/n12_s
6.215
6.685
counter_inst/count_reg_25_s0
6.685
=====
SETUP
7.674
6.650
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.145
counter_inst/n14_s
6.145
6.180
counter_inst/n13_s
6.180
6.650
counter_inst/count_reg_24_s0
6.650
=====
SETUP
7.709
6.615
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.145
counter_inst/n14_s
6.145
6.615
counter_inst/count_reg_23_s0
6.615
=====
SETUP
7.745
6.580
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.110
counter_inst/n15_s
6.110
6.580
counter_inst/count_reg_22_s0
6.580
=====
SETUP
7.780
6.545
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.075
counter_inst/n16_s
6.075
6.545
counter_inst/count_reg_21_s0
6.545
=====
SETUP
7.815
6.509
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.039
counter_inst/n17_s
6.039
6.509
counter_inst/count_reg_20_s0
6.509
=====
SETUP
7.850
6.474
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.004
counter_inst/n18_s
6.004
6.474
counter_inst/count_reg_19_s0
6.474
=====
SETUP
7.885
6.439
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
5.969
counter_inst/n19_s
5.969
6.439
counter_inst/count_reg_18_s0
6.439
=====
SETUP
7.921
6.404
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
5.934
counter_inst/n20_s
5.934
6.404
counter_inst/count_reg_17_s0
6.404
=====
SETUP
7.956
6.369
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
5.899
counter_inst/n21_s
5.899
6.369
counter_inst/count_reg_16_s0
6.369
=====
SETUP
7.991
6.333
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
5.863
counter_inst/n22_s
5.863
6.333
counter_inst/count_reg_15_s0
6.333
=====
SETUP
8.026
6.298
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
5.828
counter_inst/n23_s
5.828
6.298
counter_inst/count_reg_14_s0
6.298
=====
SETUP
8.061
6.263
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
5.793
counter_inst/n24_s
5.793
6.263
counter_inst/count_reg_13_s0
6.263
=====
SETUP
8.097
6.228
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
5.758
counter_inst/n25_s
5.758
6.228
counter_inst/count_reg_12_s0
6.228
=====
SETUP
8.132
6.193
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
5.723
counter_inst/n26_s
5.723
6.193
counter_inst/count_reg_11_s0
6.193
=====
SETUP
8.167
6.157
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
5.687
counter_inst/n27_s
5.687
6.157
counter_inst/count_reg_10_s0
6.157
=====
SETUP
8.202
6.122
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
5.652
counter_inst/n28_s
5.652
6.122
counter_inst/count_reg_9_s0
6.122
=====
SETUP
8.237
6.087
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
5.617
counter_inst/n29_s
5.617
6.087
counter_inst/count_reg_8_s0
6.087
=====
SETUP
8.273
6.052
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
5.582
counter_inst/n30_s
5.582
6.052
counter_inst/count_reg_7_s0
6.052
=====
SETUP
8.308
6.017
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.547
counter_inst/n31_s
5.547
6.017
counter_inst/count_reg_6_s0
6.017
=====
SETUP
8.343
5.981
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.511
counter_inst/n32_s
5.511
5.981
counter_inst/count_reg_5_s0
5.981
=====
SETUP
8.378
5.946
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.476
counter_inst/n33_s
5.476
5.946
counter_inst/count_reg_4_s0
5.946
=====
SETUP
8.413
5.911
14.324
clk_ibuf
0.000
2.088
counter_inst/count_reg_0_s0
4.359
4.591
counter_inst/n36_s
5.035
5.406
counter_inst/n35_s
5.406
5.441
counter_inst/n34_s
5.441
5.911
counter_inst/count_reg_3_s0
5.911
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_2_s0
2.903
3.105
counter_inst/n35_s
3.106
3.338
counter_inst/count_reg_2_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_6_s0
2.903
3.105
counter_inst/n31_s
3.106
3.338
counter_inst/count_reg_6_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_8_s0
2.903
3.105
counter_inst/n29_s
3.106
3.338
counter_inst/count_reg_8_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_12_s0
2.903
3.105
counter_inst/n25_s
3.106
3.338
counter_inst/count_reg_12_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_14_s0
2.903
3.105
counter_inst/n23_s
3.106
3.338
counter_inst/count_reg_14_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_18_s0
2.903
3.105
counter_inst/n19_s
3.106
3.338
counter_inst/count_reg_18_s0
3.338
=====
HOLD
0.424
3.338
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_20_s0
2.903
3.105
counter_inst/n17_s
3.106
3.338
counter_inst/count_reg_20_s0
3.338
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_0_s0
2.903
3.105
counter_inst/n37_s2
3.108
3.340
counter_inst/count_reg_0_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_24_s0
2.903
3.105
counter_inst/n13_s
3.108
3.340
counter_inst/count_reg_24_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_26_s0
2.903
3.105
counter_inst/n11_s
3.108
3.340
counter_inst/count_reg_26_s0
3.340
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_3_s0
2.903
3.104
counter_inst/n34_s
3.221
3.453
counter_inst/count_reg_3_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_4_s0
2.903
3.104
counter_inst/n33_s
3.221
3.453
counter_inst/count_reg_4_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_7_s0
2.903
3.104
counter_inst/n30_s
3.221
3.453
counter_inst/count_reg_7_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_10_s0
2.903
3.104
counter_inst/n27_s
3.221
3.453
counter_inst/count_reg_10_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_11_s0
2.903
3.104
counter_inst/n26_s
3.221
3.453
counter_inst/count_reg_11_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_13_s0
2.903
3.104
counter_inst/n24_s
3.221
3.453
counter_inst/count_reg_13_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_16_s0
2.903
3.104
counter_inst/n21_s
3.221
3.453
counter_inst/count_reg_16_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_17_s0
2.903
3.104
counter_inst/n20_s
3.221
3.453
counter_inst/count_reg_17_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_19_s0
2.903
3.104
counter_inst/n18_s
3.221
3.453
counter_inst/count_reg_19_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_22_s0
2.903
3.104
counter_inst/n15_s
3.221
3.453
counter_inst/count_reg_22_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_23_s0
2.903
3.104
counter_inst/n14_s
3.221
3.453
counter_inst/count_reg_23_s0
3.453
=====
HOLD
0.542
3.457
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_25_s0
2.903
3.104
counter_inst/n12_s
3.225
3.457
counter_inst/count_reg_25_s0
3.457
=====
HOLD
0.544
3.458
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_5_s0
2.903
3.104
counter_inst/n32_s
3.226
3.458
counter_inst/count_reg_5_s0
3.458
=====
HOLD
0.544
3.458
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_9_s0
2.903
3.104
counter_inst/n28_s
3.226
3.458
counter_inst/count_reg_9_s0
3.458
=====
HOLD
0.544
3.458
2.914
clk_ibuf
0.000
1.392
counter_inst/count_reg_15_s0
2.903
3.104
counter_inst/n22_s
3.226
3.458
counter_inst/count_reg_15_s0
3.458
