#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 6.2.8                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Single Port High Density and Performance Leakage Control Register File 128K Sync (Rev A02P1)     *
*         Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************
* WARNING: Cycle time (Tcc*), CLK to Output Q delay (Tcq*) and Address Setup time (Tac) *
* values in this datasheet, have been modified as per the user specified slew/load index *
* ds_index_clock_slew = 1, ds_index_signal_slew = 1, ds_index_output_load = 1 *
***********************************************************************

 
Memory Name                        : RF_SPHD_512x64
Memory Size                        : 512 words x 64 bits
Column Mux Option                  : 4
Subword                            : 1
Number Of Banks                    : 2
Operating Frequency range          : 1506-3175 Mhz
Memory Area                        : 45.2480 x 146.1120 = 6611.2758 square microns
BIST Muxes                         : No
Redundancy                         : Yes
Low leakage                        : Yes
Bit-write                          : Yes
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : LOW
Bitcell Area                       : 0.0864 square microns
Dual Rail                          : No
Power Gating                       : No
Bias Control                       : Yes
Periphery Off Mode                 : No





 Symbol

                              _____________________________
                             |                             |
                         ----|ADRi                         |
                         ----|Di                           |
                         ----|WEMi                         |
                         ----|WE                           |
                         ----|ME                           |
                         ----|CLK                          |
                         ----|RSCIN                        |
                         ----|RSCEN                        |
                         ----|RSCRST                       |
                             |                           Qi|---
                         ----|RSCLK                        |
                             |                       RSCOUT|---
                         ----|FISO                         |
                         ----|TEST1                        |
                         ----|TEST_RNM                     |
                         ----|RME                          |
                         ----|RMi                          |
                         ----|LS                           |
                         ----|BC1                          |
                         ----|BC2                          |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to tradeoff between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.72V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Combined ASAP-STAR compiler:
           Compile time option to select between ASAP (bare bone memory),
           ASAP-IT (memory with integrated test) & STAR (memory with
           integrated test & repair). License needed for STAR.
           
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:

Q  [63:0]        0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.

RSCOUT           0.003 pf      Reconfiguration register Scan Output. This is the pin used
                               to output the Reconfiguration register Scan bit. 





Input Ports:

ADR  [8:0]       0.001 pf      Address Input. This Address input port is
                               used to address the location to be written
                               during the write cycle and read during 
                               the read cycle

D  [63:0]        0.002 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEM  [63:0]      0.002 pf      Maskable Write Enable. It include the Bit
                               Write feature where selective write to 
                               individual I/O's can be done using the
                               Maskable Write Enable signals. When the
                               memory is in write cycle, one can write
                               selectively on some I/Os.

WE               0.001 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.When the Write enable is
                               Logic Low , the memory is in the Read Cycle.

ME               0.001 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read/write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLK              0.006 pf      Clock Input. This is the external clock for
                               the memory.

RSCIN            0.001 pf      Reconfiguration register Scan Input. This is the Input pin
                               used to input the Redundancy Scan bit. 

RSCEN            0.001 pf      Reconfiguration register Scan Enable Input. This is the Input
                               pin used to enable the Redundancy Scanning. 

RSCRST           0.001 pf      Reconfiguration register asynchronous Reset Input. This pin is used
                               for clearing the scan register.

RSCLK            0.001 pf      Scan Clock for Reconfiguration register.

FISO             0.002 pf      Reconfiguration register isolation.

TEST1            0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNM         0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RME              0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RM  [3:0]        0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade off between speed and robustness.
     
                               RM[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RM[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RM[3] pin is reserved for debug mode.
                               User should tie this pin to "logic 0" for functional mode.

LS               0.004 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

BC1              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               smaller value of rise on vss-core voltage to give
                               enough head room for retention. This setting is
                               recommended for Vnom.

BC2              0.001 pf      Biasing Level Adjust Input. Its setting gives a
                               higher value of rise on vss-core voltage to give
                               enough head room for retention. This setting is 
                               recommended for Vnom + 10%.





PIN CAPACITANCE
===============

#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#Pin Name         |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p88v125c|ffgs0p99v125c#
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#ADR  [8:0]       |0.001466         |0.001421 |0.001377         |0.001324         |0.001491         |0.001436 |0.001335       |0.001470       |0.001486 |0.001497 |0.001443         |0.001401         |0.001410       |0.001526         |0.001541         |0.001529       |0.001534     |0.001584     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#D  [63:0]        |0.001625         |0.001716 |0.001830         |0.001795         |0.001638         |0.001726 |0.001803       |0.001626       |0.001765 |0.001771 |0.001872         |0.001843         |0.001851       |0.001674         |0.001677         |0.001673       |0.001795     |0.001836     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WEM  [63:0]      |0.001871         |0.002000 |0.002122         |0.002072         |0.001885         |0.002013 |0.002082       |0.001872       |0.002063 |0.002072 |0.002184         |0.002144         |0.002151       |0.001925         |0.001927         |0.001923       |0.002106     |0.002154     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WE               |0.000949         |0.000968 |0.000997         |0.000976         |0.000957         |0.000975 |0.000980       |0.000950       |0.001000 |0.001004 |0.001025         |0.001010         |0.001013       |0.000980         |0.000983         |0.000980       |0.001021     |0.001047     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#ME               |0.001121         |0.001166 |0.001229         |0.001203         |0.001131         |0.001166 |0.001209       |0.001123       |0.001204 |0.001203 |0.001265         |0.001244         |0.001244       |0.001157         |0.001161         |0.001157       |0.001222     |0.001257     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLK              |0.005534         |0.005967 |0.006270         |0.006371         |0.005364         |0.005913 |0.006352       |0.005492       |0.006069 |0.006008 |0.006364         |0.006492         |0.006369       |0.005613         |0.005432         |0.005566       |0.006033     |0.006108     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCIN            |0.000863         |0.000931 |0.000999         |0.000993         |0.000861         |0.000929 |0.000993       |0.000862       |0.000943 |0.000942 |0.001012         |0.001007         |0.001007       |0.000876         |0.000873         |0.000875       |0.000953     |0.000961     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCEN            |0.001042         |0.001150 |0.001238         |0.001238         |0.001034         |0.001144 |0.001239       |0.001040       |0.001160 |0.001156 |0.001253         |0.001252         |0.001249       |0.001056         |0.001049         |0.001049       |0.001166     |0.001171     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCRST           |0.000882         |0.000968 |0.001040         |0.001038         |0.000874         |0.000964 |0.001039       |0.000880       |0.000975 |0.000973 |0.001050         |0.001049         |0.001046       |0.000891         |0.000885         |0.000887       |0.000982     |0.000985     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCLK            |0.001021         |0.001115 |0.001218         |0.001211         |0.001019         |0.001113 |0.001212       |0.001021       |0.001128 |0.001126 |0.001231         |0.001226         |0.001226       |0.001035         |0.001032         |0.001034       |0.001137     |0.001146     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#FISO             |0.001675         |0.001896 |0.002143         |0.002140         |0.001671         |0.001899 |0.002138       |0.001673       |0.001912 |0.001910 |0.002161         |0.002161         |0.002159       |0.001688         |0.001682         |0.001686       |0.001920     |0.001931     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1            |0.001797         |0.002005 |0.002229         |0.002222         |0.001792         |0.002006 |0.002224       |0.001796       |0.002021 |0.002021 |0.002247         |0.002242         |0.002244       |0.001812         |0.001803         |0.001807       |0.002036     |0.002045     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST_RNM         |0.002347         |0.002434 |0.002560         |0.002514         |0.002342         |0.002438 |0.002523       |0.002345       |0.002505 |0.002501 |0.002622         |0.002591         |0.002597       |0.002412         |0.002387         |0.002405       |0.002536     |0.002587     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RME              |0.002727         |0.002817 |0.002928         |0.002872         |0.002747         |0.002832 |0.002885       |0.002730       |0.002901 |0.002912 |0.003006         |0.002964         |0.002973       |0.002808         |0.002815         |0.002807       |0.002960     |0.003031     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RM  [3:0]        |0.002649         |0.002854 |0.003101         |0.003069         |0.002661         |0.002863 |0.003077       |0.002651       |0.002899 |0.002905 |0.003146         |0.003123         |0.003127       |0.002689         |0.002694         |0.002690       |0.002926     |0.002960     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#LS               |0.004449         |0.004732 |0.004923         |0.005014         |0.004303         |0.004689 |0.004992       |0.004410       |0.004810 |0.004760 |0.004992         |0.005107         |0.005077       |0.004522         |0.004359         |0.004478       |0.004766     |0.004826     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC1              |0.001261         |0.001300 |0.001348         |0.001331         |0.001266         |0.001304 |0.001334       |0.001261       |0.001332 |0.001335 |0.001377         |0.001365         |0.001367       |0.001293         |0.001293         |0.001292       |0.001354     |0.001382     #
#-----------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC2              |0.001261         |0.001300 |0.001348         |0.001331         |0.001266         |0.001304 |0.001334       |0.001261       |0.001332 |0.001335 |0.001377         |0.001365         |0.001367       |0.001293         |0.001293         |0.001292       |0.001354     |0.001382     #
#=================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#

Note: The above capacitance values are in "pf"



Logic Truth Table (Memory Function Truth Table)
===============================================

#============+===+==+==+===+========+==========#
# Function   |CLK|ME|WE|WEM|D       |Q         #
#============+===+==+==+===+========+==========#
# Idle       |L  |X |X |X  |X       |Q-1       #
#------------+---+--+--+---+--------+----------#
# Disabled   |H  |L |X |X  |X       |Q-1       #
#------------+---+--+--+---+--------+----------#
# Read       |H  |H |L |X  |X       |Q         #
#------------+---+--+--+---+--------+----------#
# Write      |H  |H |H |H  |Data-in |Q-1       #
#------------+---+--+--+---+--------+----------#
# Mask       |H  |H |H |L  |X       |Q-1       #
#============+===+==+==+===+========+==========#


Negedge(1->0) of RSCRST(FISO=0) is necessary prior to start of normal memory operation(read/write).
Q-1 :  Remain the same state from previous cycle
Q   :  Output with no clk latency

*   The status of test signals for the above truth table is
*   TEST1=L

Logic Truth Table(Power Mode)
=============================

#===============+======+=====+=====+====+==================================#
# Mode          |ME    |LS   |RM3  |Q   |Comments                          #
#===============+======+=====+=====+====+==================================#
# Normal        |0/1   |0    |0*   |Q-1 |Normal mode                       #
#---------------+------+-----+-----+----+----------------------------------#
# Light Sleep   |0/1   |1    |0/1  |Q-1 |Xdec power gate,source bias       #
#===============+======+=====+=====+====+==================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 

Logic Truth Table (Redundancy Scan Mode)
=========================================

#============+=======+=======+============+====+=========+======#
# Function   |RSCLK  |RSCEN  |RSCIN       |ME  |RSCRST   |FISO  #
#============+=======+=======+============+====+=========+======#
# Normal     |X      |X      |X           |H   |X        |H     #
#------------+-------+-------+------------+----+---------+------#
# Normal     |X*     |X      |X           |H   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Normal     |X      |L      |X           |H   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Scan       |L->H   |H      |Fuse_Data   |X   |L        |L     #
#------------+-------+-------+------------+----+---------+------#
# Reset      |X      |X      |X           |X   |H        |L     #
#============+=======+=======+============+====+=========+======#

Note: *RSCLK is not running and is held at either H or L.



RM3 Pin Logic Truth Table
========================

#==================+======#
# Mode             |RM3   #
#==================+======#
# Functional       |0*    #
#------------------+------#
# Light Sleep (LS) |0/1   #
#==================+======#



Note: In the above table RM3 should be set to zero in Functional mode.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In Valid
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     Valid
read            High            -               Violation       -               CEM     X
write           High            -               Violation       -               CEM     Valid
read            High            -               Violation       Violation       CEM     X
write           High            -               Violation       Violation       CEM     Valid
read/write      High            Violation       -               -               CCL     X
read/write      High            Violation       -               Violation       CCL     X
read/write      High            Violation       Violation       -               CEM     X
read/write      High            Violation       Violation       Violation       CEM     X
read            Violation       -               -               -               CEM     X
write           Violation       -               -               -               CEM     Valid
read/write      Low              -               -               -               NC      Valid

Clock violations:


Mode            Violation              ME          Memory  Q
read/write      Clock Cycle Width      Low/High    CEM     X
read/write      Clock High Pulse Width Low/High    CEM     X
read/write      Clock Low Pulse Width  Low/High    CEM     X


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.
     WE is Low  during Read Mode.




 
Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p88v125c     |FFGS          |0.88        |125             #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#

 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#

 
Read and Write Cycle Timings
============================

#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description                  |Symbol      |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# CLK Low Cycle Width(TEST1=0) |Tcl         |   Min.  |0.084             |0.103     |0.137             |0.141             |0.094             |0.105     |0.138           |0.086           |0.092     |0.093     |0.123             |0.115             |0.115           |0.075             |0.083             |0.078           |0.093         |0.089         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1=1) |Tcltest1    |   Min.  |0.131             |0.175     |0.237             |0.242             |0.146             |0.177     |0.241           |0.135           |0.151     |0.155     |0.202             |0.196             |0.198           |0.118             |0.131             |0.121           |0.152         |0.138         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=0)|Tch         |   Min.  |0.085             |0.102     |0.131             |0.143             |0.094             |0.105     |0.138           |0.087           |0.092     |0.091     |0.118             |0.112             |0.111           |0.075             |0.081             |0.078           |0.088         |0.087         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=1)|Tchtest1    |   Min.  |0.296             |0.377     |0.510             |0.502             |0.335             |0.386     |0.505           |0.305           |0.330     |0.344     |0.440             |0.412             |0.420           |0.268             |0.309             |0.277           |0.342         |0.317         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Cycle Time(RME=0)        |Tcc         |   Min.  |0.353             |0.463     |0.634             |0.664             |0.391             |0.471     |0.659           |0.362           |0.403     |0.414     |0.537             |0.525             |0.527           |0.315             |0.358             |0.324           |0.409         |0.373         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCRST High Cycle Width      |Trrst       |   Min.  |0.112             |0.150     |0.208             |0.221             |0.120             |0.151     |0.218           |0.114           |0.126     |0.129     |0.171             |0.171             |0.171           |0.098             |0.109             |0.101           |0.127         |0.114         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Low Cycle Width        |Trclkl      |   Min.  |0.266             |0.353     |0.484             |0.520             |0.280             |0.353     |0.512           |0.270           |0.299     |0.304     |0.403             |0.406             |0.406           |0.232             |0.254             |0.237           |0.295         |0.265         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK High Cycle Width       |Trclkh      |   Min.  |0.133             |0.176     |0.242             |0.260             |0.140             |0.177     |0.256           |0.135           |0.150     |0.152     |0.202             |0.203             |0.203           |0.116             |0.127             |0.119           |0.147         |0.133         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Cycle Time             |Trclkc      |   Min.  |0.399             |0.529     |0.727             |0.780             |0.420             |0.530     |0.768           |0.404           |0.449     |0.455     |0.605             |0.609             |0.609           |0.348             |0.381             |0.356           |0.442         |0.398         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(RME=0;TEST1=0)|Tcq         |   Max.  |0.246             |0.311     |0.419             |0.419             |0.278             |0.319     |0.418           |0.253           |0.275     |0.285     |0.362             |0.342             |0.348           |0.222             |0.259             |0.232           |0.284         |0.261         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqtest1x   |   Min.  |0.105             |0.140     |0.190             |0.194             |0.116             |0.142     |0.193           |0.108           |0.121     |0.124     |0.162             |0.157             |0.159           |0.095             |0.105             |0.097           |0.122         |0.110         #
# CLK rises (TEST1=1)          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqx        |   Min.  |0.180             |0.227     |0.306             |0.306             |0.202             |0.233     |0.305           |0.185           |0.201     |0.208     |0.264             |0.250             |0.254           |0.162             |0.187             |0.169           |0.207         |0.190         #
# CLK rises (RME=0;TEST1=0)    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(TEST1=1)      |Tcqtest1    |   Max.  |0.131             |0.175     |0.237             |0.242             |0.146             |0.177     |0.241           |0.135           |0.151     |0.155     |0.202             |0.196             |0.198           |0.118             |0.131             |0.121           |0.152         |0.138         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS active to memory          |Tlsi        |   Max.  |0.266             |0.357     |0.503             |0.532             |0.285             |0.359     |0.525           |0.269           |0.301     |0.307     |0.415             |0.411             |0.412           |0.232             |0.257             |0.237           |0.300         |0.271         #
# low-leakage state            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK to RSCOUT Delay        |Trclkrout   |   Max.  |0.129             |0.172     |0.235             |0.253             |0.136             |0.172     |0.250           |0.131           |0.146     |0.147     |0.196             |0.198             |0.197           |0.113             |0.123             |0.115           |0.143         |0.129         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR  setup time              |Tac         |   Min.  |0.046             |0.057     |0.079             |0.084             |0.048             |0.056     |0.085           |0.046           |0.045     |0.047     |0.062             |0.062             |0.063           |0.038             |0.042             |0.040           |0.046         |0.041         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR hold time                |Tcax        |   Min.  |0.067             |0.080     |0.111             |0.102             |0.078             |0.086     |0.103           |0.069           |0.076     |0.078     |0.101             |0.090             |0.092           |0.064             |0.073             |0.067           |0.079         |0.073         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D  setup time                |Tdc         |   Min.  |0.107             |0.153     |0.217             |0.242             |0.114             |0.153     |0.235           |0.108           |0.129     |0.130     |0.179             |0.180             |0.181           |0.091             |0.099             |0.092           |0.125         |0.112         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D hold time                  |Tcdx        |   Min.  |0.068             |0.078     |0.105             |0.100             |0.081             |0.084     |0.098           |0.072           |0.074     |0.078     |0.096             |0.090             |0.090           |0.065             |0.075             |0.069           |0.078         |0.076         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEM  setup time              |Twmc        |   Min.  |0.107             |0.153     |0.217             |0.242             |0.114             |0.153     |0.235           |0.108           |0.129     |0.130     |0.179             |0.180             |0.181           |0.091             |0.099             |0.092           |0.125         |0.112         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WEM hold time                |Tcwmx       |   Min.  |0.068             |0.078     |0.105             |0.100             |0.081             |0.084     |0.098           |0.072           |0.074     |0.078     |0.096             |0.090             |0.090           |0.065             |0.075             |0.069           |0.078         |0.076         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE  setup time               |Twc         |   Min.  |0.061             |0.079     |0.106             |0.113             |0.067             |0.079     |0.109           |0.059           |0.067     |0.067     |0.087             |0.084             |0.090           |0.054             |0.060             |0.054           |0.068         |0.064         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE hold time                 |Tcwx        |   Min.  |0.081             |0.097     |0.133             |0.126             |0.093             |0.104     |0.126           |0.084           |0.091     |0.093     |0.120             |0.109             |0.111           |0.076             |0.086             |0.080           |0.093         |0.087         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME  setup time               |Tmc         |   Min.  |0.048             |0.067     |0.092             |0.097             |0.052             |0.067     |0.096           |0.049           |0.057     |0.057     |0.076             |0.075             |0.076           |0.043             |0.047             |0.044           |0.056         |0.051         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME hold time                 |Tcmx        |   Min.  |0.010             |0.008     |0.005             |0.004             |0.012             |0.007     |0.005           |0.010           |0.008     |0.006     |0.006             |0.005             |0.005           |0.010             |0.009             |0.010           |0.007         |0.009         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN  setup time            |Trinc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN hold time              |Tcrinx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN  setup time            |Trenc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN hold time              |Tcrenx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO  setup time             |Trenc       |   Min.  |0.029             |0.037     |0.051             |0.053             |0.032             |0.038     |0.052           |0.030           |0.032     |0.034     |0.043             |0.042             |0.042           |0.026             |0.030             |0.027           |0.034         |0.031         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO hold time               |Tcrenx      |   Min.  |0.060             |0.078     |0.106             |0.109             |0.064             |0.079     |0.109           |0.061           |0.068     |0.069     |0.090             |0.089             |0.089           |0.054             |0.059             |0.055           |0.067         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1  setup time            |TT1C        |   Min.  |0.107             |0.153     |0.217             |0.242             |0.114             |0.153     |0.235           |0.108           |0.129     |0.130     |0.179             |0.180             |0.181           |0.091             |0.099             |0.092           |0.125         |0.112         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 hold time              |TCT1X       |   Min.  |0.329             |0.430     |0.588             |0.616             |0.365             |0.437     |0.611           |0.337           |0.375     |0.385     |0.499             |0.488             |0.489           |0.294             |0.335             |0.302           |0.381         |0.348         #
# after CLK falls              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM  setup time         |Ttrnmc      |   Min.  |0.107             |0.153     |0.217             |0.242             |0.114             |0.153     |0.235           |0.108           |0.129     |0.130     |0.179             |0.180             |0.181           |0.091             |0.099             |0.092           |0.125         |0.112         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM hold time           |Tctrnmx     |   Min.  |0.353             |0.463     |0.634             |0.664             |0.391             |0.471     |0.659           |0.362           |0.403     |0.414     |0.537             |0.525             |0.527           |0.315             |0.358             |0.324           |0.409         |0.373         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME  setup time              |Trmec       |   Min.  |0.090             |0.125     |0.179             |0.192             |0.095             |0.126     |0.188           |0.092           |0.102     |0.105     |0.142             |0.144             |0.145           |0.077             |0.084             |0.078           |0.102         |0.089         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME hold time                |Tcrmex      |   Min.  |0.031             |0.035     |0.043             |0.040             |0.036             |0.036     |0.042           |0.032           |0.034     |0.035     |0.040             |0.038             |0.038           |0.030             |0.035             |0.031           |0.034         |0.033         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0]  setup time          |Trmc        |   Min.  |0.090             |0.125     |0.179             |0.192             |0.095             |0.126     |0.188           |0.092           |0.102     |0.105     |0.142             |0.144             |0.145           |0.077             |0.084             |0.078           |0.102         |0.089         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2]  setup time            |Trm2c       |   Min.  |0.050             |0.071     |0.101             |0.109             |0.054             |0.070     |0.109           |0.052           |0.058     |0.058     |0.080             |0.081             |0.081           |0.043             |0.047             |0.044           |0.056         |0.050         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3]  setup time            |Trm3c       |   Min.  |0.095             |0.133     |0.184             |0.193             |0.104             |0.134     |0.192           |0.099           |0.113     |0.114     |0.152             |0.150             |0.152           |0.086             |0.094             |0.089           |0.112         |0.101         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0] hold time            |Tcrmx       |   Min.  |0.031             |0.035     |0.043             |0.040             |0.036             |0.036     |0.042           |0.032           |0.034     |0.035     |0.040             |0.038             |0.038           |0.030             |0.035             |0.031           |0.034         |0.033         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2] hold time              |Tcrm2x      |   Min.  |0.008             |0.003     |0.001             |-0.010            |0.012             |0.004     |-0.008          |0.009           |0.008     |0.009     |0.004             |-0.000            |0.003           |0.010             |0.013             |0.010           |0.009         |0.011         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3] hold time              |Tcrm3x      |   Min.  |0.353             |0.463     |0.634             |0.664             |0.391             |0.471     |0.659           |0.362           |0.403     |0.414     |0.537             |0.525             |0.527           |0.315             |0.358             |0.324           |0.409         |0.373         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS rise setup time           |Trlsc       |   Min.  |0.008             |0.010     |0.013             |0.010             |0.010             |0.010     |0.010           |0.008           |0.008     |0.010     |0.011             |0.009             |0.009           |0.009             |0.009             |0.008           |0.010         |0.010         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS fall setup time           |Tflsc       |   Min.  |0.106             |0.163     |0.220             |0.219             |0.121             |0.162     |0.226           |0.114           |0.133     |0.148     |0.177             |0.175             |0.177           |0.102             |0.115             |0.103           |0.141         |0.128         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS hold time                 |Tlsx        |   Min.  |0.085             |0.102     |0.131             |0.143             |0.094             |0.105     |0.138           |0.087           |0.092     |0.091     |0.118             |0.112             |0.111           |0.075             |0.081             |0.078           |0.088         |0.087         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC1  setup time              |Tbc1c       |   Min.  |0.040             |0.050     |0.068             |0.077             |0.043             |0.051     |0.074           |0.039           |0.043     |0.044     |0.058             |0.056             |0.055           |0.036             |0.039             |0.035           |0.045         |0.043         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC2  setup time              |Tbc2c       |   Min.  |0.043             |0.052     |0.070             |0.082             |0.047             |0.054     |0.079           |0.042           |0.046     |0.048     |0.060             |0.060             |0.058           |0.039             |0.042             |0.039           |0.048         |0.047         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery       |Trenclkrec  |   Min.  |3.937             |5.218     |7.115             |7.539             |4.165             |5.233     |7.455           |4.000           |4.395     |4.478     |5.898             |5.864             |5.878           |3.443             |3.761             |3.535           |4.419         |3.941         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstrclkrec|   Min.  |3.877             |5.143     |7.015             |7.435             |4.104             |5.159     |7.350           |3.939           |4.331     |4.413     |5.813             |5.779             |5.793           |3.391             |3.706             |3.481           |4.357         |3.886         #
# w.r.t Posedge RSCLK          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstclkrec |   Min.  |3.915             |5.191     |7.079             |7.499             |4.145             |5.208     |7.415           |3.979           |4.373     |4.456     |5.867             |5.832             |5.847           |3.425             |3.743             |3.517           |4.399         |3.925         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery       |Trclkclkrec |   Min.  |3.937             |5.218     |7.115             |7.539             |4.165             |5.233     |7.455           |4.000           |4.395     |4.478     |5.898             |5.864             |5.878           |3.443             |3.761             |3.535           |4.419         |3.941         #
# w.r.t Posedge CLK            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#



Read and Write Cycle Timing based on RME & RM pins
===================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.331             |0.429     |0.576             |0.606             |0.363             |0.431     |0.614           |0.336           |0.370     |0.384     |0.498             |0.479             |0.486           |0.291             |0.332             |0.300           |0.375         |0.343         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfaster     |Max.     |0.233             |0.293     |0.395             |0.390             |0.261             |0.300     |0.392           |0.240           |0.258     |0.267     |0.340             |0.321             |0.326           |0.209             |0.241             |0.218           |0.265         |0.245         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfasterx    |Min.     |0.164             |0.208     |0.280             |0.277             |0.182             |0.213     |0.279           |0.169           |0.183     |0.189     |0.241             |0.228             |0.231           |0.149             |0.166             |0.152           |0.187         |0.172         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.334             |0.435     |0.584             |0.612             |0.366             |0.440     |0.620           |0.339           |0.376     |0.388     |0.503             |0.484             |0.491           |0.294             |0.336             |0.303           |0.378         |0.347         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfast       |Max.     |0.235             |0.297     |0.399             |0.396             |0.264             |0.304     |0.396           |0.242           |0.261     |0.270     |0.344             |0.324             |0.331           |0.211             |0.245             |0.220           |0.268         |0.249         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfastx      |Min.     |0.169             |0.214     |0.287             |0.285             |0.190             |0.219     |0.285           |0.174           |0.188     |0.194     |0.247             |0.234             |0.239           |0.152             |0.175             |0.159           |0.193         |0.179         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.353             |0.463     |0.634             |0.664             |0.391             |0.471     |0.659           |0.362           |0.403     |0.414     |0.537             |0.525             |0.527           |0.315             |0.358             |0.324           |0.409         |0.373         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqdef        |Max.     |0.246             |0.311     |0.419             |0.419             |0.278             |0.319     |0.418           |0.253           |0.275     |0.285     |0.362             |0.342             |0.348           |0.222             |0.259             |0.232           |0.284         |0.261         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqdefx       |Min.     |0.180             |0.227     |0.306             |0.306             |0.202             |0.233     |0.305           |0.185           |0.201     |0.208     |0.264             |0.250             |0.254           |0.162             |0.187             |0.169           |0.207         |0.190         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.374             |0.492     |0.674             |0.699             |0.411             |0.501     |0.699           |0.384           |0.427     |0.443     |0.571             |0.556             |0.560           |0.332             |0.380             |0.342           |0.431         |0.391         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqslow       |Max.     |0.269             |0.342     |0.463             |0.456             |0.305             |0.351     |0.459           |0.278           |0.300     |0.313     |0.400             |0.375             |0.381           |0.243             |0.281             |0.252           |0.311         |0.288         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqslowx      |Min.     |0.207             |0.264     |0.357             |0.351             |0.235             |0.271     |0.353           |0.214           |0.231     |0.241     |0.308             |0.288             |0.294           |0.187             |0.217             |0.194           |0.239         |0.222         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.607             |0.800     |1.124             |1.137             |0.675             |0.820     |1.141           |0.624           |0.685     |0.701     |0.934             |0.879             |0.904           |0.535             |0.616             |0.553           |0.701         |0.638         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqvddmin     |Max.     |0.388             |0.541     |0.743             |0.767             |0.401             |0.525     |0.770           |0.386           |0.433     |0.438     |0.592             |0.601             |0.622           |0.323             |0.355             |0.332           |0.422         |0.372         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqvddminx    |Min.     |0.311             |0.430     |0.589             |0.614             |0.315             |0.420     |0.616           |0.309           |0.346     |0.350     |0.470             |0.481             |0.498           |0.258             |0.277             |0.265           |0.335         |0.298         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#





Note:

1.   The data in the above table are specified with no additional load
     on the output pin. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)


 Here, value of Ktd is as per the table below.

#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Slope ns/pf in the      | Ktd  |0.768             |0.967     |1.252             |1.298             |0.821             |0.975     |1.292           |0.783           |0.841     |0.861     |1.077             |1.051             |1.061           |0.685             |0.755             |0.703           |0.842         |0.776         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.   Tcq in the above table is CLK to Q Delay in Functional
    mode.

4.  The timing in the above table are with TEST1=L.

5.  The timing numbers in above table are in nanoseconds

6.  There is a removal check corresponding to each recovery check in above 
    table with same timing Symbol.


Read Cycle Timing Waveform
========================

                 |<------------- Tcc  ------------->|
                 |                                  |
    ____________ |<---- Tcl  -->  | _______________ |
 CLK            \|                |/               \|
                 \_______________/|<--- Tch  ------>|\_____________
                      |           |                 | 
                      |<- Tac   ->|                 |
     ________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
        |              |          |               | 
     ___|_____________ |<- Twc  ->|<- Tcwx ->| ___|_______________
 WE     |             \|          |          |/   |
        |              |\_________|_________/|    | 
        | 
        | 
        |<-------- Tmc ---------->|
        | ________________________|______________ |                    
 ME     |/                        |              \|                   
     __/|                         |<---- Tcmx --->|\__________________
                                  |<-- Tcq -->|   |                    
                |                 |<->|       |   |                    
                |                Tcqx |       |   |                    
           _____|_____________________|_______|_______________________ 
          / / / /                     |\ / \ \|/                      
 Q   ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   
          \_\_\_\______________________/_\_/_/|\______________________ 
                | 
 

================================================================


Write Cycle Timing Waveform
==========================

                 |<------------ Tcc  -------------->|
                 |                                  | 
    ____________ |<---- Tcl  ---->| _______________ |
 CLK            \|                |/               \|
                 \_______________/|                 |\_____________ 
                      |           |                 | 
                      |<- Tac   ->|<----- Tch  ---->|
    _________________ | __________|_________   _____________________ 
 ADR                 \|/          |         \|/
    _________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  | 
                         _________|_________ 
 WE                    |/         |         \|
    __________________/|<- Twc  ->|<- Tcwx ->|\____________________
                                  | 
                         _________|_________ 
 WEM                   |/         |         \|
    __________________/|<- Twmc ->|<-Tcwmx ->|\____________________
                                  | 
                        |<-Tdc  ->|<---->|Tcdx 
    ____________|_______|_________|______|___________________________ 
                |\ / \ \|/        |      \ \ \ \ 
 D   -------------x-x-x-x DATA VALID      x-x-x-x---------
    _____________/_\_/_/|\________|______/_/_/_/_____________________ 
           _______________________|__________________________________ 
          / / / /                                                      
 Q   ----------- DATA VALID Q(i-1)      
          \_\_\_\_________________|__________________________________  
                                  |                          
                                  | 
                |<---- Tmc  ----->|
                | ________________|______________ |            |     | 
 ME             |/                |              \|            |     |
    ____________/                 |<----Tcmx ---->|\_________________|
 
 


Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the ME pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.
 



Normal Powerup Redundancy Scan Timing
==================================

                       |<-Trrstclkrec-->|                          
                          Trrstrclkrec        
                       |<-------------->|                           
                                    Trenc                | Tcrenx|Trenclkrec
          |<-Trrst  -->|        |<----->|                |<----->|<---->|
          | __________ |        |       |                |       |      | 
RSCRST    |/          \|        |       |                |       |      |
_________/|            |\_______|_______|________________|_______|______| 
                                |       |                |       |      | 
                                | ______|________________|______ |      | 
RSCEN                           |/      |                |      \|      |
_______________________________/|       |                |       |\_____| 
                                |       |                |       |      | 
                                        | _____          | _____ |      | 
CLK                                     |/     \         |/     \|      |/
_______________________________________/|       \__***__/|       |\____/| 
                                        |                |       | 
                                        | _____          | _____ | 
RSCLK                                   |/     \         |/     \|
_______________________________________/|       \__***__/|       |\______ 
                                        |                | 
                                      __|________________|____ 
RSCIN                               |/  |                |    \|
___________________________________/|   |                |     |\______ 
                                    |   |                |     | 
                                --->|   |<---       ---->|     |<---- 
                                    Trinc                Tcrinx 
 
                                        |  | ________ 
RSCOUT                                  |  |/
________________________________________|_/| 
                                    --->|  |<--- 
                                       Trclkrout 
 
 
FISO     
_________________________________________________________________________ 
 



=====================================================================


============================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   26.990620                  #
#--------------+------------------------------#
# VDDF         |   0.078370                   #
#==============+==============================#

Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.237e-01              |1.424e+00          |4.576e+01              |3.931e-02              |2.305e+02              |2.577e+01          |1.620e-01            |1.308e+00            |2.211e+00          |3.703e+01          |6.566e+01              |7.305e-02              |2.571e-01            |8.015e-01              |3.366e+02              |2.687e+00            |2.305e+02          |3.366e+02          #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.679e-01              |1.780e+00          |6.356e+01              |5.460e-02              |2.620e+02              |3.221e+01          |2.250e-01            |1.487e+00            |2.457e+00          |4.115e+01          |8.107e+01              |9.019e-02              |3.174e-01            |8.096e-01              |3.400e+02              |2.714e+00            |2.620e+02          |3.400e+02          #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Power Dissipation(Reconfiguration register)
===========================================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.287e-03              |1.489e-02          |3.259e-01              |2.904e-04              |1.579e+00              |1.810e-01          |1.561e-03            |1.378e-02            |1.992e-02          |2.200e-01          |3.832e-01              |5.332e-04              |2.157e-03            |7.272e-03              |1.934e+00              |2.480e-02            |1.579e+00          |1.934e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.735e-03              |1.862e-02          |4.526e-01              |4.033e-04              |1.795e+00              |2.262e-01          |2.168e-03            |1.565e-02            |2.213e-02          |2.444e-01          |4.731e-01              |6.583e-04              |2.663e-03            |7.345e-03              |1.954e+00              |2.505e-02            |1.795e+00          |1.954e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#



Typical Power cycle
===================


#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner            |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Description           |  RD       |  WR       |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD       |  WR       |  RD     |  WR     |  RD      |  WR      |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Power per frequency   |2.228e+00  |2.386e+00  |1.848e+00|2.022e+00|1.340e+00  |1.564e+00  |1.340e+00  |1.564e+00  |2.228e+00  |2.386e+00  |1.848e+00|2.022e+00|1.340e+00 |1.564e+00 |2.228e+00 |2.386e+00 |2.271e+00|2.552e+00|2.271e+00|2.552e+00|1.816e+00  |2.047e+00  |1.816e+00  |2.047e+00  |1.816e+00 |2.047e+00 |2.820e+00  |3.137e+00  |2.820e+00  |3.137e+00  |2.820e+00 |3.137e+00 |2.228e+00|2.386e+00|2.820e+00|3.137e+00#
# (uW/MHz)              |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Current per frequency |2.532e+00  |2.712e+00  |2.310e+00|2.527e+00|1.861e+00  |2.173e+00  |1.861e+00  |2.173e+00  |2.532e+00  |2.712e+00  |2.310e+00|2.527e+00|1.861e+00 |2.173e+00 |2.532e+00 |2.712e+00 |2.523e+00|2.835e+00|2.523e+00|2.835e+00|2.242e+00  |2.527e+00  |2.242e+00  |2.527e+00  |2.242e+00 |2.527e+00 |2.848e+00  |3.169e+00  |2.848e+00  |3.169e+00  |2.848e+00 |3.169e+00 |2.532e+00|2.712e+00|2.848e+00|3.169e+00#
# (uA/MHz)              |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#






Power Control Pins Current 
==========================

#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner                 |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Rise Power per frequency   |6.176e+00              |5.056e+00          |4.295e+00              |4.295e+00              |6.176e+00              |5.056e+00          |4.295e+00            |6.176e+00            |6.531e+00          |6.531e+00          |5.376e+00              |5.376e+00              |5.376e+00            |7.918e+00              |7.918e+00              |7.918e+00            |6.176e+00          |7.918e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Rise Current per frequency |7.018e+00              |6.319e+00          |5.965e+00              |5.965e+00              |7.018e+00              |6.319e+00          |5.966e+00            |7.018e+00            |7.257e+00          |7.257e+00          |6.637e+00              |6.637e+00              |6.637e+00            |7.998e+00              |7.998e+00              |7.998e+00            |7.018e+00          |7.998e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Power per frequency   |8.157e+00              |6.677e+00          |5.673e+00              |5.673e+00              |8.157e+00              |6.677e+00          |5.673e+00            |8.157e+00            |8.626e+00          |8.626e+00          |7.101e+00              |7.101e+00              |7.101e+00            |1.046e+01              |1.046e+01              |1.046e+01            |8.157e+00          |1.046e+01          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Current per frequency |9.270e+00              |8.347e+00          |7.879e+00              |7.879e+00              |9.270e+00              |8.347e+00          |7.879e+00            |9.270e+00            |9.585e+00          |9.585e+00          |8.766e+00              |8.766e+00              |8.766e+00            |1.056e+01              |1.056e+01              |1.056e+01            |9.270e+00          |1.056e+01          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Peak Current               |1.576e+04              |1.166e+04          |7.883e+03              |8.010e+03              |1.506e+04              |1.119e+04          |7.883e+03            |1.543e+04            |1.587e+04          |1.513e+04          |1.071e+04              |1.111e+04              |1.090e+04            |1.976e+04              |1.829e+04              |1.975e+04            |1.562e+04          |1.933e+04          #
# (uA) LS                    |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#




 Notes: 
 
 1.  Dynamic power does not include Sub-threshold and 
     junction leakage.

 2.  Static current includes Sub-threshold and 
     junction leakage.

 3.  Typical Power Cycle (READ) 
  
      - Alternate cycles are active - 1 cycle of read but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Dataout bits switching 
      - 1fF load connected to Dataout. It is the first Output Load value in the Lookup Table in the datasheet.
      - No activity to other input and output pins
      - Leakage excluded
   
 4.  Typical Power Cycle (WRITE) 
  
      - Alternate cycles are active - 1 cycle of write but no activity in the following cycle
      - 1/2 Address bits switching 
      - 1/2 Datain bits switching 
      - No activity to other input and output pins, including Dataout
      - Leakage excluded
   
 

======================================================================
 


Waveform Convention

     Waveform                  INPUTS             OUTPUTS 

 _______________________     Must be Steady     Will be Steady

 _______________________ 

 _________________ 
     \   \  \  \  \          May change from    Will be changing from
      \___\__\__\__\____     H to L             H to L

       _________________ 
      /   /  /  /  /         May change from    Will be changing from
 ____/___/__/__/__/          L to H             L to H

 __  _  _  _  _  _  _  __
   \/ \/ \/ \/ \/ \/ \/      Don't Care            Changing
 __/\_/\_/\_/\_/\_/\_/\__    Any change permitted  State Unknown


___  __  _     _  _  ___
   \/  \/ \___/ \/ \/       Does Not Apply       Center Line is High
___/\__/\_/   \_/\_/\___                        Impedance "Off" State




Timing Name Convention
=====================


ADR    : Address input               
D      : Data input                  
ME     : Memory Enable pin           
CLK    : Clock input pin             
Q      : Output                      
 

H: Logic High
L: Logic Low
X: No longer a valid logic level


Appendix A
===========
Power Dissipation
===================

BC1 = 1 , BC2 = 0 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.456e-01              |1.746e+00          |5.644e+01              |4.497e-02              |2.713e+02              |3.089e+01          |1.947e-01            |1.515e+00            |2.631e+00          |4.339e+01          |7.852e+01              |8.564e-02              |3.026e-01            |8.800e-01              |3.872e+02              |2.985e+00            |2.713e+02          |3.872e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.927e-01              |2.183e+00          |7.839e+01              |6.246e-02              |3.083e+02              |3.861e+01          |2.704e-01            |1.722e+00            |2.924e+00          |4.821e+01          |9.693e+01              |1.057e-01              |3.736e-01            |8.889e-01              |3.911e+02              |3.015e+00            |3.083e+02          |3.911e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Pwr (uW)    |3.183e-01              |1.343e+00          |4.309e+01              |3.790e-02              |2.204e+02              |2.449e+01          |1.539e-01            |1.257e+00            |2.106e+00          |3.544e+01          |6.245e+01              |6.991e-02              |2.458e-01            |7.819e-01              |3.240e+02              |2.612e+00            |2.204e+02          |3.240e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.617e-01              |1.679e+00          |5.985e+01              |5.264e-02              |2.504e+02              |3.062e+01          |2.137e-01            |1.428e+00            |2.340e+00          |3.938e+01          |7.710e+01              |8.631e-02              |3.034e-01            |7.898e-01              |3.273e+02              |2.638e+00            |2.504e+02          |3.273e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 0 , BC2 = 1 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.456e-01              |1.746e+00          |5.644e+01              |4.497e-02              |2.713e+02              |3.089e+01          |1.947e-01            |1.515e+00            |2.631e+00          |4.339e+01          |7.852e+01              |8.564e-02              |3.026e-01            |8.800e-01              |3.872e+02              |2.985e+00            |2.713e+02          |3.872e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.927e-01              |2.183e+00          |7.839e+01              |6.246e-02              |3.083e+02              |3.861e+01          |2.704e-01            |1.722e+00            |2.924e+00          |4.821e+01          |9.693e+01              |1.057e-01              |3.736e-01            |8.889e-01              |3.911e+02              |3.015e+00            |3.083e+02          |3.911e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Pwr (uW)    |3.120e-01              |1.279e+00          |4.117e+01              |3.528e-02              |2.113e+02              |2.351e+01          |1.453e-01            |1.198e+00            |1.993e+00          |3.397e+01          |5.962e+01              |6.505e-02              |2.307e-01            |7.381e-01              |3.104e+02              |2.475e+00            |2.113e+02          |3.104e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.546e-01              |1.599e+00          |5.718e+01              |4.900e-02              |2.401e+02              |2.939e+01          |2.018e-01            |1.361e+00            |2.215e+00          |3.774e+01          |7.360e+01              |8.031e-02              |2.848e-01            |7.456e-01              |3.135e+02              |2.500e+00            |2.401e+02          |3.135e+02          #
# (Light Sleep Mode)  |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 0 , BC2 = 0 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.456e-01              |1.746e+00          |5.644e+01              |4.497e-02              |2.713e+02              |3.089e+01          |1.947e-01            |1.515e+00            |2.631e+00          |4.339e+01          |7.852e+01              |8.564e-02              |3.026e-01            |8.800e-01              |3.872e+02              |2.985e+00            |2.713e+02          |3.872e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.927e-01              |2.183e+00          |7.839e+01              |6.246e-02              |3.083e+02              |3.861e+01          |2.704e-01            |1.722e+00            |2.924e+00          |4.821e+01          |9.693e+01              |1.057e-01              |3.736e-01            |8.889e-01              |3.911e+02              |3.015e+00            |3.083e+02          |3.911e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#

BC1 = 1 , BC2 = 1 
===================
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |3.456e-01              |1.746e+00          |5.644e+01              |4.497e-02              |2.713e+02              |3.089e+01          |1.947e-01            |1.515e+00            |2.631e+00          |4.339e+01          |7.852e+01              |8.564e-02              |3.026e-01            |8.800e-01              |3.872e+02              |2.985e+00            |2.713e+02          |3.872e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |3.927e-01              |2.183e+00          |7.839e+01              |6.246e-02              |3.083e+02              |3.861e+01          |2.704e-01            |1.722e+00            |2.924e+00          |4.821e+01          |9.693e+01              |1.057e-01              |3.736e-01            |8.889e-01              |3.911e+02              |3.015e+00            |3.083e+02          |3.911e+02          #
# (Normal Mode)       |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#


Note: BC1=0, BC2= 0 and BC1=1, BC2=1 not recommended for LS mode & Leakage Data is not provided.

