<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>AmbiqSuite User Guide: AmbiqSuite Apollo Device Register Overview</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo Register Documentation &#160;<span id="projectnumber">v${version}</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">GPIO - General Purpose IO</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> GPIO Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000000:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGA" target="_self">PADREGA - Pad Configuration A (Pads 3-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000004:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGB" target="_self">PADREGB - Pad Configuration B (Pads 7-4)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000008:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGC" target="_self">PADREGC - Pad Configuration C (Pads 11-8)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGD" target="_self">PADREGD - Pad Configuration D (Pads 15-12)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGE" target="_self">PADREGE - Pad Configuration E (Pads 19-16)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000014:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGF" target="_self">PADREGF - Pad Configuration F (Pads 23-20)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000018:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGG" target="_self">PADREGG - Pad Configuration G (Pads 27-24)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000001C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGH" target="_self">PADREGH - Pad Configuration H (Pads 31-28)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGI" target="_self">PADREGI - Pad Configuration I (Pads 35-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000024:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGJ" target="_self">PADREGJ - Pad Configuration J (Pads 39-36)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000028:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGK" target="_self">PADREGK - Pad Configuration K (Pads 43-40)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000002C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGL" target="_self">PADREGL - Pad Configuration L (Pads 47-44)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000030:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGM" target="_self">PADREGM - Pad Configuration M (Pads 51-48)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000034:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGN" target="_self">PADREGN - Pad Configuration N (Pads 55-52)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000038:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGO" target="_self">PADREGO - Pad Configuration O (Pads 59-56)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000003C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGP" target="_self">PADREGP - Pad Configuration P (Pads 63-60)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000040:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGQ" target="_self">PADREGQ - Pad Configuration Q (Pads 67-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000044:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGR" target="_self">PADREGR - Pad Configuration R (Pads 71-68)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000048:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADREGS" target="_self">PADREGS - Pad Configuration S (Pads 73-72)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000004C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGA" target="_self">CFGA - GPIO Configuration A (Pads 7-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000050:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGB" target="_self">CFGB - GPIO Configuration B (Pads 15-8)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000054:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGC" target="_self">CFGC - GPIO Configuration C (Pads 23-16)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000058:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGD" target="_self">CFGD - GPIO Configuration D (Pads 31-24)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000005C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGE" target="_self">CFGE - GPIO Configuration E (Pads 39-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000060:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGF" target="_self">CFGF - GPIO Configuration F (Pads 47-40)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000064:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGG" target="_self">CFGG - GPIO Configuration G (Pads 55-48)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000068:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGH" target="_self">CFGH - GPIO Configuration H (Pads 63-56)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000006C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGI" target="_self">CFGI - GPIO Configuration I (Pads 71-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000070:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CFGJ" target="_self">CFGJ - GPIO Configuration J (Pads 73-72)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000074:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PADKEY" target="_self">PADKEY - Key for all pad configuration registers</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000080:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#RDA" target="_self">RDA - GPIO Input A (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000084:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#RDB" target="_self">RDB - GPIO Input B (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000088:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#RDC" target="_self">RDC - GPIO Input C (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000008C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTA" target="_self">WTA - GPIO Output A (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000090:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTB" target="_self">WTB - GPIO Output B (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000094:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTC" target="_self">WTC - GPIO Output C (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000098:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTSA" target="_self">WTSA - GPIO Output A Set (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000009C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTSB" target="_self">WTSB - GPIO Output B Set (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000A0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTSC" target="_self">WTSC - GPIO Output C Set (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000A4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTCA" target="_self">WTCA - GPIO Output A Clear (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000A8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTCB" target="_self">WTCB - GPIO Output B Clear (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WTCC" target="_self">WTCC - GPIO Output C Clear (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENA" target="_self">ENA - GPIO Enable A (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000B4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENB" target="_self">ENB - GPIO Enable B (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENC" target="_self">ENC - GPIO Enable C (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENSA" target="_self">ENSA - GPIO Enable A Set (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENSB" target="_self">ENSB - GPIO Enable B Set (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENSC" target="_self">ENSC - GPIO Enable C Set (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000C8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENCA" target="_self">ENCA - GPIO Enable A Clear (31-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000CC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENCB" target="_self">ENCB - GPIO Enable B Clear (63-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000D0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ENCC" target="_self">ENCC - GPIO Enable C Clear (73-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000D4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#STMRCAP" target="_self">STMRCAP - STIMER Capture Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000D8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM0IRQ" target="_self">IOM0IRQ - IOM0 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000DC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM1IRQ" target="_self">IOM1IRQ - IOM1 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000E0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM2IRQ" target="_self">IOM2IRQ - IOM2 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000E4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM3IRQ" target="_self">IOM3IRQ - IOM3 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000E8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM4IRQ" target="_self">IOM4IRQ - IOM4 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000EC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#IOM5IRQ" target="_self">IOM5IRQ - IOM5 Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000F0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BLEIFIRQ" target="_self">BLEIFIRQ - BLEIF Flow Control IRQ Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000F4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#GPIOOBS" target="_self">GPIOOBS - GPIO Observation Mode Sample register</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000F8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGA" target="_self">ALTPADCFGA - Alternate Pad Configuration A (Pads 3-0)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000FC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGB" target="_self">ALTPADCFGB - Alternate Pad Configuration B (Pads 7-4)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000100:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGC" target="_self">ALTPADCFGC - Alternate Pad Configuration C (Pads 11-8)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000104:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGD" target="_self">ALTPADCFGD - Alternate Pad Configuration D (Pads 15-12)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000108:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGE" target="_self">ALTPADCFGE - Alternate Pad Configuration E (Pads 19-16)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000010C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGF" target="_self">ALTPADCFGF - Alternate Pad Configuration F (Pads 23-20)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000110:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGG" target="_self">ALTPADCFGG - Alternate Pad Configuration G (Pads 27-24)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000114:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGH" target="_self">ALTPADCFGH - Alternate Pad Configuration H (Pads 31-28)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000118:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGI" target="_self">ALTPADCFGI - Alternate Pad Configuration I (Pads 35-32)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000011C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGJ" target="_self">ALTPADCFGJ - Alternate Pad Configuration J (Pads 39-36)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000120:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGK" target="_self">ALTPADCFGK - Alternate Pad Configuration K (Pads 43-40)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000124:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGL" target="_self">ALTPADCFGL - Alternate Pad Configuration L (Pads 47-44)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000128:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGM" target="_self">ALTPADCFGM - Alternate Pad Configuration M (Pads 51-48)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000012C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGN" target="_self">ALTPADCFGN - Alternate Pad Configuration N (Pads 55-52)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000130:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGO" target="_self">ALTPADCFGO - Alternate Pad Configuration O (Pads 59-56)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000134:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGP" target="_self">ALTPADCFGP - Alternate Pad Configuration P (Pads 63-60)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000138:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGQ" target="_self">ALTPADCFGQ - Alternate Pad Configuration Q (Pads 67-64)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000013C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGR" target="_self">ALTPADCFGR - Alternate Pad Configuration R (Pads 71-68)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000140:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ALTPADCFGS" target="_self">ALTPADCFGS - Alternate Pad Configuration S (Pads 73-72)</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000144:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCDET" target="_self">SCDET - SCARD Card Detect select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000148:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CTENCFG" target="_self">CTENCFG - Counter/Timer Enable Config</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000200:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT0EN" target="_self">INT0EN - GPIO Interrupts 31-0: Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000204:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT0STAT" target="_self">INT0STAT - GPIO Interrupts 31-0: Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000208:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT0CLR" target="_self">INT0CLR - GPIO Interrupts 31-0: Clear</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000020C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT0SET" target="_self">INT0SET - GPIO Interrupts 31-0: Set</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000220:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT1EN" target="_self">INT1EN - GPIO Interrupts 63-32: Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000224:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT1STAT" target="_self">INT1STAT - GPIO Interrupts 63-32: Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000228:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT1CLR" target="_self">INT1CLR - GPIO Interrupts 63-32: Clear</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000022C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT1SET" target="_self">INT1SET - GPIO Interrupts 63-32: Set</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000240:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT2EN" target="_self">INT2EN - GPIO Interrupts 73-64: Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000244:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT2STAT" target="_self">INT2STAT - GPIO Interrupts 73-64: Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000248:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT2CLR" target="_self">INT2CLR - GPIO Interrupts 73-64: Clear</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000024C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#INT2SET" target="_self">INT2SET - GPIO Interrupts 73-64: Set</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000250:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGCTRL" target="_self">DBGCTRL - Debug Control</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGA" class="panel-title">PADREGA - Pad Configuration A (Pads 3-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010000</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD3 through PAD0. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD3PWRUP
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD3FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD3STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD3INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD3PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD2FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD2STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD2INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD2PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD1RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD1FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD1STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD1INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD1PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD0RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD0FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD0STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD0INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD0PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>PAD3PWRUP</td>
                            <td>RW</td>
                            <td>Pad 3 VDD power switch enable<br><br>
                                 DIS                  = 0x0 - Power switch disabled<br>
                             EN                   = 0x1 - Power switch enabled (switched to VDD)</td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD3FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 3 function select<br><br>
                                 UA0RTS               = 0x0 - Configure as the UART0 RTS output<br>
                             SLnCE                = 0x1 - Configure as the IOSLAVE SPI nCE signal<br>
                             NCE3                 = 0x2 - IOM/MSPI nCE group 3<br>
                             GPIO3                = 0x3 - Configure as GPIO3<br>
                             RSVD                 = 0x4 - Reserved<br>
                             MSPI7                = 0x5 - MSPI data connection 7<br>
                             TRIG1                = 0x6 - Configure as the ADC Trigger 1 signal<br>
                             I2S_WCLK             = 0x7 - Configure as the PDM I2S Word Clock input</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD3STRNG</td>
                            <td>RW</td>
                            <td>Pad 3 drive strength.<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD3INPEN</td>
                            <td>RW</td>
                            <td>Pad 3 input enable.<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD3PULL</td>
                            <td>RW</td>
                            <td>Pad 3 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD2FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 2 function select<br><br>
                                 UART1RX              = 0x0 - Configure as the UART1 RX input.<br>
                             SLMISO               = 0x1 - Configure as the IOSLAVE SPI MISO signal.<br>
                             UART0RX              = 0x2 - Configure as the UART0 RX input.<br>
                             GPIO2                = 0x3 - Configure as GPIO2.<br>
                             RSVD4                = 0x4 - Reserved<br>
                             MSPI6                = 0x5 - MSPI data connection 6.<br>
                             RSVD6                = 0x6 - Reserved<br>
                             NCE2                 = 0x7 - IOM/MSPI nCE group 2</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD2STRNG</td>
                            <td>RW</td>
                            <td>Pad 2 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD2INPEN</td>
                            <td>RW</td>
                            <td>Pad 2 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD2PULL</td>
                            <td>RW</td>
                            <td>Pad 2 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>PAD1RSEL</td>
                            <td>RW</td>
                            <td>Pad 1 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD1FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 1 function select<br><br>
                                 SLSDAWIR3            = 0x0 - Configure as the IOSLAVE I2C SDA or SPI WIR3 signal<br>
                             SLMOSI               = 0x1 - Configure as the IOSLAVE SPI MOSI signal<br>
                             UART0TX              = 0x2 - Configure as the UART0 TX output signal<br>
                             GPIO1                = 0x3 - Configure as GPIO1<br>
                             RSVD4                = 0x4 - Reserved<br>
                             MSPI5                = 0x5 - MSPI data connection 5<br>
                             RSVD6                = 0x6 - Reserved<br>
                             NCE1                 = 0x7 - IOM/MSPI nCE group 1</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD1STRNG</td>
                            <td>RW</td>
                            <td>Pad 1 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD1INPEN</td>
                            <td>RW</td>
                            <td>Pad 1 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD1PULL</td>
                            <td>RW</td>
                            <td>Pad 1 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PAD0RSEL</td>
                            <td>RW</td>
                            <td>Pad 0 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD0FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 0 function select<br><br>
                                 SLSCL                = 0x0 - Configure as the IOSLAVE I2C SCL signal<br>
                             SLSCK                = 0x1 - Configure as the IOSLAVE SPI SCK signal<br>
                             CLKOUT               = 0x2 - Configure as the CLKOUT signal<br>
                             GPIO0                = 0x3 - Configure as GPIO0<br>
                             RSVD4                = 0x4 - Reserved<br>
                             MSPI4                = 0x5 - MSPI data connection 4<br>
                             RSVD6                = 0x6 - Reserved<br>
                             NCE0                 = 0x7 - IOM/MSPI nCE group 0</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD0STRNG</td>
                            <td>RW</td>
                            <td>Pad 0 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD0INPEN</td>
                            <td>RW</td>
                            <td>Pad 0 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD0PULL</td>
                            <td>RW</td>
                            <td>Pad 0 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGB" class="panel-title">PADREGB - Pad Configuration B (Pads 7-4)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010004</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD7 through PAD4. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD7FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD7STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD7INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD7PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD6RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD6FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD6STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD6INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD6PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD5RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD5FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD5STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD5INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD5PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD4FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD4STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD4INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD4PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD7FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 7 function select<br><br>
                                 NCE7                 = 0x0 - IOM/MSPI nCE group 7<br>
                             M0MOSI               = 0x1 - Configure as the IOMSTR0 SPI MOSI signal<br>
                             CLKOUT               = 0x2 - Configure as the CLKOUT signal<br>
                             GPIO7                = 0x3 - Configure as GPIO7<br>
                             TRIG0                = 0x4 - Configure as the ADC Trigger 0 signal<br>
                             UART0TX              = 0x5 - Configure as the UART0 TX output signal<br>
                             RSVD                 = 0x6 - Reserved<br>
                             CT19                 = 0x7 - CTIMER connection 19</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD7STRNG</td>
                            <td>RW</td>
                            <td>Pad 7 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD7INPEN</td>
                            <td>RW</td>
                            <td>Pad 7 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD7PULL</td>
                            <td>RW</td>
                            <td>Pad 7 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>PAD6RSEL</td>
                            <td>RW</td>
                            <td>Pad 6 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD6FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 6 function select<br><br>
                                 M0SDAWIR3            = 0x0 - Configure as the IOMSTR0 I2C SDA or SPI WIR3 signal<br>
                             M0MISO               = 0x1 - Configure as the IOMSTR0 SPI MISO signal<br>
                             UA0CTS               = 0x2 - Configure as the UART0 CTS input signal<br>
                             GPIO6                = 0x3 - Configure as GPIO6<br>
                             RSVD4                = 0x4 - Reserved<br>
                             CT10                 = 0x5 - CTIMER connection 10<br>
                             RSVD6                = 0x6 - Reserved<br>
                             I2S_DAT              = 0x7 - Configure as the PDM I2S Data output signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD6STRNG</td>
                            <td>RW</td>
                            <td>Pad 6 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD6INPEN</td>
                            <td>RW</td>
                            <td>Pad 6 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD6PULL</td>
                            <td>RW</td>
                            <td>Pad 6 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>PAD5RSEL</td>
                            <td>RW</td>
                            <td>Pad 5 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD5FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 5 function select<br><br>
                                 M0SCL                = 0x0 - Configure as the IOMSTR0 I2C SCL signal<br>
                             M0SCK                = 0x1 - Configure as the IOMSTR0 SPI SCK signal<br>
                             UA0RTS               = 0x2 - Configure as the UART0 RTS signal output<br>
                             GPIO5                = 0x3 - Configure as GPIO5<br>
                             RSVD4                = 0x4 - Reserved<br>
                             EXTHFA               = 0x5 - Configure as the External HFA input clock<br>
                             RSVD6                = 0x6 - Reserved<br>
                             CT8                  = 0x7 - CTIMER connection 8</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD5STRNG</td>
                            <td>RW</td>
                            <td>Pad 5 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD5INPEN</td>
                            <td>RW</td>
                            <td>Pad 5 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD5PULL</td>
                            <td>RW</td>
                            <td>Pad 5 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD4FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 4 function select<br><br>
                                 UA0CTS               = 0x0 - Configure as the UART0 CTS input signal<br>
                             SLINT                = 0x1 - Configure as the IOSLAVE interrupt out signal<br>
                             NCE4                 = 0x2 - IOM/SPI nCE group 4<br>
                             GPIO4                = 0x3 - Configure as GPIO4<br>
                             RSVD4                = 0x4 - Reserved<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             CT17                 = 0x6 - CTIMER connection 17<br>
                             MSPI2                = 0x7 - MSPI data connection 2</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD4STRNG</td>
                            <td>RW</td>
                            <td>Pad 4 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD4INPEN</td>
                            <td>RW</td>
                            <td>Pad 4 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD4PULL</td>
                            <td>RW</td>
                            <td>Pad 4 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGC" class="panel-title">PADREGC - Pad Configuration C (Pads 11-8)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010008</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD11 through PAD8. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD11FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD11STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD11INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD11PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD10FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD10STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD10INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD10PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD9RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD9FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD9STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD9INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD9PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD8RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD8FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD8STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD8INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD8PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD11FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 11 function select<br><br>
                                 ADCSE2               = 0x0 - Configure as the analog input for ADC single ended input 2<br>
                             NCE11                = 0x1 - IOM/MSPI nCE group 11<br>
                             CT31                 = 0x2 - CTIMER connection 31<br>
                             GPIO11               = 0x3 - Configure as GPIO11<br>
                             SLINT                = 0x4 - Configure as the IOSLAVE interrupt out signal<br>
                             UA1CTS               = 0x5 - Configure as the UART1 CTS input signal<br>
                             UART0RX              = 0x6 - Configure as the UART0 RX input signal<br>
                             PDM_DATA             = 0x7 - Configure as the PDM Data input signal</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD11STRNG</td>
                            <td>RW</td>
                            <td>Pad 11 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD11INPEN</td>
                            <td>RW</td>
                            <td>Pad 11 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD11PULL</td>
                            <td>RW</td>
                            <td>Pad 11 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD10FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 10 function select<br><br>
                                 RSVD0                = 0x0 - Reserved<br>
                             M1MOSI               = 0x1 - Configure as the IOMSTR1 SPI MOSI signal<br>
                             NCE10                = 0x2 - IOM/MSPI nCE group 10<br>
                             GPIO10               = 0x3 - Configure as GPIO10<br>
                             PDMCLK               = 0x4 - PDM serial clock out<br>
                             UA1RTS               = 0x5 - Configure as the UART1 RTS output signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - REserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD10STRNG</td>
                            <td>RW</td>
                            <td>Pad 10 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD10INPEN</td>
                            <td>RW</td>
                            <td>Pad 10 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD10PULL</td>
                            <td>RW</td>
                            <td>Pad 10 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>PAD9RSEL</td>
                            <td>RW</td>
                            <td>Pad 9 pullup resistor selection<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD9FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 9 function select<br><br>
                                 M1SDAWIR3            = 0x0 - Configure as the IOMSTR1 I2C SDA or SPI WIR3 signal<br>
                             M1MISO               = 0x1 - Configure as the IOMSTR1 SPI MISO signal<br>
                             NCE9                 = 0x2 - IOM/MSPI nCE group 9<br>
                             GPIO9                = 0x3 - Configure as GPIO9<br>
                             SCCIO                = 0x4 - SCARD data I/O connection<br>
                             RSVD5                = 0x5 - Reserved<br>
                             UART1RX              = 0x6 - Configure as UART1 RX input signal<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD9STRNG</td>
                            <td>RW</td>
                            <td>Pad 9 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD9INPEN</td>
                            <td>RW</td>
                            <td>Pad 9 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD9PULL</td>
                            <td>RW</td>
                            <td>Pad 9 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PAD8RSEL</td>
                            <td>RW</td>
                            <td>Pad 8 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD8FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 8 function select<br><br>
                                 M1SCL                = 0x0 - Configure as the IOMSTR1 I2C SCL signal<br>
                             M1SCK                = 0x1 - Configure as the IOMSTR1 SPI SCK signal<br>
                             NCE8                 = 0x2 - IOM/MSPI nCE group 8<br>
                             GPIO8                = 0x3 - Configure as GPIO8<br>
                             SCCLK                = 0x4 - SCARD serial clock output<br>
                             RSVD5                = 0x5 - Reserved<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output signal<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD8STRNG</td>
                            <td>RW</td>
                            <td>Pad 8 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD8INPEN</td>
                            <td>RW</td>
                            <td>Pad 8 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD8PULL</td>
                            <td>RW</td>
                            <td>Pad 8 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGD" class="panel-title">PADREGD - Pad Configuration D (Pads 15-12)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001000C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD15 through PAD12. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD15FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD15STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD15INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD15PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD14FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD14STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD14INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD14PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD13FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD13STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD13INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD13PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD12FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD12STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD12INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD12PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD15FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 15 function select<br><br>
                                 ADCD1N               = 0x0 - Configure as the analog ADC differential pair 1 N input signal<br>
                             NCE15                = 0x1 - IOM/MSPI nCE group 15<br>
                             UART1RX              = 0x2 - Configure as the UART1 RX signal<br>
                             GPIO15               = 0x3 - Configure as GPIO15<br>
                             PDMDATA              = 0x4 - PDM serial data input<br>
                             EXTXT                = 0x5 - Configure as the external XTAL oscillator input<br>
                             SWDIO                = 0x6 - Configure as an alternate port for the SWDIO I/O signal<br>
                             SWO                  = 0x7 - Configure as an SWO (Serial Wire Trace output)</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD15STRNG</td>
                            <td>RW</td>
                            <td>Pad 15 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD15INPEN</td>
                            <td>RW</td>
                            <td>Pad 15 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD15PULL</td>
                            <td>RW</td>
                            <td>Pad 15 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD14FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 14 function select<br><br>
                                 ADCD1P               = 0x0 - Configure as the analog ADC differential pair 1 P input signal<br>
                             NCE14                = 0x1 - IOM/MSPI nCE group 14<br>
                             UART1TX              = 0x2 - Configure as the UART1 TX output signal<br>
                             GPIO14               = 0x3 - Configure as GPIO14<br>
                             PDMCLK               = 0x4 - PDM serial clock output<br>
                             EXTHFS               = 0x5 - Configure as the External HFRC oscillator input select<br>
                             SWDCK                = 0x6 - Configure as the alternate input for the SWDCK input signal<br>
                             32kHzXT              = 0x7 - Configure as the 32kHz crystal output signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD14STRNG</td>
                            <td>RW</td>
                            <td>Pad 14 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD14INPEN</td>
                            <td>RW</td>
                            <td>Pad 14 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD14PULL</td>
                            <td>RW</td>
                            <td>Pad 14 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD13FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 13 function select<br><br>
                                 ADCD0PSE8            = 0x0 - Configure as the ADC Differential pair 0 P, or Single Ended input 8 analog input signal. Determination of the D0P vs SE8 usage is done when the particular channel is selected within the ADC module<br>
                             NCE13                = 0x1 - IOM/MSPI nCE group 13<br>
                             CT2                  = 0x2 - CTIMER connection 2<br>
                             GPIO13               = 0x3 - Configure as GPIO13<br>
                             I2SBCLK              = 0x4 - I2C interface bit clock<br>
                             EXTHFB               = 0x5 - Configure as the external HFRC oscillator input<br>
                             UA0RTS               = 0x6 - Configure as the UART0 RTS signal output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD13STRNG</td>
                            <td>RW</td>
                            <td>Pad 13 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD13INPEN</td>
                            <td>RW</td>
                            <td>Pad 13 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD13PULL</td>
                            <td>RW</td>
                            <td>Pad 13 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD12FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 12 function select<br><br>
                                 ADCD0NSE9            = 0x0 - Configure as the ADC Differential pair 0 N, or Single Ended input 9 analog input signal. Determination of the D0N vs SE9 usage is done when the particular channel is selected within the ADC module<br>
                             NCE12                = 0x1 - IOM/MSPI nCE group 12<br>
                             CT0                  = 0x2 - CTIMER connection 0<br>
                             GPIO12               = 0x3 - Configure as GPIO12<br>
                             PDMCLK               = 0x5 - PDM serial clock output<br>
                             UA0CTS               = 0x6 - Configure as the UART0 CTS input signal<br>
                             UART1TX              = 0x7 - Configure as the UART1 TX output signal</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD12STRNG</td>
                            <td>RW</td>
                            <td>Pad 12 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD12INPEN</td>
                            <td>RW</td>
                            <td>Pad 12 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD12PULL</td>
                            <td>RW</td>
                            <td>Pad 12 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGE" class="panel-title">PADREGE - Pad Configuration E (Pads 19-16)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010010</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD19 through PAD16. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD19FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD19STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD19INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD19PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD18FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD18STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD18INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD18PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD17FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD17STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD17INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD17PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD16FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD16STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD16INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD16PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD19FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 19 function select<br><br>
                                 CMPRF0               = 0x0 - Configure as the analog comparator reference 0 signal<br>
                             NCE19                = 0x1 - IOM/MSPI nCE group 19<br>
                             CT6                  = 0x2 - CTIMER connection 6<br>
                             GPIO19               = 0x3 - Configure as GPIO19<br>
                             SCCLK                = 0x4 - SCARD serial clock<br>
                             ANATEST1             = 0x5 - Configure as the ANATEST1 I/O signal<br>
                             UART1RX              = 0x6 - Configure as the UART1 RX input signal<br>
                             I2SBCLK              = 0x7 - Configure as the PDM I2S bit clock input signal</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD19STRNG</td>
                            <td>RW</td>
                            <td>Pad 19 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD19INPEN</td>
                            <td>RW</td>
                            <td>Pad 19 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD19PULL</td>
                            <td>RW</td>
                            <td>Pad 19 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD18FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 18 function select<br><br>
                                 CMPIN1               = 0x0 - Configure as the analog comparator input 1 signal<br>
                             NCE18                = 0x1 - IOM/MSPI nCE group 18<br>
                             CT4                  = 0x2 - CTIMER connection 4<br>
                             GPIO18               = 0x3 - Configure as GPIO18<br>
                             UA0RTS               = 0x4 - Configure as UART0 RTS output signal<br>
                             ANATEST2             = 0x5 - Configure as ANATEST2 I/O signal<br>
                             UART1TX              = 0x6 - Configure as UART1 TX output signal<br>
                             SCCIO                = 0x7 - SCARD data input/output connection</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD18STRNG</td>
                            <td>RW</td>
                            <td>Pad 18 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD18INPEN</td>
                            <td>RW</td>
                            <td>Pad 18 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD18PULL</td>
                            <td>RW</td>
                            <td>Pad 18 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD17FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 17 function select<br><br>
                                 CMPRF1               = 0x0 - Configure as the analog comparator reference signal 1 input signal<br>
                             NCE17                = 0x1 - IOM/MSPI nCE group 17<br>
                             TRIG1                = 0x2 - Configure as the ADC Trigger 1 signal<br>
                             GPIO17               = 0x3 - Configure as GPIO17<br>
                             SCCCLK               = 0x4 - SCARD serial clock output<br>
                             RSVD                 = 0x5 - Reserved<br>
                             UART0RX              = 0x6 - Configure as UART0 RX input signal<br>
                             UA1CTS               = 0x7 - Configure as UART1 CTS input signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD17STRNG</td>
                            <td>RW</td>
                            <td>Pad 17 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD17INPEN</td>
                            <td>RW</td>
                            <td>Pad 17 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD17PULL</td>
                            <td>RW</td>
                            <td>Pad 17 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD16FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 16 function select<br><br>
                                 ADCSE0               = 0x0 - Configure as the analog ADC single ended port 0 input signal<br>
                             NCE16                = 0x1 - IOM/MSPI nCE group 16<br>
                             TRIG0                = 0x2 - Configure as the ADC Trigger 0 signal<br>
                             GPIO16               = 0x3 - Configure as GPIO16<br>
                             SCCRST               = 0x4 - SCARD reset output<br>
                             CMPIN0               = 0x5 - Configure as comparator input 0 signal<br>
                             UART0TX              = 0x6 - Configure as UART0 TX output signal<br>
                             UA1RTS               = 0x7 - Configure as UART1 RTS output signal</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD16STRNG</td>
                            <td>RW</td>
                            <td>Pad 16 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD16INPEN</td>
                            <td>RW</td>
                            <td>Pad 16 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD16PULL</td>
                            <td>RW</td>
                            <td>Pad 16 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGF" class="panel-title">PADREGF - Pad Configuration F (Pads 23-20)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010014</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD23 through PAD20. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD23FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD23STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD23INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD23PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD22FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD22STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD22INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD22PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD21FNCSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD21STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD21INPEN
                                <br>0x1</td>

                            <td align="center" colspan="1">PAD21PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD20FNCSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD20STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD20INPEN
                                <br>0x1</td>

                            <td align="center" colspan="1">PAD20PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD23FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 23 function select<br><br>
                                 UART0RX              = 0x0 - Configure as the UART0 RX signal<br>
                             NCE23                = 0x1 - IOM/MSPI nCE group 23<br>
                             CT14                 = 0x2 - CTIMER connection 14<br>
                             GPIO23               = 0x3 - Configure as GPIO23<br>
                             I2SWCLK              = 0x4 - I2S word clock input<br>
                             CMPOUT               = 0x5 - Configure as voltage comparator output<br>
                             MSPI3                = 0x6 - MSPI data connection 3<br>
                             EXTXT                = 0x7 - External XTAL oscillator input</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD23STRNG</td>
                            <td>RW</td>
                            <td>Pad 23 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD23INPEN</td>
                            <td>RW</td>
                            <td>Pad 23 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD23PULL</td>
                            <td>RW</td>
                            <td>Pad 23 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD22FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 22 function select<br><br>
                                 UART0TX              = 0x0 - Configure as the UART0 TX signal<br>
                             NCE22                = 0x1 - IOM/MSPI nCE group 22<br>
                             CT12                 = 0x2 - CTIMER connection 12<br>
                             GPIO22               = 0x3 - Configure as GPIO22<br>
                             PDM_CLK              = 0x4 - Configure as the PDM CLK output<br>
                             EXTLF                = 0x5 - External LFRC input<br>
                             MSPI0                = 0x6 - MSPI data connection 0<br>
                             SWO                  = 0x7 - Configure as the serial trace data output signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD22STRNG</td>
                            <td>RW</td>
                            <td>Pad 22 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD22INPEN</td>
                            <td>RW</td>
                            <td>Pad 22 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD22PULL</td>
                            <td>RW</td>
                            <td>Pad 22 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD21FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 21 function select<br><br>
                                 SWDIO                = 0x0 - Configure as the serial wire debug data signal<br>
                             NCE21                = 0x1 - IOM/MSPI nCE group 21<br>
                             RSVD                 = 0x2 - Reserved<br>
                             GPIO21               = 0x3 - Configure as GPIO21<br>
                             UART0RX              = 0x4 - Configure as UART0 RX input signal<br>
                             UART1RX              = 0x5 - Configure as UART1 RX input signal<br>
                             I2SBCLK              = 0x6 - I2S byte clock input<br>
                             UA1CTS               = 0x7 - Configure as UART1 CTS input signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD21STRNG</td>
                            <td>RW</td>
                            <td>Pad 21 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD21INPEN</td>
                            <td>RW</td>
                            <td>Pad 21 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD21PULL</td>
                            <td>RW</td>
                            <td>Pad 21 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD20FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 20 function select<br><br>
                                 SWDCK                = 0x0 - Configure as the serial wire debug clock signal<br>
                             NCE20                = 0x1 - IOM/MSPI nCE group 20<br>
                             RSVD                 = 0x2 - Reserved<br>
                             GPIO20               = 0x3 - Configure as GPIO20<br>
                             UART0TX              = 0x4 - Configure as UART0 TX output signal<br>
                             UART1TX              = 0x5 - Configure as UART1 TX output signal<br>
                             I2SBCLK              = 0x6 - I2S byte clock input<br>
                             UA1RTS               = 0x7 - Configure as UART1 RTS output signal</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD20STRNG</td>
                            <td>RW</td>
                            <td>Pad 20 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD20INPEN</td>
                            <td>RW</td>
                            <td>Pad 20 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD20PULL</td>
                            <td>RW</td>
                            <td>Pad 20 pulldown enable<br><br>
                                 DIS                  = 0x0 - Pulldown disabled<br>
                             EN                   = 0x1 - Pulldown enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGG" class="panel-title">PADREGG - Pad Configuration G (Pads 27-24)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010018</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD27 through PAD24. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">PAD27RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD27FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD27STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD27INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD27PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD26FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD26STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD26INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD26PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD25RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD25FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD25STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD25INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD25PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD24FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD24STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD24INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD24PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>PAD27RSEL</td>
                            <td>RW</td>
                            <td>Pad 27 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD27FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 27 function select<br><br>
                                 UART0RX              = 0x0 - Configure as UART0 RX input signal<br>
                             NCE27                = 0x1 - IOM/MSPI nCE group 27<br>
                             CT5                  = 0x2 - CTIMER connection 5<br>
                             GPIO27               = 0x3 - Configure as GPIO27<br>
                             M2SCL                = 0x4 - Configure as I2C clock I/O signal from IOMSTR2<br>
                             M2SCK                = 0x5 - Configure as SPI clock output signal from IOMSTR2<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD27STRNG</td>
                            <td>RW</td>
                            <td>Pad 27 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD27INPEN</td>
                            <td>RW</td>
                            <td>Pad 27 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD27PULL</td>
                            <td>RW</td>
                            <td>Pad 27 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD26FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 26 function select<br><br>
                                 EXTHF                = 0x0 - Configure as the external HFRC oscillator input<br>
                             NCE26                = 0x1 - IOM/MSPI nCE group 26<br>
                             CT3                  = 0x2 - CTIMER connection 3<br>
                             GPIO26               = 0x3 - Configure as GPIO26<br>
                             SCCRST               = 0x4 - SCARD reset output<br>
                             MSPI1                = 0x5 - MSPI data connection 1<br>
                             UART0TX              = 0x6 - Configure as UART0 TX output signal<br>
                             UA1CTS               = 0x7 - Configure as UART1 CTS input signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD26STRNG</td>
                            <td>RW</td>
                            <td>Pad 26 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD26INPEN</td>
                            <td>RW</td>
                            <td>Pad 26 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD26PULL</td>
                            <td>RW</td>
                            <td>Pad 26 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>PAD25RSEL</td>
                            <td>RW</td>
                            <td>Pad 25 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD25FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 25 function select<br><br>
                                 UART1RX              = 0x0 - Configure as UART1 RX input signal<br>
                             NCE25                = 0x1 - IOM/MSPI nCE group 25<br>
                             CT1                  = 0x2 - CTIMER connection 1<br>
                             GPIO25               = 0x3 - Configure as GPIO25<br>
                             M2SDAWIR3            = 0x4 - Configure as the IOMSTR2 I2C SDA or SPI WIR3 signal<br>
                             M2MISO               = 0x5 - Configure as the IOMSTR2 SPI MISO input signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD25STRNG</td>
                            <td>RW</td>
                            <td>Pad 25 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD25INPEN</td>
                            <td>RW</td>
                            <td>Pad 25 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD25PULL</td>
                            <td>RW</td>
                            <td>Pad 25 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD24FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 24 function select<br><br>
                                 UART1TX              = 0x0 - Configure as UART1 TX output signal<br>
                             NCE24                = 0x1 - IOM/MSPI nCE group 24<br>
                             MSPI8                = 0x2 - MSPI data connection 8<br>
                             GPIO24               = 0x3 - Configure as GPIO24<br>
                             UA0CTS               = 0x4 - Configure as UART0 CTS input signal<br>
                             CT21                 = 0x5 - CTIMER connection 21<br>
                             32kHzXT              = 0x6 - Configure as the 32kHz crystal output signal<br>
                             SWO                  = 0x7 - Configure as the serial trace data output signal</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD24STRNG</td>
                            <td>RW</td>
                            <td>Pad 24 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD24INPEN</td>
                            <td>RW</td>
                            <td>Pad 24 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD24PULL</td>
                            <td>RW</td>
                            <td>Pad 24 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGH" class="panel-title">PADREGH - Pad Configuration H (Pads 31-28)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001001C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD31 through PAD28. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD31FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD31STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD31INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD31PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD30FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD30STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD30INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD30PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD29FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD29STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD29INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD29PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD28FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD28STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD28INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD28PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD31FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 31 function select<br><br>
                                 ADCSE3               = 0x0 - Configure as the analog input for ADC single ended input 3<br>
                             NCE31                = 0x1 - IOM/MSPI nCE group 31<br>
                             CT13                 = 0x2 - CTIMER connection 13<br>
                             GPIO31               = 0x3 - Configure as GPIO31<br>
                             UART0RX              = 0x4 - Configure as the UART0 RX input signal<br>
                             SCCCLK               = 0x5 - SCARD serial clock output<br>
                             RSVD                 = 0x6 - Reserved<br>
                             UA1RTS               = 0x7 - Configure as UART1 RTS output signal</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD31STRNG</td>
                            <td>RW</td>
                            <td>Pad 31 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD31INPEN</td>
                            <td>RW</td>
                            <td>Pad 31 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD31PULL</td>
                            <td>RW</td>
                            <td>Pad 31 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD30FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 30 function select<br><br>
                                 ANATEST1             = 0x0 - Configure as the ANATEST1 I/O signal<br>
                             NCE30                = 0x1 - IOM/MSPI nCE group 30<br>
                             CT11                 = 0x2 - CTIMER connection 11<br>
                             GPIO30               = 0x3 - Configure as GPIO30<br>
                             UART0TX              = 0x4 - Configure as UART0 TX output signal<br>
                             UA1RTS               = 0x5 - Configure as UART1 RTS output signal<br>
                             RSVD                 = 0x6 - Reserved<br>
                             I2S_DAT              = 0x7 - Configure as the PDM I2S Data output signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD30STRNG</td>
                            <td>RW</td>
                            <td>Pad 30 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD30INPEN</td>
                            <td>RW</td>
                            <td>Pad 30 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD30PULL</td>
                            <td>RW</td>
                            <td>Pad 30 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD29FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 29 function select<br><br>
                                 ADCSE1               = 0x0 - Configure as the analog input for ADC single ended input 1<br>
                             NCE29                = 0x1 - IOM/MSPI nCE group 29<br>
                             CT9                  = 0x2 - CTIMER connection 9<br>
                             GPIO29               = 0x3 - Configure as GPIO29<br>
                             UA0CTS               = 0x4 - Configure as the UART0 CTS input signal<br>
                             UA1CTS               = 0x5 - Configure as the UART1 CTS input signal<br>
                             UART0RX              = 0x6 - Configure as the UART0 RX input signal<br>
                             PDM_DATA             = 0x7 - Configure as PDM DATA input</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD29STRNG</td>
                            <td>RW</td>
                            <td>Pad 29 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD29INPEN</td>
                            <td>RW</td>
                            <td>Pad 29 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD29PULL</td>
                            <td>RW</td>
                            <td>Pad 29 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD28FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 28 function select<br><br>
                                 I2S_WCLK             = 0x0 - Configure as the PDM I2S Word Clock input<br>
                             NCE28                = 0x1 - IOM/MSPI nCE group 28<br>
                             CT7                  = 0x2 - CTIMER connection 7<br>
                             GPIO28               = 0x3 - Configure as GPIO28<br>
                             RSVD4                = 0x4 - Reserved<br>
                             M2MOSI               = 0x5 - Configure as the IOMSTR2 SPI MOSI output signal<br>
                             UART0TX              = 0x6 - Configure as the UART0 TX output signal<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD28STRNG</td>
                            <td>RW</td>
                            <td>Pad 28 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD28INPEN</td>
                            <td>RW</td>
                            <td>Pad 28 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD28PULL</td>
                            <td>RW</td>
                            <td>Pad 28 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGI" class="panel-title">PADREGI - Pad Configuration I (Pads 35-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010020</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD35 through PAD32. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD35FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD35STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD35INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD35PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD34FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD34STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD34INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD34PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD33FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD33STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD33INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD33PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD32FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD32STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD32INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD32PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD35FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 35 function select<br><br>
                                 ADCSE7               = 0x0 - Configure as the analog input for ADC single ended input 7<br>
                             NCE35                = 0x1 - IOM/MSPI nCE group 35<br>
                             UART1TX              = 0x2 - Configure as the UART1 TX signal<br>
                             GPIO35               = 0x3 - Configure as GPIO35<br>
                             I2SDAT               = 0x4 - I2S serial data output<br>
                             CT27                 = 0x5 - CTIMER connection 27<br>
                             UA0RTS               = 0x6 - Configure as the UART0 RTS output<br>
                             RSVD                 = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD35STRNG</td>
                            <td>RW</td>
                            <td>Pad 35 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD35INPEN</td>
                            <td>RW</td>
                            <td>Pad 35 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD35PULL</td>
                            <td>RW</td>
                            <td>Pad 35 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD34FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 34 function select<br><br>
                                 ADCSE6               = 0x0 - Configure as the analog input for ADC single ended input 6<br>
                             NCE34                = 0x1 - IOM/MSPI nCE group 34<br>
                             UA1RTS               = 0x2 - Configure as the UART1 RTS output<br>
                             GPIO34               = 0x3 - Configure as GPIO34<br>
                             CMPRF2               = 0x4 - Configure as the analog comparator reference 2 signal<br>
                             UA0RTS               = 0x5 - Configure as the UART0 RTS output<br>
                             UART0RX              = 0x6 - Configure as the UART0 RX input<br>
                             PDMDATA              = 0x7 - PDM serial data input</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD34STRNG</td>
                            <td>RW</td>
                            <td>Pad 34 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD34INPEN</td>
                            <td>RW</td>
                            <td>Pad 34 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD34PULL</td>
                            <td>RW</td>
                            <td>Pad 34 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD33FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 33 function select<br><br>
                                 ADCSE5               = 0x0 - Configure as the analog ADC single ended port 5 input signal<br>
                             NCE33                = 0x1 - IOM/MSPI nCE group 33<br>
                             32kHzXT              = 0x2 - Configure as the 32kHz crystal output signal<br>
                             GPIO33               = 0x3 - Configure as GPIO33<br>
                             RSVD                 = 0x4 - Reserved<br>
                             UA0CTS               = 0x5 - Configure as the UART0 CTS input<br>
                             CT23                 = 0x6 - CTIMER connection 23<br>
                             SWO                  = 0x7 - Configure as the serial trace data output signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD33STRNG</td>
                            <td>RW</td>
                            <td>Pad 33 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD33INPEN</td>
                            <td>RW</td>
                            <td>Pad 33 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD33PULL</td>
                            <td>RW</td>
                            <td>Pad 33 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD32FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 32 function select<br><br>
                                 ADCSE4               = 0x0 - Configure as the analog input for ADC single ended input 4<br>
                             NCE32                = 0x1 - IOM/MSPI nCE group 32<br>
                             CT15                 = 0x2 - CTIMER connection 15<br>
                             GPIO32               = 0x3 - Configure as GPIO32<br>
                             SCCIO                = 0x4 - SCARD serial data input/output<br>
                             EXTLF                = 0x5 - External input to the LFRC oscillator<br>
                             RSVD                 = 0x6 - Reserved<br>
                             UA1CTS               = 0x7 - Configure as the UART1 CTS input</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD32STRNG</td>
                            <td>RW</td>
                            <td>Pad 32 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD32INPEN</td>
                            <td>RW</td>
                            <td>Pad 32 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD32PULL</td>
                            <td>RW</td>
                            <td>Pad 32 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGJ" class="panel-title">PADREGJ - Pad Configuration J (Pads 39-36)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010024</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD39 through PAD36. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">PAD39RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD39FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD39STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD39INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD39PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD38FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD38STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD38INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD38PULL
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD37PWRDN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD37FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD37STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD37INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD37PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD36FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD36STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD36INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD36PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>PAD39RSEL</td>
                            <td>RW</td>
                            <td>Pad 39 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD39FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 39 function select<br><br>
                                 UART0TX              = 0x0 - Configure as the UART0 TX output signal<br>
                             UART1TX              = 0x1 - Configure as the UART1 TX output signal<br>
                             CT25                 = 0x2 - CTIMER connection 25<br>
                             GPIO39               = 0x3 - Configure as GPIO39<br>
                             M4SCL                = 0x4 - Configure as the IOMSTR4 I2C SCL signal<br>
                             M4SCK                = 0x5 - Configure as the IOMSTR4 SPI SCK signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD39STRNG</td>
                            <td>RW</td>
                            <td>Pad 39 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD39INPEN</td>
                            <td>RW</td>
                            <td>Pad 39 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD39PULL</td>
                            <td>RW</td>
                            <td>Pad 39 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD38FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 38 function select<br><br>
                                 TRIG3                = 0x0 - Configure as the ADC Trigger 3 signal<br>
                             NCE38                = 0x1 - IOM/MSPI nCE group 38<br>
                             UA0CTS               = 0x2 - Configure as the UART0 CTS signal<br>
                             GPIO38               = 0x3 - Configure as GPIO38<br>
                             RSVD4                = 0x4 - Reserved<br>
                             M3MOSI               = 0x5 - Configure as the IOMSTR3 SPI MOSI output signal<br>
                             UART1RX              = 0x6 - Configure as the UART1 RX input signal<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD38STRNG</td>
                            <td>RW</td>
                            <td>Pad 38 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD38INPEN</td>
                            <td>RW</td>
                            <td>Pad 38 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD38PULL</td>
                            <td>RW</td>
                            <td>Pad 38 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PAD37PWRDN</td>
                            <td>RW</td>
                            <td>Pad 37 VSS power switch enable<br><br>
                                 DIS                  = 0x0 - Power switch disabled<br>
                             EN                   = 0x1 - Power switch enabled (switch to GND)</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD37FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 37 function select<br><br>
                                 TRIG2                = 0x0 - Configure as the ADC Trigger 2 signal<br>
                             NCE37                = 0x1 - IOM/MSPI nCE group 37<br>
                             UA0RTS               = 0x2 - Configure as the UART0 RTS output signal<br>
                             GPIO37               = 0x3 - Configure as GPIO37<br>
                             SCCIO                = 0x4 - SCARD serial data input/output<br>
                             UART1TX              = 0x5 - Configure as the UART1 TX output signal<br>
                             PDMCLK               = 0x6 - Configure as the PDM CLK output signal<br>
                             CT29                 = 0x7 - CTIMER connection 29</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD37STRNG</td>
                            <td>RW</td>
                            <td>Pad 37 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD37INPEN</td>
                            <td>RW</td>
                            <td>Pad 37 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD37PULL</td>
                            <td>RW</td>
                            <td>Pad 37 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD36FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 36 function select<br><br>
                                 TRIG1                = 0x0 - Configure as the ADC Trigger 1 signal<br>
                             NCE36                = 0x1 - IOM/MSPI nCE group 36<br>
                             UART1RX              = 0x2 - Configure as the UART1 RX input signal<br>
                             GPIO36               = 0x3 - Configure as GPIO36<br>
                             32kHzXT              = 0x4 - Configure as the 32kHz output clock from the crystal<br>
                             UA1CTS               = 0x5 - Configure as the UART1 CTS input signal<br>
                             UA0CTS               = 0x6 - Configure as the UART0 CTS input signal<br>
                             PDMDATA              = 0x7 - PDM serial data input</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD36STRNG</td>
                            <td>RW</td>
                            <td>Pad 36 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD36INPEN</td>
                            <td>RW</td>
                            <td>Pad 36 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD36PULL</td>
                            <td>RW</td>
                            <td>Pad 36 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGK" class="panel-title">PADREGK - Pad Configuration K (Pads 43-40)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010028</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD43 through PAD40. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">PAD43RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD43FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD43STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD43INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD43PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD42RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD42FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD42STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD42INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD42PULL
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD41PWRDN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD41FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD41STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD41INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD41PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD40RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD40FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD40STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD40INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD40PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>PAD43RSEL</td>
                            <td>RW</td>
                            <td>Pad 43 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD43FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 43 function select<br><br>
                                 UART1RX              = 0x0 - Configure as the UART1 RX input signal<br>
                             NCE43                = 0x1 - IOM/MSPI nCE group 43<br>
                             CT18                 = 0x2 - CTIMER connection 18<br>
                             GPIO43               = 0x3 - Configure as GPIO43<br>
                             M3SDAWIR3            = 0x4 - Configure as the IOMSTR3 I2C SDA or SPI WIR3 signal<br>
                             M3MISO               = 0x5 - Configure as the IOMSTR3 SPI MISO signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD43STRNG</td>
                            <td>RW</td>
                            <td>Pad 43 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD43INPEN</td>
                            <td>RW</td>
                            <td>Pad 43 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD43PULL</td>
                            <td>RW</td>
                            <td>Pad 43 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>PAD42RSEL</td>
                            <td>RW</td>
                            <td>Pad 42 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD42FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 42 function select<br><br>
                                 UART1TX              = 0x0 - Configure as the UART1 TX output signal<br>
                             NCE42                = 0x1 - IOM/MSPI nCE group 42<br>
                             CT16                 = 0x2 - CTIMER connection 16<br>
                             GPIO42               = 0x3 - Configure as GPIO42<br>
                             M3SCL                = 0x4 - Configure as the IOMSTR3 I2C SCL clock I/O signal<br>
                             M3SCK                = 0x5 - Configure as the IOMSTR3 SPI SCK output<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD42STRNG</td>
                            <td>RW</td>
                            <td>Pad 42 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD42INPEN</td>
                            <td>RW</td>
                            <td>Pad 42 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD42PULL</td>
                            <td>RW</td>
                            <td>Pad 42 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PAD41PWRDN</td>
                            <td>RW</td>
                            <td>Pad 41 power switch enable<br><br>
                                 DIS                  = 0x0 - Power switch disabled<br>
                             EN                   = 0x1 - Power switch enabled (Switch pad to VSS)</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD41FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 41 function select<br><br>
                                 NCE41                = 0x0 - IOM/MSPI nCE group 41<br>
                             RSVD                 = 0x1 - Reserved<br>
                             SWO                  = 0x2 - Configure as the serial wire debug SWO signal<br>
                             GPIO41               = 0x3 - Configure as GPIO41<br>
                             I2SWCLK              = 0x4 - I2S word clock input<br>
                             UA1RTS               = 0x5 - Configure as the UART1 RTS output signal<br>
                             UART0TX              = 0x6 - Configure as the UART0 TX output signal<br>
                             UA0RTS               = 0x7 - Configure as the UART0 RTS output signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD41STRNG</td>
                            <td>RW</td>
                            <td>Pad 41 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD41INPEN</td>
                            <td>RW</td>
                            <td>Pad 41 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD41PULL</td>
                            <td>RW</td>
                            <td>Pad 41 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PAD40RSEL</td>
                            <td>RW</td>
                            <td>Pad 40 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD40FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 40 function select<br><br>
                                 UART0RX              = 0x0 - Configure as the UART0 RX input signal<br>
                             UART1RX              = 0x1 - Configure as the UART1 RX input signal<br>
                             TRIG0                = 0x2 - Configure as the ADC Trigger 0 signal<br>
                             GPIO40               = 0x3 - Configure as GPIO40<br>
                             M4SDAWIR3            = 0x4 - Configure as the IOMSTR4 I2C SDA or SPI WIR3 signal<br>
                             M4MISO               = 0x5 - Configure as the IOMSTR4 SPI MISO input signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD40STRNG</td>
                            <td>RW</td>
                            <td>Pad 40 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD40INPEN</td>
                            <td>RW</td>
                            <td>Pad 40 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD40PULL</td>
                            <td>RW</td>
                            <td>Pad 40 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGL" class="panel-title">PADREGL - Pad Configuration L (Pads 47-44)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001002C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD47 through PAD44. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD47FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD47STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD47INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD47PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD46FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD46STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD46INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD46PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD45FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD45STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD45INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD45PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD44FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD44STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD44INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD44PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD47FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 47 function select<br><br>
                                 32kHzXT              = 0x0 - Configure as the 32kHz output clock from the crystal<br>
                             NCE47                = 0x1 - IOM/MSPI nCE group 47<br>
                             CT26                 = 0x2 - CTIMER connection 26<br>
                             GPIO47               = 0x3 - Configure as GPIO47<br>
                             RSVD4                = 0x4 - Reserved<br>
                             M5MOSI               = 0x5 - Configure as the IOMSTR5 SPI MOSI output signal<br>
                             UART1RX              = 0x6 - Configure as the UART1 RX input signal<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD47STRNG</td>
                            <td>RW</td>
                            <td>Pad 47 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD47INPEN</td>
                            <td>RW</td>
                            <td>Pad 47 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD47PULL</td>
                            <td>RW</td>
                            <td>Pad 47 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD46FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 46 function select<br><br>
                                 32khz_XT             = 0x0 - Configure as the 32kHz output clock from the crystal<br>
                             NCE46                = 0x1 - IOM/MSPI nCE group 46<br>
                             CT24                 = 0x2 - CTIMER connection 24<br>
                             GPIO46               = 0x3 - Configure as GPIO46<br>
                             SCCRST               = 0x4 - SCARD reset output<br>
                             PDMCLK               = 0x5 - PDM serial clock output<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output signal<br>
                             SWO                  = 0x7 - Configure as the serial wire debug SWO signal</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD46STRNG</td>
                            <td>RW</td>
                            <td>Pad 46 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD46INPEN</td>
                            <td>RW</td>
                            <td>Pad 46 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD46PULL</td>
                            <td>RW</td>
                            <td>Pad 46 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD45FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 45 function select<br><br>
                                 UA1CTS               = 0x0 - Configure as the UART1 CTS input signal<br>
                             NCE45                = 0x1 - IOM/MSPI nCE group 45<br>
                             CT22                 = 0x2 - CTIMER connection 22<br>
                             GPIO45               = 0x3 - Configure as GPIO45<br>
                             I2SDAT               = 0x4 - I2S serial data output<br>
                             PDMDATA              = 0x5 - PDM serial data input<br>
                             UART0RX              = 0x6 - Configure as the SPI channel 5 nCE signal from IOMSTR5<br>
                             SWO                  = 0x7 - Configure as the serial wire debug SWO signal</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD45STRNG</td>
                            <td>RW</td>
                            <td>Pad 45 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD45INPEN</td>
                            <td>RW</td>
                            <td>Pad 45 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD45PULL</td>
                            <td>RW</td>
                            <td>Pad 45 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD44FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 44 function select<br><br>
                                 UA1RTS               = 0x0 - Configure as the UART1 RTS output signal<br>
                             NCE44                = 0x1 - IOM/MSPI nCE group 44<br>
                             CT20                 = 0x2 - CTIMER connection 20<br>
                             GPIO44               = 0x3 - Configure as GPIO44<br>
                             RSVD4                = 0x4 - Reserved<br>
                             M4MOSI               = 0x5 - Configure as the IOMSTR4 SPI MOSI signal<br>
                             M5nCE6               = 0x6 - Configure as the SPI channel 6 nCE signal from IOMSTR5<br>
                             RSVD                 = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD44STRNG</td>
                            <td>RW</td>
                            <td>Pad 44 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD44INPEN</td>
                            <td>RW</td>
                            <td>Pad 44 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD44PULL</td>
                            <td>RW</td>
                            <td>Pad 44 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGM" class="panel-title">PADREGM - Pad Configuration M (Pads 51-48)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010030</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD48 through PAD51. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD51FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD51STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD51INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD51PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD50FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD50STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD50INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD50PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD49RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD49FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD49STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD49INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD49PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">PAD48RSEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD48FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD48STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD48INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD48PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD51FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 51 function select<br><br>
                                 MSPI1_0              = 0x0 - Configure as the MSPI1 0 signal<br>
                             NCE51                = 0x1 - IOM/MSPI nCE group 51<br>
                             CT1                  = 0x2 - CTIMER connection 1<br>
                             GPIO51               = 0x3 - Configure as GPIO51<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD51STRNG</td>
                            <td>RW</td>
                            <td>Pad 51 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD51INPEN</td>
                            <td>RW</td>
                            <td>Pad 51 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD51PULL</td>
                            <td>RW</td>
                            <td>Pad 51 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD50FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 50 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE50                = 0x1 - IOM/MSPI nCE group 50<br>
                             CT0                  = 0x2 - CTIMER connection 0<br>
                             GPIO50               = 0x3 - Configure as GPIO50<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD50STRNG</td>
                            <td>RW</td>
                            <td>Pad 50 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD50INPEN</td>
                            <td>RW</td>
                            <td>Pad 50 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD50PULL</td>
                            <td>RW</td>
                            <td>Pad 50 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>PAD49RSEL</td>
                            <td>RW</td>
                            <td>Pad 49 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD49FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 49 function select<br><br>
                                 UART0RX              = 0x0 - Configure as the UART0 RX input signal<br>
                             NCE49                = 0x1 - IOM/MSPPI nCE group 49<br>
                             CT30                 = 0x2 - CTIMER connection 30<br>
                             GPIO49               = 0x3 - Configure as GPIO49<br>
                             M5SDAWIR3            = 0x4 - Configure as the IOMSTR5 I2C SDA or SPI WIR3 signal<br>
                             M5MISO               = 0x5 - Configure as the IOMSTR5 SPI MISO input signal<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD49STRNG</td>
                            <td>RW</td>
                            <td>Pad 49 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD49INPEN</td>
                            <td>RW</td>
                            <td>Pad 49 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD49PULL</td>
                            <td>RW</td>
                            <td>Pad 49 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PAD48RSEL</td>
                            <td>RW</td>
                            <td>Pad 48 pullup resistor selection.<br><br>
                                 PULL1_5K             = 0x0 - Pullup is ~1.5 KOhms<br>
                             PULL6K               = 0x1 - Pullup is ~6 KOhms<br>
                             PULL12K              = 0x2 - Pullup is ~12 KOhms<br>
                             PULL24K              = 0x3 - Pullup is ~24 KOhms</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD48FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 48 function select<br><br>
                                 UART0TX              = 0x0 - Configure as the UART0 TX output signal<br>
                             NCE48                = 0x1 - IOM/MSPI nCE group 48<br>
                             CT28                 = 0x2 - CTIMER connection 28<br>
                             GPIO48               = 0x3 - Configure as GPIO48<br>
                             M5SCL                = 0x4 - Configure as the IOMSTR5 I2C SCL clock I/O signal<br>
                             M5SCK                = 0x5 - Configure as the IOMSTR5 SPI SCK output<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD48STRNG</td>
                            <td>RW</td>
                            <td>Pad 48 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD48INPEN</td>
                            <td>RW</td>
                            <td>Pad 48 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD48PULL</td>
                            <td>RW</td>
                            <td>Pad 48 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGN" class="panel-title">PADREGN - Pad Configuration N (Pads 55-52)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010034</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD52 through PAD55. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD55FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD55STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD55INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD55PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD54FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD54STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD54INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD54PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD53FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD53STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD53INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD53PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD52FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD52STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD52INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD52PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD55FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 55 function select<br><br>
                                 MSPI1_4              = 0x0 - Configure as the MSPI1 4 signal<br>
                             NCE55                = 0x1 - IOM/MSPI nCE group 55<br>
                             CT5                  = 0x2 - CTIMER connection 5<br>
                             GPIO55               = 0x3 - Configure as GPIO55<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD55STRNG</td>
                            <td>RW</td>
                            <td>Pad 55 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD55INPEN</td>
                            <td>RW</td>
                            <td>Pad 55 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD55PULL</td>
                            <td>RW</td>
                            <td>Pad 55 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD54FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 54 function select<br><br>
                                 MSPI1_3              = 0x0 - Configure as the MSPI1 3 signal<br>
                             NCE54                = 0x1 - IOM/MSPI nCE group 54<br>
                             CT4                  = 0x2 - CTIMER connection 4<br>
                             GPIO54               = 0x3 - Configure as GPIO54<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD54STRNG</td>
                            <td>RW</td>
                            <td>Pad 54 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD54INPEN</td>
                            <td>RW</td>
                            <td>Pad 54 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD54PULL</td>
                            <td>RW</td>
                            <td>Pad 54 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD53FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 53 function select<br><br>
                                 MSPI1_2              = 0x0 - Configure as the MSPI1 2 signal<br>
                             NCE53                = 0x1 - IOM/MSPI nCE group 53<br>
                             CT3                  = 0x2 - CTIMER connection 3<br>
                             GPIO53               = 0x3 - Configure as GPIO53<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD53STRNG</td>
                            <td>RW</td>
                            <td>Pad 53 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD53INPEN</td>
                            <td>RW</td>
                            <td>Pad 53 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD53PULL</td>
                            <td>RW</td>
                            <td>Pad 53 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD52FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 52 function select<br><br>
                                 MSPI1_1              = 0x0 - Configure as the MSPI1 1 signal<br>
                             NCE52                = 0x1 - IOM/MSPI nCE group 52<br>
                             CT2                  = 0x2 - CTIMER connection 2<br>
                             GPIO52               = 0x3 - Configure as GPIO52<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD52STRNG</td>
                            <td>RW</td>
                            <td>Pad 52 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD52INPEN</td>
                            <td>RW</td>
                            <td>Pad 52 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD52PULL</td>
                            <td>RW</td>
                            <td>Pad 52 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGO" class="panel-title">PADREGO - Pad Configuration O (Pads 59-56)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010038</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD56 through PAD59. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD59FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD59STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD59INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD59PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD58FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD58STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD58INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD58PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD57FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD57STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD57INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD57PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD56FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD56STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD56INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD56PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD59FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 59 function select<br><br>
                                 MSPI1_8              = 0x0 - Configure as the MSPI1 8 signal<br>
                             NCE59                = 0x1 - IOM/MSPI nCE group 59<br>
                             CT9                  = 0x2 - CTIMER connection 9<br>
                             GPIO59               = 0x3 - Configure as GPIO59<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD59STRNG</td>
                            <td>RW</td>
                            <td>Pad 59 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD59INPEN</td>
                            <td>RW</td>
                            <td>Pad 59 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD59PULL</td>
                            <td>RW</td>
                            <td>Pad 59 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD58FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 58 function select<br><br>
                                 MSPI1_7              = 0x0 - Configure as the MSPI1 7 signal<br>
                             NCE58                = 0x1 - IOM/MSPI nCE group 58<br>
                             CT8                  = 0x2 - CTIMER connection 8<br>
                             GPIO58               = 0x3 - Configure as GPIO58<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD58STRNG</td>
                            <td>RW</td>
                            <td>Pad 58 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD58INPEN</td>
                            <td>RW</td>
                            <td>Pad 58 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD58PULL</td>
                            <td>RW</td>
                            <td>Pad 58 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD57FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 57 function select<br><br>
                                 MSPI1_6              = 0x0 - Configure as the MSPI1 6 signal<br>
                             NCE57                = 0x1 - IOM/MSPI nCE group 57<br>
                             CT7                  = 0x2 - CTIMER connection 7<br>
                             GPIO57               = 0x3 - Configure as GPIO57<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD57STRNG</td>
                            <td>RW</td>
                            <td>Pad 57 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD57INPEN</td>
                            <td>RW</td>
                            <td>Pad 57 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD57PULL</td>
                            <td>RW</td>
                            <td>Pad 57 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD56FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 56 function select<br><br>
                                 MSPI1_5              = 0x0 - Configure as the MSPI1 5 signal<br>
                             NCE56                = 0x1 - IOM/MSPI nCE group 56<br>
                             CT6                  = 0x2 - CTIMER connection 6<br>
                             GPIO56               = 0x3 - Configure as GPIO56<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD56STRNG</td>
                            <td>RW</td>
                            <td>Pad 56 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD56INPEN</td>
                            <td>RW</td>
                            <td>Pad 56 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD56PULL</td>
                            <td>RW</td>
                            <td>Pad 56 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGP" class="panel-title">PADREGP - Pad Configuration P (Pads 63-60)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001003C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD60 through PAD63. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD63FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD63STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD63INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD63PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD62FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD62STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD62INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD62PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD61FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD61STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD61INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD61PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD60FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD60STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD60INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD60PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD63FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 63 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE63                = 0x1 - IOM/MSPI nCE group 63<br>
                             CT13                 = 0x2 - CTIMER connection 13<br>
                             GPIO63               = 0x3 - Configure as GPIO63<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD63STRNG</td>
                            <td>RW</td>
                            <td>Pad 63 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD63INPEN</td>
                            <td>RW</td>
                            <td>Pad 63 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD63PULL</td>
                            <td>RW</td>
                            <td>Pad 63 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD62FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 62 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE62                = 0x1 - IOM/MSPI nCE group 62<br>
                             CT12                 = 0x2 - CTIMER connection 12<br>
                             GPIO62               = 0x3 - Configure as GPIO62<br>
                             UA0CTS               = 0x4 - Configure as the UART0 CTS input<br>
                             UA0RTS               = 0x5 - Configure as the UART0 RTS output<br>
                             UA1CTS               = 0x6 - Configure as the UART1 CTS input<br>
                             UA1RTS               = 0x7 - Configure as the UART1 RTS output</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD62STRNG</td>
                            <td>RW</td>
                            <td>Pad 62 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD62INPEN</td>
                            <td>RW</td>
                            <td>Pad 62 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD62PULL</td>
                            <td>RW</td>
                            <td>Pad 62 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD61FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 61 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE61                = 0x1 - IOM/MSPI nCE group 61<br>
                             CT11                 = 0x2 - CTIMER connection 11<br>
                             GPIO61               = 0x3 - Configure as GPIO61<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD61STRNG</td>
                            <td>RW</td>
                            <td>Pad 61 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD61INPEN</td>
                            <td>RW</td>
                            <td>Pad 61 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD61PULL</td>
                            <td>RW</td>
                            <td>Pad 61 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD60FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 60 function select<br><br>
                                 MSPI1_9              = 0x0 - Configure as the MSPI1 9 signal<br>
                             NCE60                = 0x1 - IOM/MSPI nCE group 60<br>
                             CT10                 = 0x2 - CTIMER connection 10<br>
                             GPIO60               = 0x3 - Configure as GPIO60<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD60STRNG</td>
                            <td>RW</td>
                            <td>Pad 60 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD60INPEN</td>
                            <td>RW</td>
                            <td>Pad 60 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD60PULL</td>
                            <td>RW</td>
                            <td>Pad 60 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGQ" class="panel-title">PADREGQ - Pad Configuration Q (Pads 67-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010040</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD64 through PAD67. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD67FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD67STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD67INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD67PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD66FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD66STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD66INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD66PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD65FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD65STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD65INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD65PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD64FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD64STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD64INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD64PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD67FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 67 function select<br><br>
                                 MSPI2_3              = 0x0 - Configure as the MSPI2 3 signal<br>
                             NCE67                = 0x1 - IOM/MSPI nCE group 67<br>
                             CT17                 = 0x2 - CTIMER connection 17<br>
                             GPIO67               = 0x3 - Configure as GPIO67<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD67STRNG</td>
                            <td>RW</td>
                            <td>Pad 67 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD67INPEN</td>
                            <td>RW</td>
                            <td>Pad 67 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD67PULL</td>
                            <td>RW</td>
                            <td>Pad 67 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD66FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 66 function select<br><br>
                                 MSPI2_2              = 0x0 - Configure as the MSPI2 2 signal<br>
                             NCE66                = 0x1 - IOM/MSPI nCE group 66<br>
                             CT16                 = 0x2 - CTIMER connection 16<br>
                             GPIO66               = 0x3 - Configure as GPIO66<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD66STRNG</td>
                            <td>RW</td>
                            <td>Pad 66 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD66INPEN</td>
                            <td>RW</td>
                            <td>Pad 66 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD66PULL</td>
                            <td>RW</td>
                            <td>Pad 66 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD65FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 65 function select<br><br>
                                 MSPI2_1              = 0x0 - Configure as the MSPI2 1 signal<br>
                             NCE65                = 0x1 - IOM/MSPI nCE group 65<br>
                             CT15                 = 0x2 - CTIMER connection 15<br>
                             GPIO65               = 0x3 - Configure as GPIO65<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD65STRNG</td>
                            <td>RW</td>
                            <td>Pad 65 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD65INPEN</td>
                            <td>RW</td>
                            <td>Pad 65 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD65PULL</td>
                            <td>RW</td>
                            <td>Pad 65 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD64FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 64 function select<br><br>
                                 MSPI2_0              = 0x0 - Configure as the MSPI2 0 signal<br>
                             NCE64                = 0x1 - IOM/MSPI nCE group 64<br>
                             CT14                 = 0x2 - CTIMER connection 14<br>
                             GPIO64               = 0x3 - Configure as GPIO64<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD64STRNG</td>
                            <td>RW</td>
                            <td>Pad 64 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD64INPEN</td>
                            <td>RW</td>
                            <td>Pad 64 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD64PULL</td>
                            <td>RW</td>
                            <td>Pad 64 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGR" class="panel-title">PADREGR - Pad Configuration R (Pads 71-68)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010044</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD68 through PAD71. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD71FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD71STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD71INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD71PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD70FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD70STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD70INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD70PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD69FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD69STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD69INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD69PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD68FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD68STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD68INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD68PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:27</td>
                            <td>PAD71FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 71 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE71                = 0x1 - IOM/MSPI nCE group 71<br>
                             CT21                 = 0x2 - CTIMER connection 21<br>
                             GPIO71               = 0x3 - Configure as GPIO71<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PAD71STRNG</td>
                            <td>RW</td>
                            <td>Pad 71 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PAD71INPEN</td>
                            <td>RW</td>
                            <td>Pad 71 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD71PULL</td>
                            <td>RW</td>
                            <td>Pad 71 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:19</td>
                            <td>PAD70FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 70 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE70                = 0x1 - IOM/MSPI nCE group 70<br>
                             CT20                 = 0x2 - CTIMER connection 20<br>
                             GPIO70               = 0x3 - Configure as GPIO70<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PAD70STRNG</td>
                            <td>RW</td>
                            <td>Pad 70 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PAD70INPEN</td>
                            <td>RW</td>
                            <td>Pad 70 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD70PULL</td>
                            <td>RW</td>
                            <td>Pad 70 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD69FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 69 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE69                = 0x1 - IOM/MSPI nCE group 69<br>
                             CT19                 = 0x2 - CTIMER connection 19<br>
                             GPIO69               = 0x3 - Configure as GPIO69<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD69STRNG</td>
                            <td>RW</td>
                            <td>Pad 69 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD69INPEN</td>
                            <td>RW</td>
                            <td>Pad 69 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD69PULL</td>
                            <td>RW</td>
                            <td>Pad 69 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD68FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 68 function select<br><br>
                                 MSPI2_4              = 0x0 - Configure as the MSPI2 4 signal<br>
                             NCE68                = 0x1 - IOM/MSPI nCE group 68<br>
                             CT18                 = 0x2 - CTIMER connection 18<br>
                             GPIO68               = 0x3 - Configure as GPIO68<br>
                             RSVD4                = 0x4 - Reserved<br>
                             RSVD5                = 0x5 - Reserved<br>
                             RSVD6                = 0x6 - Reserved<br>
                             RSVD7                = 0x7 - Reserved</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD68STRNG</td>
                            <td>RW</td>
                            <td>Pad 68 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD68INPEN</td>
                            <td>RW</td>
                            <td>Pad 68 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD68PULL</td>
                            <td>RW</td>
                            <td>Pad 68 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADREGS" class="panel-title">PADREGS - Pad Configuration S (Pads 73-72)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010048</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the pad configuration controls for PAD72 through PAD73. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD73FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD73STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD73INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD73PULL
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">PAD72FNCSEL
                                <br>0x3</td>

                            <td align="center" colspan="1">PAD72STRNG
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD72INPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD72PULL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:11</td>
                            <td>PAD73FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 73 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE73                = 0x1 - IOM/MSPI nCE group 73<br>
                             CT23                 = 0x2 - CTIMER connection 23<br>
                             GPIO73               = 0x3 - Configure as GPIO73<br>
                             UA0CTS               = 0x4 - Configure as the UART0 CTS input<br>
                             UA0RTS               = 0x5 - Configure as the UART0 RTS output<br>
                             UA1CTS               = 0x6 - Configure as the UART1 CTS input<br>
                             UA1RTS               = 0x7 - Configure as the UART1 RTS output</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PAD73STRNG</td>
                            <td>RW</td>
                            <td>Pad 73 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PAD73INPEN</td>
                            <td>RW</td>
                            <td>Pad 73 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD73PULL</td>
                            <td>RW</td>
                            <td>Pad 73 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PAD72FNCSEL</td>
                            <td>RW</td>
                            <td>Pad 72 function select<br><br>
                                 SWO                  = 0x0 - Configure as the SWO output<br>
                             NCE72                = 0x1 - IOM/MSPI nCE group 72<br>
                             CT22                 = 0x2 - CTIMER connection 22<br>
                             GPIO72               = 0x3 - Configure as GPIO72<br>
                             UART0TX              = 0x4 - Configure as the UART0 TX output<br>
                             UART0RX              = 0x5 - Configure as the UART0 RX input<br>
                             UART1TX              = 0x6 - Configure as the UART1 TX output<br>
                             UART1RX              = 0x7 - Configure as the UART1 RX input</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PAD72STRNG</td>
                            <td>RW</td>
                            <td>Pad 72 drive strength<br><br>
                                 LOW                  = 0x0 - Low drive strength<br>
                             HIGH                 = 0x1 - High drive strength</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PAD72INPEN</td>
                            <td>RW</td>
                            <td>Pad 72 input enable<br><br>
                                 DIS                  = 0x0 - Pad input disabled<br>
                             EN                   = 0x1 - Pad input enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD72PULL</td>
                            <td>RW</td>
                            <td>Pad 72 pullup enable<br><br>
                                 DIS                  = 0x0 - Pullup disabled<br>
                             EN                   = 0x1 - Pullup enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGA" class="panel-title">CFGA - GPIO Configuration A (Pads 7-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001004C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[7:0]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO7INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO7OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO7INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO6OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO5OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO4OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO3OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO2OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO1OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO0OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO7INTD</td>
                            <td>RW</td>
                            <td>GPIO7 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD7FNCSEL = NCE7 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD7FNCSEL = NCE7 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO7OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO7 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD7FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD7FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD7FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD7FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD7FNCSEL = NCE7 - MSPI1 nCE, Channel 0<br>
                             MSPI2CE1             = 0x1 - Applies when PAD7FNCSEL = NCE7 - MSPI2 nCE, Channel 1<br>
                             IOM5CE1              = 0x2 - Applies when PAD7FNCSEL = NCE7 - IOM5 nCE, Channel 1<br>
                             MSPI0CE0             = 0x3 - Applies when PAD7FNCSEL = NCE7 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD7FNCSEL != NCE7 and GPIO7INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO7INCFG</td>
                            <td>RW</td>
                            <td>GPIO7 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO6INTD</td>
                            <td>RW</td>
                            <td>GPIO6 interrupt direction, nCE polarity.<br><br>
                                 INTDIS               = 0x0 - Applies when GPIO6INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when GPIO6INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when GPIO6INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when GPIO6INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO6OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO6 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD6FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD6FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD6FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD6FNCSEL = GPIO - Output is tri-state<br>
                             INTHL                = 0x1 - Applies when GPIO6INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO6INCFG</td>
                            <td>RW</td>
                            <td>GPIO6 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO5INTD</td>
                            <td>RW</td>
                            <td>GPIO5 interrupt direction, nCE polarity.<br><br>
                                 INTDIS               = 0x0 - Applies when GPIO5INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when GPIO5INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when GPIO5INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when GPIO5INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO5OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO5 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD5FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD5FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD5FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD5FNCSEL = GPIO - Output is tri-state<br>
                             INTHL                = 0x1 - Applies when GPIO5INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO5INCFG</td>
                            <td>RW</td>
                            <td>GPIO5 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO4INTD</td>
                            <td>RW</td>
                            <td>GPIO4 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD4FNCSEL = NCE4 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD4FNCSEL = NCE4 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO4OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO4 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD4FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD4FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD4FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD4FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD4FNCSEL = NCE4 - IOM3 nCE, Channel 1<br>
                             IOM4CE1              = 0x1 - Applies when PAD4FNCSEL = NCE4 - IOM4 nCE, Channel 1<br>
                             MSPI1CE0             = 0x2 - Applies when PAD4FNCSEL = NCE4 - MSPI1 nCE, Channel 0<br>
                             IOM1CE1              = 0x3 - Applies when PAD4FNCSEL = NCE4 - IOM1 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD4FNCSEL != NCE4 and GPIO4INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO4INCFG</td>
                            <td>RW</td>
                            <td>GPIO4 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO3INTD</td>
                            <td>RW</td>
                            <td>GPIO3 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD3FNCSEL = NCE3 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD3FNCSEL = NCE3 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO3OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO3 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD3FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD3FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD3FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD3FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD3FNCSEL = NCE3 - IOM3 nCE, Channel 0<br>
                             IOM4CE0              = 0x1 - Applies when PAD3FNCSEL = NCE3 - IOM4 nCE, Channel 0<br>
                             IOM5CE0              = 0x2 - Applies when PAD3FNCSEL = NCE3 - IOM5 nCE, Channel 0<br>
                             IOM2CE0              = 0x3 - Applies when PAD3FNCSEL = NCE3 - IOM2 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD3FNCSEL != NCE3 and GPIO3INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO3INCFG</td>
                            <td>RW</td>
                            <td>GPIO3 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO2INTD</td>
                            <td>RW</td>
                            <td>GPIO2 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD2FNCSEL = NCE2 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD2FNCSEL = NCE2 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO2OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO2 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD2FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD2FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD2FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD2FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD2FNCSEL = NCE2 - IOM3 nCE, Channel 3<br>
                             MSPI2CE0             = 0x1 - Applies when PAD2FNCSEL = NCE2 - MSPI2 nCE, Channel 0<br>
                             IOM5CE3              = 0x2 - Applies when PAD2FNCSEL = NCE2 - IOM5 nCE, Channel 3<br>
                             IOM2CE1              = 0x3 - Applies when PAD2FNCSEL = NCE2 - IOM2 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD2FNCSEL != NCE2 and GPIO2INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO2INCFG</td>
                            <td>RW</td>
                            <td>GPIO2 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO1INTD</td>
                            <td>RW</td>
                            <td>GPIO1 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD1FNCSEL = NCE1 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD1FNCSEL = NCE1 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO1OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO1 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD1FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD1FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD1FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD1FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE2              = 0x0 - Applies when PAD1FNCSEL = NCE1 - IOM0 nCE, Channel 2<br>
                             IOM1CE2              = 0x1 - Applies when PAD1FNCSEL = NCE1 - IOM1 nCE, Channel 2<br>
                             IOM2CE2              = 0x2 - Applies when PAD1FNCSEL = NCE1 - IOM2 nCE, Channel 2<br>
                             IOM4CE2              = 0x3 - Applies when PAD1FNCSEL = NCE1 - IOM4 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD1FNCSEL != NCE1 and GPIO1INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO1INCFG</td>
                            <td>RW</td>
                            <td>GPIO1 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO0INTD</td>
                            <td>RW</td>
                            <td>GPIO0 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD0FNCSEL = NCE0 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD0FNCSEL = NCE0 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO0OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO0 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD0FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD0FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD0FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD0FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD0FNCSEL = NCE0 - IOM3 nCE, Channel 2<br>
                             IOM4CE2              = 0x1 - Applies when PAD0FNCSEL = NCE0 - IOM4 nCE, Channel 2<br>
                             MSPI2CE1             = 0x2 - Applies when PAD0FNCSEL = NCE0 - MSPI2 nCE, Channel 1<br>
                             MSPI1CE0             = 0x3 - Applies when PAD0FNCSEL = NCE0 - MSPI1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD0FNCSEL != NCE0 and GPIO0INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO0INCFG</td>
                            <td>RW</td>
                            <td>GPIO0 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGB" class="panel-title">CFGB - GPIO Configuration B (Pads 15-8)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010050</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[15:8]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO15INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO15OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO15INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO14OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO13OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO12OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO11OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO10OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO9OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO8OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO15INTD</td>
                            <td>RW</td>
                            <td>GPIO15 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD15FNCSEL = NCE15 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD15FNCSEL = NCE15 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO15OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO15 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD15FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD15FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD15FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD15FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD15FNCSEL = NCE15 - MSPI1 nCE, Channel 0<br>
                             IOM1CE3              = 0x1 - Applies when PAD15FNCSEL = NCE15 - IOM1 nCE, Channel 3<br>
                             IOM2CE3              = 0x2 - Applies when PAD15FNCSEL = NCE15 - IOM2 nCE, Channel 3<br>
                             MSPI0CE0             = 0x3 - Applies when PAD15FNCSEL = NCE15 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD15FNCSEL != NCE15 and GPIO15INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO15INCFG</td>
                            <td>RW</td>
                            <td>GPIO15 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO14INTD</td>
                            <td>RW</td>
                            <td>GPIO14 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD14FNCSEL = NCE14 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD14FNCSEL = NCE14 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO14OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO14 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD14FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD14FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD14FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD14FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE2              = 0x0 - Applies when PAD14FNCSEL = NCE14 - IOM0 nCE, Channel 2<br>
                             MSPI2CE1             = 0x1 - Applies when PAD14FNCSEL = NCE14 - MSPI2 nCE, Channel 1<br>
                             IOM2CE2              = 0x2 - Applies when PAD14FNCSEL = NCE14 - IOM2 nCE, Channel 2<br>
                             IOM4CE2              = 0x3 - Applies when PAD14FNCSEL = NCE14 - IOM4 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD14FNCSEL != NCE14 and GPIO14INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO14INCFG</td>
                            <td>RW</td>
                            <td>GPIO14 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO13INTD</td>
                            <td>RW</td>
                            <td>GPIO13 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD13FNCSEL = NCE13 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD13FNCSEL = NCE13 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO13OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO13 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD13FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD13FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD13FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD13FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD13FNCSEL = NCE13 - IOM3 nCE, Channel 1<br>
                             IOM4CE1              = 0x1 - Applies when PAD13FNCSEL = NCE13 - IOM4 nCE, Channel 1<br>
                             IOM5CE1              = 0x2 - Applies when PAD13FNCSEL = NCE13 - IOM5 nCE, Channel 1<br>
                             IOM0CE1              = 0x3 - Applies when PAD13FNCSEL = NCE13 - IOM0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD13FNCSEL != NCE13 and GPIO13INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO13INCFG</td>
                            <td>RW</td>
                            <td>GPIO13 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO12INTD</td>
                            <td>RW</td>
                            <td>GPIO12 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD12FNCSEL = NCE12 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD12FNCSEL = NCE12 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO12OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO12 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD12FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD12FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD12FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD12FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD12FNCSEL = NCE12 - IOM3 nCE, Channel 0<br>
                             MSPI2CE0             = 0x1 - Applies when PAD12FNCSEL = NCE12 - MSPI2 nCE, Channel 0<br>
                             IOM5CE0              = 0x2 - Applies when PAD12FNCSEL = NCE12 - IOM5 nCE, Channel 0<br>
                             MSPI0CE1             = 0x3 - Applies when PAD12FNCSEL = NCE12 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD12FNCSEL != NCE12 and GPIO12INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO12INCFG</td>
                            <td>RW</td>
                            <td>GPIO12 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO11INTD</td>
                            <td>RW</td>
                            <td>GPIO11 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD11FNCSEL = NCE11 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD11FNCSEL = NCE11 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO11OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO11 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD11FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD11FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD11FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD11FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE0              = 0x0 - Applies when PAD11FNCSEL = NCE11 - IOM0 nCE, Channel 0<br>
                             IOM1CE0              = 0x1 - Applies when PAD11FNCSEL = NCE11 - IOM1 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD11FNCSEL = NCE11 - IOM2 nCE, Channel 0<br>
                             IOM3CE0              = 0x3 - Applies when PAD11FNCSEL = NCE11 - IOM3 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD11FNCSEL != NCE11 and GPIO11INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO11INCFG</td>
                            <td>RW</td>
                            <td>GPIO11 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO10INTD</td>
                            <td>RW</td>
                            <td>GPIO10 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD10FNCSEL = NCE10 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD10FNCSEL = NCE10 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO10OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO10 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD10FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD10FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD10FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD10FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD10FNCSEL = NCE10 - IOM3 nCE, Channel 2<br>
                             IOM4CE2              = 0x1 - Applies when PAD10FNCSEL = NCE10 - IOM4 nCE, Channel 2<br>
                             MSPI1CE1             = 0x2 - Applies when PAD10FNCSEL = NCE10 - MSPI1 nCE, Channel 1<br>
                             MSPI0CE0             = 0x3 - Applies when PAD10FNCSEL = NCE10 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD10FNCSEL != NCE10 and GPIO10INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO10INCFG</td>
                            <td>RW</td>
                            <td>GPIO10 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO9INTD</td>
                            <td>RW</td>
                            <td>GPIO9 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD9FNCSEL = NCE9 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD9FNCSEL = NCE9 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO9OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO9 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD9FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD9FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD9FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD9FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD9FNCSEL = NCE9 - MSPI1 nCE, Channel 0<br>
                             IOM4CE3              = 0x1 - Applies when PAD9FNCSEL = NCE9 - IOM4 nCE, Channel 3<br>
                             IOM5CE3              = 0x2 - Applies when PAD9FNCSEL = NCE9 - IOM5 nCE, Channel 3<br>
                             IOM2CE3              = 0x3 - Applies when PAD9FNCSEL = NCE9 - IOM2 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD9FNCSEL != NCE9 and GPIO9INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO9INCFG</td>
                            <td>RW</td>
                            <td>GPIO9 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO8INTD</td>
                            <td>RW</td>
                            <td>GPIO8 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD8FNCSEL = NCE8 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD8FNCSEL = NCE8 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO8OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO8 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD8FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD8FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD8FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD8FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD8FNCSEL = NCE8 - IOM3 nCE, Channel 0<br>
                             IOM4CE0              = 0x1 - Applies when PAD8FNCSEL = NCE8 - IOM4 nCE, Channel 0<br>
                             MSPI2CE0             = 0x2 - Applies when PAD8FNCSEL = NCE8 - MSPI2 nCE, Channel 0<br>
                             IOM0CE0              = 0x3 - Applies when PAD8FNCSEL = NCE8 - IOM0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD8FNCSEL != NCE8 and GPIO8INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO8INCFG</td>
                            <td>RW</td>
                            <td>GPIO8 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGC" class="panel-title">CFGC - GPIO Configuration C (Pads 23-16)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010054</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[23:16]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO23INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO23OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO23INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO22OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO21OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO20OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO19OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO18OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO17OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO16OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO23INTD</td>
                            <td>RW</td>
                            <td>GPIO23 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD23FNCSEL = NCE23 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD23FNCSEL = NCE23 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO23OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO23 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD23FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD23FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD23FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD23FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE0              = 0x0 - Applies when PAD23FNCSEL = NCE23 - IOM0 nCE, Channel 0<br>
                             IOM1CE0              = 0x1 - Applies when PAD23FNCSEL = NCE23 - IOM1 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD23FNCSEL = NCE23 - IOM2 nCE, Channel 0<br>
                             IOM4CE0              = 0x3 - Applies when PAD23FNCSEL = NCE23 - IOM4 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD23FNCSEL != NCE23 and GPIO23INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO23INCFG</td>
                            <td>RW</td>
                            <td>GPIO23 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO22INTD</td>
                            <td>RW</td>
                            <td>GPIO22 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD22FNCSEL = NCE22 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD22FNCSEL = NCE22 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO22OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO22 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD22FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD22FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD22FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD22FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD22FNCSEL = NCE22 - IOM3 nCE, Channel 3<br>
                             IOM4CE3              = 0x1 - Applies when PAD22FNCSEL = NCE22 - IOM4 nCE, Channel 3<br>
                             IOM5CE3              = 0x2 - Applies when PAD22FNCSEL = NCE22 - IOM5 nCE, Channel 3<br>
                             MSPI2CE0             = 0x3 - Applies when PAD22FNCSEL = NCE22 - MSPI2 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD22FNCSEL != NCE22 and GPIO22INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO22INCFG</td>
                            <td>RW</td>
                            <td>GPIO22 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO21INTD</td>
                            <td>RW</td>
                            <td>GPIO21 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD21FNCSEL = NCE21 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD21FNCSEL = NCE21 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO21OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO21 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD21FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD21FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD21FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD21FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD21FNCSEL = NCE21 - IOM3 nCE, Channel 2<br>
                             IOM4CE2              = 0x1 - Applies when PAD21FNCSEL = NCE21 - IOM4 nCE, Channel 2<br>
                             MSPI2CE0             = 0x2 - Applies when PAD21FNCSEL = NCE21 - MSPI2 nCE, Channel 0<br>
                             MSPI1CE0             = 0x3 - Applies when PAD21FNCSEL = NCE21 - MSPI1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD21FNCSEL != NCE21 and GPIO21INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO21INCFG</td>
                            <td>RW</td>
                            <td>GPIO21 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO20INTD</td>
                            <td>RW</td>
                            <td>GPIO20 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD20FNCSEL = NCE20 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD20FNCSEL = NCE20 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO20OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO20 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD20FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD20FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD20FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD20FNCSEL = GPIO - Output is tri-state<br>
                             MSPI2CE1             = 0x0 - Applies when PAD20FNCSEL = NCE20 - MSPI2 nCE, Channel 1<br>
                             MSPI0CE0             = 0x1 - Applies when PAD20FNCSEL = NCE20 - MSPI0 nCE, Channel 0<br>
                             IOM5CE1              = 0x2 - Applies when PAD20FNCSEL = NCE20 - IOM5 nCE, Channel 1<br>
                             IOM2CE1              = 0x3 - Applies when PAD20FNCSEL = NCE20 - IOM2 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD20FNCSEL != NCE20 and GPIO20INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO20INCFG</td>
                            <td>RW</td>
                            <td>GPIO20 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO19INTD</td>
                            <td>RW</td>
                            <td>GPIO19 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD19FNCSEL = NCE19 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD19FNCSEL = NCE19 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO19OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO19 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD19FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD19FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD19FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD19FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE3              = 0x0 - Applies when PAD19FNCSEL = NCE19 - IOM0 nCE, Channel 3<br>
                             MSPI1CE1             = 0x1 - Applies when PAD19FNCSEL = NCE19 - MSPI1 nCE, Channel 1<br>
                             IOM3CE3              = 0x2 - Applies when PAD19FNCSEL = NCE19 - IOM3 nCE, Channel 3<br>
                             MSPI0CE0             = 0x3 - Applies when PAD19FNCSEL = NCE19 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD19FNCSEL != NCE19 and GPIO19INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO19INCFG</td>
                            <td>RW</td>
                            <td>GPIO19 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO18INTD</td>
                            <td>RW</td>
                            <td>GPIO18 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD18FNCSEL = NCE18 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD18FNCSEL = NCE18 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO18OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO18 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD18FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD18FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD18FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD18FNCSEL = GPIO - Output is tri-state<br>
                             MSPI2CE0             = 0x0 - Applies when PAD18FNCSEL = NCE18 - MSPI2 nCE, Channel 0<br>
                             IOM1CE2              = 0x1 - Applies when PAD18FNCSEL = NCE18 - IOM1 nCE, Channel 2<br>
                             IOM2CE2              = 0x2 - Applies when PAD18FNCSEL = NCE18 - IOM2 nCE, Channel 2<br>
                             IOM3CE2              = 0x3 - Applies when PAD18FNCSEL = NCE18 - IOM3 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD18FNCSEL != NCE18 and GPIO18INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO18INCFG</td>
                            <td>RW</td>
                            <td>GPIO18 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO17INTD</td>
                            <td>RW</td>
                            <td>GPIO17 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD17FNCSEL = NCE17 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD17FNCSEL = NCE17 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO17OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO17 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD17FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD17FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD17FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD17FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD17FNCSEL = NCE17 - IOM0 nCE, Channel 1<br>
                             IOM1CE1              = 0x1 - Applies when PAD17FNCSEL = NCE17 - IOM1 nCE, Channel 1<br>
                             MSPI2CE0             = 0x2 - Applies when PAD17FNCSEL = NCE17 - MSPI2 nCE, Channel 0<br>
                             IOM4CE1              = 0x3 - Applies when PAD17FNCSEL = NCE17 - IOM4 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD17FNCSEL != NCE17 and GPIO17INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO17INCFG</td>
                            <td>RW</td>
                            <td>GPIO17 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO16INTD</td>
                            <td>RW</td>
                            <td>GPIO16 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD16FNCSEL = NCE16 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD16FNCSEL = NCE16 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO16OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO16 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD16FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD16FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD16FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD16FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE0              = 0x0 - Applies when PAD16FNCSEL = NCE16 - IOM0 nCE, Channel 0<br>
                             MSPI2CE0             = 0x1 - Applies when PAD16FNCSEL = NCE16 - MSPI2 nCE, Channel 0<br>
                             IOM2CE3              = 0x2 - Applies when PAD16FNCSEL = NCE16 - IOM2 nCE, Channel 3<br>
                             IOM5CE0              = 0x3 - Applies when PAD16FNCSEL = NCE16 - IOM5 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD16FNCSEL != NCE16 and GPIO16INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO16INCFG</td>
                            <td>RW</td>
                            <td>GPIO16 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGD" class="panel-title">CFGD - GPIO Configuration D (Pads 31-24)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010058</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[31:24]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO31INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO31OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO31INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO30OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO29OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO28OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO27OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO26OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO25OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO24OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO31INTD</td>
                            <td>RW</td>
                            <td>GPIO31 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD31FNCSEL = NCE31 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD31FNCSEL = NCE31 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO31OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO31 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD31FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD31FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD31FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD31FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD31FNCSEL = NCE31 - MSPI1 nCE, Channel 0<br>
                             MSPI2CE0             = 0x1 - Applies when PAD31FNCSEL = NCE31 - MSPI2 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD31FNCSEL = NCE31 - IOM2 nCE, Channel 0<br>
                             IOM4CE0              = 0x3 - Applies when PAD31FNCSEL = NCE31 - IOM4 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD31FNCSEL != NCE31 and GPIO31INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO31INCFG</td>
                            <td>RW</td>
                            <td>GPIO31 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO30INTD</td>
                            <td>RW</td>
                            <td>GPIO30 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD30FNCSEL = NCE30 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD30FNCSEL = NCE30 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO30OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO30 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD30FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD30FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD30FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD30FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE0             = 0x0 - Applies when PAD30FNCSEL = NCE30 - MSPI0 nCE, Channel 0<br>
                             IOM4CE3              = 0x1 - Applies when PAD30FNCSEL = NCE30 - IOM4 nCE, Channel 3<br>
                             MSPI2CE0             = 0x2 - Applies when PAD30FNCSEL = NCE30 - MSPI2 nCE, Channel 0<br>
                             IOM0CE3              = 0x3 - Applies when PAD30FNCSEL = NCE30 - IOM0 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD30FNCSEL != NCE30 and GPIO30INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO30INCFG</td>
                            <td>RW</td>
                            <td>GPIO30 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO29INTD</td>
                            <td>RW</td>
                            <td>GPIO29 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD29FNCSEL = NCE29 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD29FNCSEL = NCE29 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO29OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO29 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD29FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD29FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD29FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD29FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD29FNCSEL = NCE29 - IOM3 nCE, Channel 2<br>
                             MSPI2CE1             = 0x1 - Applies when PAD29FNCSEL = NCE29 - MSPI2 nCE, Channel 1<br>
                             IOM5CE2              = 0x2 - Applies when PAD29FNCSEL = NCE29 - IOM5 nCE, Channel 2<br>
                             IOM1CE2              = 0x3 - Applies when PAD29FNCSEL = NCE29 - IOM1 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD29FNCSEL != NCE29 and GPIO29INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO29INCFG</td>
                            <td>RW</td>
                            <td>GPIO29 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO28INTD</td>
                            <td>RW</td>
                            <td>GPIO28 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD28FNCSEL = NCE28 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD28FNCSEL = NCE28 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO28OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO28 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD28FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD28FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD28FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD28FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD28FNCSEL = NCE28 - IOM3 nCE, Channel 1<br>
                             IOM4CE1              = 0x1 - Applies when PAD28FNCSEL = NCE28 - IOM4 nCE, Channel 1<br>
                             IOM5CE1              = 0x2 - Applies when PAD28FNCSEL = NCE28 - IOM5 nCE, Channel 1<br>
                             MSPI0CE0             = 0x3 - Applies when PAD28FNCSEL = NCE28 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD28FNCSEL != NCE28 and GPIO28INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO28INCFG</td>
                            <td>RW</td>
                            <td>GPIO28 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO27INTD</td>
                            <td>RW</td>
                            <td>GPIO27 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD27FNCSEL = NCE27 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD27FNCSEL = NCE27 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO27OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO27 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD27FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD27FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD27FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD27FNCSEL = GPIO - Output is tri-state<br>
                             MSPI2CE0             = 0x0 - Applies when PAD27FNCSEL = NCE27 - MSPI2 nCE, Channel 0<br>
                             IOM4CE0              = 0x1 - Applies when PAD27FNCSEL = NCE27 - IOM4 nCE, Channel 0<br>
                             MSPI0CE0             = 0x2 - Applies when PAD27FNCSEL = NCE27 - MSPI0 nCE, Channel 0<br>
                             IOM1CE0              = 0x3 - Applies when PAD27FNCSEL = NCE27 - IOM1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD27FNCSEL != NCE27 and GPIO27INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO27INCFG</td>
                            <td>RW</td>
                            <td>GPIO27 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO26INTD</td>
                            <td>RW</td>
                            <td>GPIO26 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD26FNCSEL = NCE26 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD26FNCSEL = NCE26 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO26OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO26 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD26FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD26FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD26FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD26FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD26FNCSEL = NCE26 - IOM3 nCE, Channel 3<br>
                             IOM4CE3              = 0x1 - Applies when PAD26FNCSEL = NCE26 - IOM4 nCE, Channel 3<br>
                             IOM5CE3              = 0x2 - Applies when PAD26FNCSEL = NCE26 - IOM5 nCE, Channel 3<br>
                             IOM1CE3              = 0x3 - Applies when PAD26FNCSEL = NCE26 - IOM1 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD26FNCSEL != NCE26 and GPIO26INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO26INCFG</td>
                            <td>RW</td>
                            <td>GPIO26 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO25INTD</td>
                            <td>RW</td>
                            <td>GPIO25 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD25FNCSEL = NCE25 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD25FNCSEL = NCE25 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO25OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO25 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD25FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD25FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD25FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD25FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD25FNCSEL = NCE25 - IOM3 nCE, Channel 2<br>
                             MSPI1CE0             = 0x1 - Applies when PAD25FNCSEL = NCE25 - MSPI1 nCE, Channel 0<br>
                             IOM5CE2              = 0x2 - Applies when PAD25FNCSEL = NCE25 - IOM5 nCE, Channel 2<br>
                             IOM0CE2              = 0x3 - Applies when PAD25FNCSEL = NCE25 - IOM0 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD25FNCSEL != NCE25 and GPIO25INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO25INCFG</td>
                            <td>RW</td>
                            <td>GPIO25 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO24INTD</td>
                            <td>RW</td>
                            <td>GPIO24 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD24FNCSEL = NCE24 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD24FNCSEL = NCE24 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO24OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO24 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD24FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD24FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD24FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD24FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD24FNCSEL = NCE24 - IOM0 nCE, Channel 1<br>
                             MSPI1CE0             = 0x1 - Applies when PAD24FNCSEL = NCE24 - MSPI1 nCE, Channel 0<br>
                             IOM2CE1              = 0x2 - Applies when PAD24FNCSEL = NCE24 - IOM2 nCE, Channel 1<br>
                             IOM5CE1              = 0x3 - Applies when PAD24FNCSEL = NCE24 - IOM5 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD24FNCSEL != NCE24 and GPIO24INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO24INCFG</td>
                            <td>RW</td>
                            <td>GPIO24 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGE" class="panel-title">CFGE - GPIO Configuration E (Pads 39-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001005C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[39:32]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO39INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO39OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO39INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO38OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO37OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO36OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO35OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO34OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO33OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO32OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO39INTD</td>
                            <td>RW</td>
                            <td>GPIO39 interrupt direction, nCE polarity.<br><br>
                                 INTDIS               = 0x0 - Applies when GPIO39INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when GPIO39INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when GPIO39INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when GPIO39INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO39OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO39 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD39FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD39FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD39FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD39FNCSEL = GPIO - Output is tri-state<br>
                             INTHL                = 0x1 - Applies when GPIO39INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO39INCFG</td>
                            <td>RW</td>
                            <td>GPIO39 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO38INTD</td>
                            <td>RW</td>
                            <td>GPIO38 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD38FNCSEL = NCE38 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD38FNCSEL = NCE38 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO38OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO38 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD38FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD38FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD38FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD38FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE3              = 0x0 - Applies when PAD38FNCSEL = NCE38 - IOM0 nCE, Channel 3<br>
                             IOM1CE3              = 0x1 - Applies when PAD38FNCSEL = NCE38 - IOM1 nCE, Channel 3<br>
                             MSPI2CE1             = 0x2 - Applies when PAD38FNCSEL = NCE38 - MSPI2 nCE, Channel 1<br>
                             IOM5CE3              = 0x3 - Applies when PAD38FNCSEL = NCE38 - IOM5 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD38FNCSEL != NCE38 and GPIO38INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO38INCFG</td>
                            <td>RW</td>
                            <td>GPIO38 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO37INTD</td>
                            <td>RW</td>
                            <td>GPIO37 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD37FNCSEL = NCE37 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD37FNCSEL = NCE37 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO37OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO37 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD37FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD37FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD37FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD37FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD37FNCSEL = NCE37 - IOM3 nCE, Channel 1<br>
                             IOM4CE2              = 0x1 - Applies when PAD37FNCSEL = NCE37 - IOM4 nCE, Channel 2<br>
                             IOM5CE2              = 0x2 - Applies when PAD37FNCSEL = NCE37 - IOM5 nCE, Channel 2<br>
                             MSPI0CE0             = 0x3 - Applies when PAD37FNCSEL = NCE37 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD37FNCSEL != NCE37 and GPIO37INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO37INCFG</td>
                            <td>RW</td>
                            <td>GPIO37 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO36INTD</td>
                            <td>RW</td>
                            <td>GPIO36 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD36FNCSEL = NCE36 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD36FNCSEL = NCE36 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO36OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO36 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD36FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD36FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD36FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD36FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD36FNCSEL = NCE36 - IOM3 nCE, Channel 1<br>
                             IOM4CE1              = 0x1 - Applies when PAD36FNCSEL = NCE36 - IOM4 nCE, Channel 1<br>
                             IOM5CE1              = 0x2 - Applies when PAD36FNCSEL = NCE36 - IOM5 nCE, Channel 1<br>
                             MSPI0CE1             = 0x3 - Applies when PAD36FNCSEL = NCE36 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD36FNCSEL != NCE36 and GPIO36INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO36INCFG</td>
                            <td>RW</td>
                            <td>GPIO36 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO35INTD</td>
                            <td>RW</td>
                            <td>GPIO35 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD35FNCSEL = NCE35 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD35FNCSEL = NCE35 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO35OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO35 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD35FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD35FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD35FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD35FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD35FNCSEL = NCE35 - MSPI1 nCE, Channel 0<br>
                             IOM1CE0              = 0x1 - Applies when PAD35FNCSEL = NCE35 - IOM1 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD35FNCSEL = NCE35 - IOM2 nCE, Channel 0<br>
                             MSPI2CE0             = 0x3 - Applies when PAD35FNCSEL = NCE35 - MSPI2 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD35FNCSEL != NCE35 and GPIO35INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO35INCFG</td>
                            <td>RW</td>
                            <td>GPIO35 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO34INTD</td>
                            <td>RW</td>
                            <td>GPIO34 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD34FNCSEL = NCE34 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD34FNCSEL = NCE34 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO34OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO34 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD34FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD34FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD34FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD34FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE3              = 0x0 - Applies when PAD34FNCSEL = NCE34 - IOM0 nCE, Channel 3<br>
                             MSPI2CE0             = 0x1 - Applies when PAD34FNCSEL = NCE34 - MSPI2 nCE, Channel 0<br>
                             IOM2CE3              = 0x2 - Applies when PAD34FNCSEL = NCE34 - IOM2 nCE, Channel 3<br>
                             MSPI1CE1             = 0x3 - Applies when PAD34FNCSEL = NCE34 - MSPI1 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD34FNCSEL != NCE34 and GPIO34INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO34INCFG</td>
                            <td>RW</td>
                            <td>GPIO34 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO33INTD</td>
                            <td>RW</td>
                            <td>GPIO33 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD33FNCSEL = NCE33 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD33FNCSEL = NCE33 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO33OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO33 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD33FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD33FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD33FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD33FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE2              = 0x0 - Applies when PAD33FNCSEL = NCE33 - IOM0 nCE, Channel 2<br>
                             MSPI1CE1             = 0x1 - Applies when PAD33FNCSEL = NCE33 - MSPI1 nCE, Channel 1<br>
                             IOM2CE1              = 0x2 - Applies when PAD33FNCSEL = NCE33 - IOM2 nCE, Channel 1<br>
                             IOM5CE2              = 0x3 - Applies when PAD33FNCSEL = NCE33 - IOM5 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD33FNCSEL != NCE33 and GPIO33INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO33INCFG</td>
                            <td>RW</td>
                            <td>GPIO33 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO32INTD</td>
                            <td>RW</td>
                            <td>GPIO32 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD32FNCSEL = NCE32 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD32FNCSEL = NCE32 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO32OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO32 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD32FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD32FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD32FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD32FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD32FNCSEL = NCE32 - IOM0 nCE, Channel 1<br>
                             IOM1CE3              = 0x1 - Applies when PAD32FNCSEL = NCE32 - IOM1 nCE, Channel 3<br>
                             MSPI1CE0             = 0x2 - Applies when PAD32FNCSEL = NCE32 - MSPI1 nCE, Channel 0<br>
                             MSPI0CE1             = 0x3 - Applies when PAD32FNCSEL = NCE32 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD32FNCSEL != NCE32 and GPIO32INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO32INCFG</td>
                            <td>RW</td>
                            <td>GPIO32 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGF" class="panel-title">CFGF - GPIO Configuration F (Pads 47-40)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010060</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[47:40]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO47INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO47OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO47INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO46OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO45OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO44OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO43OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO42OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO41OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO40OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO47INTD</td>
                            <td>RW</td>
                            <td>GPIO47 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD47FNCSEL = NCE47 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD47FNCSEL = NCE47 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO47OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO47 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD47FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD47FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD47FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD47FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE1             = 0x0 - Applies when PAD47FNCSEL = NCE47 - MSPI1 nCE, Channel 1<br>
                             IOM1CE0              = 0x1 - Applies when PAD47FNCSEL = NCE47 - IOM1 nCE, Channel 0<br>
                             IOM2CE1              = 0x2 - Applies when PAD47FNCSEL = NCE47 - IOM2 nCE, Channel 1<br>
                             IOM3CE1              = 0x3 - Applies when PAD47FNCSEL = NCE47 - IOM3 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD47FNCSEL != NCE47 and GPIO47INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO47INCFG</td>
                            <td>RW</td>
                            <td>GPIO47 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO46INTD</td>
                            <td>RW</td>
                            <td>GPIO46 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD46FNCSEL = NCE46 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD46FNCSEL = NCE46 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO46OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO46 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD46FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD46FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD46FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD46FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD46FNCSEL = NCE46 - IOM3 nCE, Channel 0<br>
                             MSPI1CE0             = 0x1 - Applies when PAD46FNCSEL = NCE46 - MSPI1 nCE, Channel 0<br>
                             MSPI2CE0             = 0x2 - Applies when PAD46FNCSEL = NCE46 - MSPI2 nCE, Channel 0<br>
                             MSPI0CE1             = 0x3 - Applies when PAD46FNCSEL = NCE46 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD46FNCSEL != NCE46 and GPIO46INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO46INCFG</td>
                            <td>RW</td>
                            <td>GPIO46 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO45INTD</td>
                            <td>RW</td>
                            <td>GPIO45 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD45FNCSEL = NCE45 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD45FNCSEL = NCE45 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO45OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO45 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD45FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD45FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD45FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD45FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD45FNCSEL = NCE45 - IOM3 nCE, Channel 3<br>
                             IOM4CE3              = 0x1 - Applies when PAD45FNCSEL = NCE45 - IOM4 nCE, Channel 3<br>
                             IOM5CE0              = 0x2 - Applies when PAD45FNCSEL = NCE45 - IOM5 nCE, Channel 0<br>
                             IOM1CE3              = 0x3 - Applies when PAD45FNCSEL = NCE45 - IOM1 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD45FNCSEL != NCE45 and GPIO45INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO45INCFG</td>
                            <td>RW</td>
                            <td>GPIO45 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO44INTD</td>
                            <td>RW</td>
                            <td>GPIO44 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD44FNCSEL = NCE44 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD44FNCSEL = NCE44 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO44OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO44 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD44FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD44FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD44FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD44FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE2              = 0x0 - Applies when PAD44FNCSEL = NCE44 - IOM0 nCE, Channel 2<br>
                             MSPI0CE0             = 0x1 - Applies when PAD44FNCSEL = NCE44 - MSPI0 nCE, Channel 0<br>
                             IOM2CE2              = 0x2 - Applies when PAD44FNCSEL = NCE44 - IOM2 nCE, Channel 2<br>
                             IOM5CE2              = 0x3 - Applies when PAD44FNCSEL = NCE44 - IOM5 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD44FNCSEL != NCE44 and GPIO44INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO44INCFG</td>
                            <td>RW</td>
                            <td>GPIO44 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO43INTD</td>
                            <td>RW</td>
                            <td>GPIO43 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD43FNCSEL = NCE43 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD43FNCSEL = NCE43 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO43OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO43 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD43FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD43FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD43FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD43FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD43FNCSEL = NCE43 - IOM0 nCE, Channel 1<br>
                             IOM1CE1              = 0x1 - Applies when PAD43FNCSEL = NCE43 - IOM1 nCE, Channel 1<br>
                             MSPI2CE0             = 0x2 - Applies when PAD43FNCSEL = NCE43 - MSPI2 nCE, Channel 0<br>
                             MSPI0CE1             = 0x3 - Applies when PAD43FNCSEL = NCE43 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD43FNCSEL != NCE43 and GPIO43INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO43INCFG</td>
                            <td>RW</td>
                            <td>GPIO43 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO42INTD</td>
                            <td>RW</td>
                            <td>GPIO42 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD42FNCSEL = NCE42 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD42FNCSEL = NCE42 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO42OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO42 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD42FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD42FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD42FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD42FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE0              = 0x0 - Applies when PAD42FNCSEL = NCE42 - IOM0 nCE, Channel 0<br>
                             MSPI1CE0             = 0x1 - Applies when PAD42FNCSEL = NCE42 - MSPI1 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD42FNCSEL = NCE42 - IOM2 nCE, Channel 0<br>
                             IOM5CE0              = 0x3 - Applies when PAD42FNCSEL = NCE42 - IOM5 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD42FNCSEL != NCE42 and GPIO42INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO42INCFG</td>
                            <td>RW</td>
                            <td>GPIO42 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO41INTD</td>
                            <td>RW</td>
                            <td>GPIO41 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD41FNCSEL = NCE41 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD41FNCSEL = NCE41 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO41OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO41 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD41FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD41FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD41FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD41FNCSEL = GPIO - Output is tri-state<br>
                             MSPI2CE0             = 0x0 - Applies when PAD41FNCSEL = NCE41 - MSPI2 nCE, Channel 0<br>
                             IOM1CE1              = 0x1 - Applies when PAD41FNCSEL = NCE41 - IOM1 nCE, Channel 1<br>
                             MSPI1CE1             = 0x2 - Applies when PAD41FNCSEL = NCE41 - MSPI1 nCE, Channel 1<br>
                             MSPI0CE1             = 0x3 - Applies when PAD41FNCSEL = NCE41 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD41FNCSEL != NCE41 and GPIO41INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO41INCFG</td>
                            <td>RW</td>
                            <td>GPIO41 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO40INTD</td>
                            <td>RW</td>
                            <td>GPIO40 interrupt direction, nCE polarity.<br><br>
                                 INTDIS               = 0x0 - Applies when GPIO40INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when GPIO40INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when GPIO40INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when GPIO40INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO40OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO40 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD40FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD40FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD40FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD40FNCSEL = GPIO - Output is tri-state<br>
                             INTHL                = 0x1 - Applies when GPIO40INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO40INCFG</td>
                            <td>RW</td>
                            <td>GPIO40 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGG" class="panel-title">CFGG - GPIO Configuration G (Pads 55-48)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010064</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[55:48]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO55INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO55OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO55INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO54OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO53OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO52OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO51OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO50OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO49OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO48OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO55INTD</td>
                            <td>RW</td>
                            <td>GPIO55 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD55FNCSEL = NCE55 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD55FNCSEL = NCE55 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO55OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO55 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD55FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD55FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD55FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD55FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD55FNCSEL = NCE55 - IOM3 nCE, Channel 0<br>
                             MSPI0CE0             = 0x1 - Applies when PAD55FNCSEL = NCE55 - MSPI0 nCE, Channel 0<br>
                             IOM5CE1              = 0x2 - Applies when PAD55FNCSEL = NCE55 - IOM5 nCE, Channel 1<br>
                             IOM4CE0              = 0x3 - Applies when PAD55FNCSEL = NCE55 - IOM4 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD55FNCSEL != NCE55 and GPIO55INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO55INCFG</td>
                            <td>RW</td>
                            <td>GPIO55 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO54INTD</td>
                            <td>RW</td>
                            <td>GPIO54 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD54FNCSEL = NCE54 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD54FNCSEL = NCE54 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO54OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO54 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD54FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD54FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD54FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD54FNCSEL = GPIO - Output is tri-state<br>
                             MSPI2CE0             = 0x0 - Applies when PAD54FNCSEL = NCE54 - MSPI2 nCE, Channel 0<br>
                             IOM4CE0              = 0x1 - Applies when PAD54FNCSEL = NCE54 - IOM4 nCE, Channel 0<br>
                             IOM5CE0              = 0x2 - Applies when PAD54FNCSEL = NCE54 - IOM5 nCE, Channel 0<br>
                             IOM3CE0              = 0x3 - Applies when PAD54FNCSEL = NCE54 - IOM3 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD54FNCSEL != NCE54 and GPIO54INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO54INCFG</td>
                            <td>RW</td>
                            <td>GPIO54 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO53INTD</td>
                            <td>RW</td>
                            <td>GPIO53 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD53FNCSEL = NCE53 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD53FNCSEL = NCE53 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO53OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO53 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD53FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD53FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD53FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD53FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE2              = 0x0 - Applies when PAD53FNCSEL = NCE53 - IOM0 nCE, Channel 2<br>
                             IOM1CE3              = 0x1 - Applies when PAD53FNCSEL = NCE53 - IOM1 nCE, Channel 3<br>
                             MSPI2CE0             = 0x2 - Applies when PAD53FNCSEL = NCE53 - MSPI2 nCE, Channel 0<br>
                             IOM2CE0              = 0x3 - Applies when PAD53FNCSEL = NCE53 - IOM2 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD53FNCSEL != NCE53 and GPIO53INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO53INCFG</td>
                            <td>RW</td>
                            <td>GPIO53 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO52INTD</td>
                            <td>RW</td>
                            <td>GPIO52 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD52FNCSEL = NCE52 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD52FNCSEL = NCE52 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO52OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO52 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD52FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD52FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD52FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD52FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD52FNCSEL = NCE52 - IOM0 nCE, Channel 1<br>
                             IOM1CE2              = 0x1 - Applies when PAD52FNCSEL = NCE52 - IOM1 nCE, Channel 2<br>
                             MSPI0CE0             = 0x2 - Applies when PAD52FNCSEL = NCE52 - MSPI0 nCE, Channel 0<br>
                             IOM2CE1              = 0x3 - Applies when PAD52FNCSEL = NCE52 - IOM2 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD52FNCSEL != NCE52 and GPIO52INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO52INCFG</td>
                            <td>RW</td>
                            <td>GPIO52 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO51INTD</td>
                            <td>RW</td>
                            <td>GPIO51 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD51FNCSEL = NCE51 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD51FNCSEL = NCE51 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO51OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO51 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD51FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD51FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD51FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD51FNCSEL = GPIO - Output is tri-state<br>
                             IOM4CE2              = 0x0 - Applies when PAD51FNCSEL = NCE51 - IOM4 nCE, Channel 2<br>
                             IOM1CE1              = 0x1 - Applies when PAD51FNCSEL = NCE51 - IOM1 nCE, Channel 1<br>
                             IOM2CE1              = 0x2 - Applies when PAD51FNCSEL = NCE51 - IOM2 nCE, Channel 1<br>
                             IOM0CE0              = 0x3 - Applies when PAD51FNCSEL = NCE51 - IOM0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD51FNCSEL != NCE51 and GPIO51INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO51INCFG</td>
                            <td>RW</td>
                            <td>GPIO51 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO50INTD</td>
                            <td>RW</td>
                            <td>GPIO50 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD50FNCSEL = NCE50 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD50FNCSEL = NCE50 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO50OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO50 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD50FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD50FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD50FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD50FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD50FNCSEL = NCE50 - MSPI1 nCE, Channel 0<br>
                             MSPI2CE0             = 0x1 - Applies when PAD50FNCSEL = NCE50 - MSPI2 nCE, Channel 0<br>
                             IOM2CE3              = 0x2 - Applies when PAD50FNCSEL = NCE50 - IOM2 nCE, Channel 3<br>
                             IOM0CE0              = 0x3 - Applies when PAD50FNCSEL = NCE50 - IOM0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD50FNCSEL != NCE50 and GPIO50INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO50INCFG</td>
                            <td>RW</td>
                            <td>GPIO50 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO49INTD</td>
                            <td>RW</td>
                            <td>GPIO49 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD49FNCSEL = NCE49 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD49FNCSEL = NCE49 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO49OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO49 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD49FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD49FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD49FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD49FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE3              = 0x0 - Applies when PAD49FNCSEL = NCE49 - IOM0 nCE, Channel 3<br>
                             MSPI1CE1             = 0x1 - Applies when PAD49FNCSEL = NCE49 - MSPI1 nCE, Channel 1<br>
                             IOM2CE3              = 0x2 - Applies when PAD49FNCSEL = NCE49 - IOM2 nCE, Channel 3<br>
                             IOM1CE0              = 0x3 - Applies when PAD49FNCSEL = NCE49 - IOM1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD49FNCSEL != NCE49 and GPIO49INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO49INCFG</td>
                            <td>RW</td>
                            <td>GPIO49 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO48INTD</td>
                            <td>RW</td>
                            <td>GPIO48 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD48FNCSEL = NCE48 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD48FNCSEL = NCE48 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO48OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO48 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD48FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD48FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD48FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD48FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD48FNCSEL = NCE48 - MSPI1 nCE, Channel 0<br>
                             IOM1CE2              = 0x1 - Applies when PAD48FNCSEL = NCE48 - IOM1 nCE, Channel 2<br>
                             IOM2CE2              = 0x2 - Applies when PAD48FNCSEL = NCE48 - IOM2 nCE, Channel 2<br>
                             MSPI2CE1             = 0x3 - Applies when PAD48FNCSEL = NCE48 - MSPI2 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD48FNCSEL != NCE48 and GPIO48INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO48INCFG</td>
                            <td>RW</td>
                            <td>GPIO48 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGH" class="panel-title">CFGH - GPIO Configuration H (Pads 63-56)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010068</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[63:56]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO63INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO63OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO63INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO62OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO61OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO60OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO59OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO58OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO57OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO56OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO63INTD</td>
                            <td>RW</td>
                            <td>GPIO63 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD63FNCSEL = NCE63 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD63FNCSEL = NCE63 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO63OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO63 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD63FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD63FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD63FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD63FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD63FNCSEL = NCE63 - MSPI1 nCE, Channel 0<br>
                             IOM4CE1              = 0x1 - Applies when PAD63FNCSEL = NCE63 - IOM4 nCE, Channel 1<br>
                             MSPI2CE0             = 0x2 - Applies when PAD63FNCSEL = NCE63 - MSPI2 nCE, Channel 0<br>
                             MSPI0CE0             = 0x3 - Applies when PAD63FNCSEL = NCE63 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD63FNCSEL != NCE63 and GPIO63INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO63INCFG</td>
                            <td>RW</td>
                            <td>GPIO63 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO62INTD</td>
                            <td>RW</td>
                            <td>GPIO62 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD62FNCSEL = NCE62 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD62FNCSEL = NCE62 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO62OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO62 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD62FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD62FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD62FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD62FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE1             = 0x0 - Applies when PAD62FNCSEL = NCE62 - MSPI0 nCE, Channel 1<br>
                             IOM4CE0              = 0x1 - Applies when PAD62FNCSEL = NCE62 - IOM4 nCE, Channel 0<br>
                             IOM5CE0              = 0x2 - Applies when PAD62FNCSEL = NCE62 - IOM5 nCE, Channel 0<br>
                             MSPI1CE1             = 0x3 - Applies when PAD62FNCSEL = NCE62 - MSPI1 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD62FNCSEL != NCE62 and GPIO62INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO62INCFG</td>
                            <td>RW</td>
                            <td>GPIO62 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO61INTD</td>
                            <td>RW</td>
                            <td>GPIO61 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD61FNCSEL = NCE61 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD61FNCSEL = NCE61 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO61OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO61 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD61FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD61FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD61FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD61FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE0             = 0x0 - Applies when PAD61FNCSEL = NCE61 - MSPI0 nCE, Channel 0<br>
                             IOM1CE3              = 0x1 - Applies when PAD61FNCSEL = NCE61 - IOM1 nCE, Channel 3<br>
                             MSPI2CE0             = 0x2 - Applies when PAD61FNCSEL = NCE61 - MSPI2 nCE, Channel 0<br>
                             MSPI1CE0             = 0x3 - Applies when PAD61FNCSEL = NCE61 - MSPI1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD61FNCSEL != NCE61 and GPIO61INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO61INCFG</td>
                            <td>RW</td>
                            <td>GPIO61 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO60INTD</td>
                            <td>RW</td>
                            <td>GPIO60 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD60FNCSEL = NCE60 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD60FNCSEL = NCE60 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO60OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO60 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD60FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD60FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD60FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD60FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE1             = 0x0 - Applies when PAD60FNCSEL = NCE60 - MSPI0 nCE, Channel 1<br>
                             IOM1CE2              = 0x1 - Applies when PAD60FNCSEL = NCE60 - IOM1 nCE, Channel 2<br>
                             IOM2CE2              = 0x2 - Applies when PAD60FNCSEL = NCE60 - IOM2 nCE, Channel 2<br>
                             IOM0CE3              = 0x3 - Applies when PAD60FNCSEL = NCE60 - IOM0 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD60FNCSEL != NCE60 and GPIO60INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO60INCFG</td>
                            <td>RW</td>
                            <td>GPIO60 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO59INTD</td>
                            <td>RW</td>
                            <td>GPIO59 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD59FNCSEL = NCE59 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD59FNCSEL = NCE59 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO59OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO59 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD59FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD59FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD59FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD59FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE1             = 0x0 - Applies when PAD59FNCSEL = NCE59 - MSPI1 nCE, Channel 1<br>
                             IOM1CE1              = 0x1 - Applies when PAD59FNCSEL = NCE59 - IOM1 nCE, Channel 1<br>
                             IOM2CE1              = 0x2 - Applies when PAD59FNCSEL = NCE59 - IOM2 nCE, Channel 1<br>
                             MSPI0CE0             = 0x3 - Applies when PAD59FNCSEL = NCE59 - MSPI0 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD59FNCSEL != NCE59 and GPIO59INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO59INCFG</td>
                            <td>RW</td>
                            <td>GPIO59 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO58INTD</td>
                            <td>RW</td>
                            <td>GPIO58 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD58FNCSEL = NCE58 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD58FNCSEL = NCE58 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO58OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO58 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD58FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD58FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD58FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD58FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD58FNCSEL = NCE58 - IOM3 nCE, Channel 3<br>
                             IOM1CE0              = 0x1 - Applies when PAD58FNCSEL = NCE58 - IOM1 nCE, Channel 0<br>
                             MSPI0CE0             = 0x2 - Applies when PAD58FNCSEL = NCE58 - MSPI0 nCE, Channel 0<br>
                             IOM5CE3              = 0x3 - Applies when PAD58FNCSEL = NCE58 - IOM5 nCE, Channel 3<br>
                             INTLH                = 0x0 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD58FNCSEL != NCE58 and GPIO58INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO58INCFG</td>
                            <td>RW</td>
                            <td>GPIO58 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO57INTD</td>
                            <td>RW</td>
                            <td>GPIO57 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD57FNCSEL = NCE57 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD57FNCSEL = NCE57 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO57OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO57 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD57FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD57FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD57FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD57FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE0             = 0x0 - Applies when PAD57FNCSEL = NCE57 - MSPI0 nCE, Channel 0<br>
                             IOM4CE3              = 0x1 - Applies when PAD57FNCSEL = NCE57 - IOM4 nCE, Channel 3<br>
                             IOM5CE3              = 0x2 - Applies when PAD57FNCSEL = NCE57 - IOM5 nCE, Channel 3<br>
                             IOM0CE1              = 0x3 - Applies when PAD57FNCSEL = NCE57 - IOM0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD57FNCSEL != NCE57 and GPIO57INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO57INCFG</td>
                            <td>RW</td>
                            <td>GPIO57 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO56INTD</td>
                            <td>RW</td>
                            <td>GPIO56 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD56FNCSEL = NCE56 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD56FNCSEL = NCE56 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO56OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO56 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD56FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD56FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD56FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD56FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD56FNCSEL = NCE56 - IOM3 nCE, Channel 2<br>
                             IOM4CE3              = 0x1 - Applies when PAD56FNCSEL = NCE56 - IOM4 nCE, Channel 3<br>
                             IOM5CE2              = 0x2 - Applies when PAD56FNCSEL = NCE56 - IOM5 nCE, Channel 2<br>
                             MSPI0CE1             = 0x3 - Applies when PAD56FNCSEL = NCE56 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD56FNCSEL != NCE56 and GPIO56INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO56INCFG</td>
                            <td>RW</td>
                            <td>GPIO56 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGI" class="panel-title">CFGI - GPIO Configuration I (Pads 71-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001006C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[71:64]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO71INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO71OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO71INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO70OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO69OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO68OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO67OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO66OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO65OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO64OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO71INTD</td>
                            <td>RW</td>
                            <td>GPIO71 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD71FNCSEL = NCE71 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD71FNCSEL = NCE71 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>GPIO71OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO71 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD71FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD71FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD71FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD71FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE3              = 0x0 - Applies when PAD71FNCSEL = NCE71 - IOM3 nCE, Channel 3<br>
                             IOM4CE1              = 0x1 - Applies when PAD71FNCSEL = NCE71 - IOM4 nCE, Channel 1<br>
                             IOM0CE3              = 0x2 - Applies when PAD71FNCSEL = NCE71 - IOM0 nCE, Channel 3<br>
                             IOM1CE2              = 0x3 - Applies when PAD71FNCSEL = NCE71 - IOM1 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD71FNCSEL != NCE71 and GPIO71INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO71INCFG</td>
                            <td>RW</td>
                            <td>GPIO71 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO70INTD</td>
                            <td>RW</td>
                            <td>GPIO70 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD70FNCSEL = NCE70 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD70FNCSEL = NCE70 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>26:25</td>
                            <td>GPIO70OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO70 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD70FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD70FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD70FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD70FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE2              = 0x0 - Applies when PAD70FNCSEL = NCE70 - IOM3 nCE, Channel 2<br>
                             MSPI2CE0             = 0x1 - Applies when PAD70FNCSEL = NCE70 - MSPI2 nCE, Channel 0<br>
                             IOM5CE0              = 0x2 - Applies when PAD70FNCSEL = NCE70 - IOM5 nCE, Channel 0<br>
                             MSPI1CE1             = 0x3 - Applies when PAD70FNCSEL = NCE70 - MSPI1 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD70FNCSEL != NCE70 and GPIO70INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO70INCFG</td>
                            <td>RW</td>
                            <td>GPIO70 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO69INTD</td>
                            <td>RW</td>
                            <td>GPIO69 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD69FNCSEL = NCE69 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD69FNCSEL = NCE69 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:21</td>
                            <td>GPIO69OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO69 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD69FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD69FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD69FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD69FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE1              = 0x0 - Applies when PAD69FNCSEL = NCE69 - IOM3 nCE, Channel 1<br>
                             IOM1CE3              = 0x1 - Applies when PAD69FNCSEL = NCE69 - IOM1 nCE, Channel 3<br>
                             MSPI0CE0             = 0x2 - Applies when PAD69FNCSEL = NCE69 - MSPI0 nCE, Channel 0<br>
                             MSPI1CE0             = 0x3 - Applies when PAD69FNCSEL = NCE69 - MSPI1 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD69FNCSEL != NCE69 and GPIO69INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO69INCFG</td>
                            <td>RW</td>
                            <td>GPIO69 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO68INTD</td>
                            <td>RW</td>
                            <td>GPIO68 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD68FNCSEL = NCE68 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD68FNCSEL = NCE68 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>18:17</td>
                            <td>GPIO68OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO68 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD68FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD68FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD68FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD68FNCSEL = GPIO - Output is tri-state<br>
                             IOM3CE0              = 0x0 - Applies when PAD68FNCSEL = NCE68 - IOM3 nCE, Channel 0<br>
                             MSPI0CE0             = 0x1 - Applies when PAD68FNCSEL = NCE68 - MSPI0 nCE, Channel 0<br>
                             IOM2CE2              = 0x2 - Applies when PAD68FNCSEL = NCE68 - IOM2 nCE, Channel 2<br>
                             IOM0CE2              = 0x3 - Applies when PAD68FNCSEL = NCE68 - IOM0 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD68FNCSEL != NCE68 and GPIO68INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO68INCFG</td>
                            <td>RW</td>
                            <td>GPIO68 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO67INTD</td>
                            <td>RW</td>
                            <td>GPIO67 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD67FNCSEL = NCE67 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD67FNCSEL = NCE67 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>GPIO67OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO67 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD67FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD67FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD67FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD67FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE3              = 0x0 - Applies when PAD67FNCSEL = NCE67 - IOM0 nCE, Channel 3<br>
                             IOM1CE1              = 0x1 - Applies when PAD67FNCSEL = NCE67 - IOM1 nCE, Channel 1<br>
                             IOM2CE3              = 0x2 - Applies when PAD67FNCSEL = NCE67 - IOM2 nCE, Channel 3<br>
                             IOM5CE1              = 0x3 - Applies when PAD67FNCSEL = NCE67 - IOM5 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD67FNCSEL != NCE67 and GPIO67INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO67INCFG</td>
                            <td>RW</td>
                            <td>GPIO67 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO66INTD</td>
                            <td>RW</td>
                            <td>GPIO66 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD66FNCSEL = NCE66 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD66FNCSEL = NCE66 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>GPIO66OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO66 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD66FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD66FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD66FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD66FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD66FNCSEL = NCE66 - MSPI1 nCE, Channel 0<br>
                             IOM1CE0              = 0x1 - Applies when PAD66FNCSEL = NCE66 - IOM1 nCE, Channel 0<br>
                             IOM2CE0              = 0x2 - Applies when PAD66FNCSEL = NCE66 - IOM2 nCE, Channel 0<br>
                             IOM4CE1              = 0x3 - Applies when PAD66FNCSEL = NCE66 - IOM4 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD66FNCSEL != NCE66 and GPIO66INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO66INCFG</td>
                            <td>RW</td>
                            <td>GPIO66 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO65INTD</td>
                            <td>RW</td>
                            <td>GPIO65 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD65FNCSEL = NCE65 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD65FNCSEL = NCE65 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO65OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO65 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD65FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD65FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD65FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD65FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE1              = 0x0 - Applies when PAD65FNCSEL = NCE65 - IOM0 nCE, Channel 1<br>
                             MSPI0CE0             = 0x1 - Applies when PAD65FNCSEL = NCE65 - MSPI0 nCE, Channel 0<br>
                             IOM5CE2              = 0x2 - Applies when PAD65FNCSEL = NCE65 - IOM5 nCE, Channel 2<br>
                             IOM3CE1              = 0x3 - Applies when PAD65FNCSEL = NCE65 - IOM3 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD65FNCSEL != NCE65 and GPIO65INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO65INCFG</td>
                            <td>RW</td>
                            <td>GPIO65 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO64INTD</td>
                            <td>RW</td>
                            <td>GPIO64 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD64FNCSEL = NCE64 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD64FNCSEL = NCE64 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO64OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO64 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD64FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD64FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD64FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD64FNCSEL = GPIO - Output is tri-state<br>
                             IOM0CE0              = 0x0 - Applies when PAD64FNCSEL = NCE64 - IOM0 nCE, Channel 0<br>
                             IOM4CE2              = 0x1 - Applies when PAD64FNCSEL = NCE64 - IOM4 nCE, Channel 2<br>
                             IOM5CE2              = 0x2 - Applies when PAD64FNCSEL = NCE64 - IOM5 nCE, Channel 2<br>
                             MSPI0CE1             = 0x3 - Applies when PAD64FNCSEL = NCE64 - MSPI0 nCE, Channel 1<br>
                             INTLH                = 0x0 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD64FNCSEL != NCE64 and GPIO64INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO64INCFG</td>
                            <td>RW</td>
                            <td>GPIO64 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CFGJ" class="panel-title">CFGJ - GPIO Configuration J (Pads 73-72)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010070</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO configuration controls for GPIO[73:72]. Writes to this register must be unlocked by the PADKEY register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO73OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73INCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72INTD
                                <br>0x0</td>

                            <td align="center" colspan="2">GPIO72OUTCFG
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72INCFG
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO73INTD</td>
                            <td>RW</td>
                            <td>GPIO73 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD73FNCSEL = NCE73 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD73FNCSEL = NCE73 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>GPIO73OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO73 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD73FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD73FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD73FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD73FNCSEL = GPIO - Output is tri-state<br>
                             MSPI1CE0             = 0x0 - Applies when PAD73FNCSEL = NCE73 - MSPI1 nCE, Channel 0<br>
                             IOM4CE3              = 0x1 - Applies when PAD73FNCSEL = NCE73 - IOM4 nCE, Channel 3<br>
                             IOM5CE3              = 0x2 - Applies when PAD73FNCSEL = NCE73 - IOM5 nCE, Channel 3<br>
                             MSPI2CE0             = 0x3 - Applies when PAD73FNCSEL = NCE73 - MSPI2 nCE, Channel 0<br>
                             INTLH                = 0x0 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD73FNCSEL != NCE73 and GPIO73INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO73INCFG</td>
                            <td>RW</td>
                            <td>GPIO73 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO72INTD</td>
                            <td>RW</td>
                            <td>GPIO72 interrupt direction, nCE polarity.<br><br>
                                 nCELOW               = 0x0 - Applies when PAD72FNCSEL = NCE72 - nCE polarity active low<br>
                             nCEHIGH              = 0x1 - Applies when PAD72FNCSEL = NCE72 - nCE polarity active high<br>
                             INTDIS               = 0x0 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 1 - No interrupt on GPIO transition<br>
                             INTBOTH              = 0x1 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 1 - Interrupt on either low to high or high to low GPIO transition<br>
                             INTLH                = 0x0 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GPIO72OUTCFG</td>
                            <td>RW</td>
                            <td>GPIO72 output configuration.<br><br>
                                 DIS                  = 0x0 - Applies when PAD72FNCSEL = GPIO - Output disabled<br>
                             PUSHPULL             = 0x1 - Applies when PAD72FNCSEL = GPIO - Output is push-pull<br>
                             OD                   = 0x2 - Applies when PAD72FNCSEL = GPIO - Output is open drain<br>
                             TS                   = 0x3 - Applies when PAD72FNCSEL = GPIO - Output is tri-state<br>
                             MSPI0CE0             = 0x0 - Applies when PAD72FNCSEL = NCE72 - MSPI0 nCE, Channel 0<br>
                             MSPI2CE0             = 0x1 - Applies when PAD72FNCSEL = NCE72 - MSPI2 nCE, Channel 0<br>
                             MSPI1CE0             = 0x2 - Applies when PAD72FNCSEL = NCE72 - MSPI1 nCE, Channel 0<br>
                             IOM2CE2              = 0x3 - Applies when PAD72FNCSEL = NCE72 - IOM2 nCE, Channel 2<br>
                             INTLH                = 0x0 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 0 - Interrupt on low to high GPIO transition<br>
                             INTHL                = 0x1 - Applies when PAD72FNCSEL != NCE72 and GPIO72INCFG = 0 - Interrupt on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO72INCFG</td>
                            <td>RW</td>
                            <td>GPIO72 input enable.<br><br>
                                 READ                 = 0x0 - Read the GPIO pin data<br>
                             RDZERO               = 0x1 - INTD = 0 - Read-back will always be zero<br>
                             READEN               = 0x1 - INTD = 1 - Read the GPIO pin data</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PADKEY" class="panel-title">PADKEY - Key for all pad configuration registers</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010074</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Lock state of the PINCFG and GPIO configuration registers. Write a value of 0x73 to unlock write access to the PAD and GPIO configuration registers. Write any other value to lock access to PAD and GPIO registers. This register also indicates lock status when read. When in the unlocked state (i.e. 0x73 has been written), it reads as 1. When in the locked state, it reads as 0.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">PADKEY
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>PADKEY</td>
                            <td>RW</td>
                            <td>Key register value.<br><br>
                                 Key                  = 0x73 - Key value to unlock the register.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="RDA" class="panel-title">RDA - GPIO Input A (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010080</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Input A (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">RDA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>RDA</td>
                            <td>RO</td>
                            <td>GPIO31-0 read data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="RDB" class="panel-title">RDB - GPIO Input B (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010084</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Input B (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">RDB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>RDB</td>
                            <td>RO</td>
                            <td>GPIO63-32 read data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="RDC" class="panel-title">RDC - GPIO Input C (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010088</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Input C (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">RDC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>RDC</td>
                            <td>RO</td>
                            <td>GPIO73-64 read data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTA" class="panel-title">WTA - GPIO Output A (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001008C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output A (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTA</td>
                            <td>RW</td>
                            <td>GPIO31-0 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTB" class="panel-title">WTB - GPIO Output B (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010090</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output B (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTB</td>
                            <td>RW</td>
                            <td>GPIO63-32 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTC" class="panel-title">WTC - GPIO Output C (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010094</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output C (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">WTC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>WTC</td>
                            <td>RW</td>
                            <td>GPIO73-64 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTSA" class="panel-title">WTSA - GPIO Output A Set (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010098</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output A Set (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTSA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTSA</td>
                            <td>WO</td>
                            <td>Set the GPIO31-0 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTSB" class="panel-title">WTSB - GPIO Output B Set (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001009C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output B Set (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTSB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTSB</td>
                            <td>WO</td>
                            <td>Set the GPIO63-32 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTSC" class="panel-title">WTSC - GPIO Output C Set (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100A0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output C Set (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">WTSC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>WTSC</td>
                            <td>WO</td>
                            <td>Set the GPIO73-64 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTCA" class="panel-title">WTCA - GPIO Output A Clear (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100A4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output A Clear (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTCA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTCA</td>
                            <td>WO</td>
                            <td>Clear the GPIO31-0 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTCB" class="panel-title">WTCB - GPIO Output B Clear (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100A8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output B Clear (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">WTCB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>WTCB</td>
                            <td>WO</td>
                            <td>Clear the GPIO63-32 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WTCC" class="panel-title">WTCC - GPIO Output C Clear (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Output C Clear (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">WTCB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>WTCB</td>
                            <td>WO</td>
                            <td>Clear the GPIO73-64 write data.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENA" class="panel-title">ENA - GPIO Enable A (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable A (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENA</td>
                            <td>RW</td>
                            <td>GPIO31-0 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENB" class="panel-title">ENB - GPIO Enable B (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100B4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable B (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENB</td>
                            <td>RW</td>
                            <td>GPIO63-32 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENC" class="panel-title">ENC - GPIO Enable C (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100B8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable C (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">ENC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>ENC</td>
                            <td>RW</td>
                            <td>GPIO73-64 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENSA" class="panel-title">ENSA - GPIO Enable A Set (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100BC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable A Set (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENSA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENSA</td>
                            <td>RW</td>
                            <td>Set the GPIO31-0 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENSB" class="panel-title">ENSB - GPIO Enable B Set (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable B Set (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENSB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENSB</td>
                            <td>RW</td>
                            <td>Set the GPIO63-32 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENSC" class="panel-title">ENSC - GPIO Enable C Set (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100C4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable C Set (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">ENSC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>ENSC</td>
                            <td>RW</td>
                            <td>Set the GPIO73-64 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENCA" class="panel-title">ENCA - GPIO Enable A Clear (31-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100C8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable A Clear (31-0)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENCA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENCA</td>
                            <td>RW</td>
                            <td>Clear the GPIO31-0 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENCB" class="panel-title">ENCB - GPIO Enable B Clear (63-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100CC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable B Clear (63-32)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ENCB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ENCB</td>
                            <td>RW</td>
                            <td>Clear the GPIO49-32 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ENCC" class="panel-title">ENCC - GPIO Enable C Clear (73-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100D0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Enable C Clear (73-64)</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">ENCC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>ENCC</td>
                            <td>RW</td>
                            <td>Clear the GPIO73-64 output enables<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="STMRCAP" class="panel-title">STMRCAP - STIMER Capture Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100D4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>STIMER Capture trigger select and enable.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">STPOL3
                                <br>0x0</td>

                            <td align="center" colspan="7">STSEL3
                                <br>0x3f</td>

                            <td align="center" colspan="1">STPOL2
                                <br>0x0</td>

                            <td align="center" colspan="7">STSEL2
                                <br>0x3f</td>

                            <td align="center" colspan="1">STPOL1
                                <br>0x0</td>

                            <td align="center" colspan="7">STSEL1
                                <br>0x3f</td>

                            <td align="center" colspan="1">STPOL0
                                <br>0x0</td>

                            <td align="center" colspan="7">STSEL0
                                <br>0x3f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>STPOL3</td>
                            <td>RW</td>
                            <td>STIMER Capture 3 Polarity.<br><br>
                                 CAPLH                = 0x0 - Capture on low to high GPIO transition<br>
                             CAPHL                = 0x1 - Capture on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>30:24</td>
                            <td>STSEL3</td>
                            <td>RW</td>
                            <td>STIMER Capture 3 Select.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>STPOL2</td>
                            <td>RW</td>
                            <td>STIMER Capture 2 Polarity.<br><br>
                                 CAPLH                = 0x0 - Capture on low to high GPIO transition<br>
                             CAPHL                = 0x1 - Capture on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>22:16</td>
                            <td>STSEL2</td>
                            <td>RW</td>
                            <td>STIMER Capture 2 Select.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>STPOL1</td>
                            <td>RW</td>
                            <td>STIMER Capture 1 Polarity.<br><br>
                                 CAPLH                = 0x0 - Capture on low to high GPIO transition<br>
                             CAPHL                = 0x1 - Capture on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>14:8</td>
                            <td>STSEL1</td>
                            <td>RW</td>
                            <td>STIMER Capture 1 Select.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>STPOL0</td>
                            <td>RW</td>
                            <td>STIMER Capture 0 Polarity.<br><br>
                                 CAPLH                = 0x0 - Capture on low to high GPIO transition<br>
                             CAPHL                = 0x1 - Capture on high to low GPIO transition</td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>STSEL0</td>
                            <td>RW</td>
                            <td>STIMER Capture 0 Select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM0IRQ" class="panel-title">IOM0IRQ - IOM0 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100D8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR0 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM0IRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM0IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR0 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM1IRQ" class="panel-title">IOM1IRQ - IOM1 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100DC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR1 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM1IRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM1IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR1 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM2IRQ" class="panel-title">IOM2IRQ - IOM2 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100E0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR2 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM2IRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM2IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR2 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM3IRQ" class="panel-title">IOM3IRQ - IOM3 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100E4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR3 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM3IRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM3IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR3 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM4IRQ" class="panel-title">IOM4IRQ - IOM4 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100E8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR4 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM4IRQ
                                <br>0x3f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM4IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR4 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="IOM5IRQ" class="panel-title">IOM5IRQ - IOM5 Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100EC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>IOMSTR5 IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">IOM5IRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>IOM5IRQ</td>
                            <td>RW</td>
                            <td>IOMSTR5 IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BLEIFIRQ" class="panel-title">BLEIFIRQ - BLEIF Flow Control IRQ Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100F0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>BLE IF IRQ select for flow control.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">BLEIFIRQ
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>BLEIFIRQ</td>
                            <td>RW</td>
                            <td>BLEIF IRQ pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="GPIOOBS" class="panel-title">GPIOOBS - GPIO Observation Mode Sample register</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100F4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>GPIO Observation mode sample register</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="16">OBS_DATA
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:0</td>
                            <td>OBS_DATA</td>
                            <td>RW</td>
                            <td>Sample of the data output on the GPIO observation port. May have sampling non-synchronization issues, as the data is not synchronized to the read operation. Intended for debug purposes only<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGA" class="panel-title">ALTPADCFGA - Alternate Pad Configuration A (Pads 3-0)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100F8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [3:0]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD3_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD3_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD2_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD2_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD1_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD1_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD0_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD0_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD3_SR</td>
                            <td>RW</td>
                            <td>Pad 3 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD3_DS1</td>
                            <td>RW</td>
                            <td>Pad 3 high order drive strength selection. Used in conjunction with PAD3STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD2_SR</td>
                            <td>RW</td>
                            <td>Pad 3 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD2_DS1</td>
                            <td>RW</td>
                            <td>Pad 2 high order drive strength selection. Used in conjunction with PAD2STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD1_SR</td>
                            <td>RW</td>
                            <td>Pad 3 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD1_DS1</td>
                            <td>RW</td>
                            <td>Pad 1 high order drive strength selection. Used in conjunction with PAD1STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD0_SR</td>
                            <td>RW</td>
                            <td>Pad 3 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD0_DS1</td>
                            <td>RW</td>
                            <td>Pad 0 high order drive strength selection. Used in conjunction with PAD0STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGB" class="panel-title">ALTPADCFGB - Alternate Pad Configuration B (Pads 7-4)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400100FC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [7:4]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD7_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD7_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD6_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD6_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD5_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD5_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD4_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD4_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD7_SR</td>
                            <td>RW</td>
                            <td>Pad 7 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD7_DS1</td>
                            <td>RW</td>
                            <td>Pad 7 high order drive strength selection. Used in conjunction with PAD7STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD6_SR</td>
                            <td>RW</td>
                            <td>Pad 7 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD6_DS1</td>
                            <td>RW</td>
                            <td>Pad 6 high order drive strength selection. Used in conjunction with PAD6STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD5_SR</td>
                            <td>RW</td>
                            <td>Pad 7 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD5_DS1</td>
                            <td>RW</td>
                            <td>Pad 5 high order drive strength selection. Used in conjunction with PAD5STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD4_SR</td>
                            <td>RW</td>
                            <td>Pad 7 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD4_DS1</td>
                            <td>RW</td>
                            <td>Pad 4 high order drive strength selection. Used in conjunction with PAD4STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGC" class="panel-title">ALTPADCFGC - Alternate Pad Configuration C (Pads 11-8)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010100</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [11:8]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD11_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD11_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD10_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD10_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD9_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD9_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD8_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD8_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD11_SR</td>
                            <td>RW</td>
                            <td>Pad 11 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD11_DS1</td>
                            <td>RW</td>
                            <td>Pad 11 high order drive strength selection. Used in conjunction with PAD11STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD10_SR</td>
                            <td>RW</td>
                            <td>Pad 11 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD10_DS1</td>
                            <td>RW</td>
                            <td>Pad 10 high order drive strength selection. Used in conjunction with PAD10STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD9_SR</td>
                            <td>RW</td>
                            <td>Pad 11 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD9_DS1</td>
                            <td>RW</td>
                            <td>Pad 9 high order drive strength selection. Used in conjunction with PAD9STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD8_SR</td>
                            <td>RW</td>
                            <td>Pad 11 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD8_DS1</td>
                            <td>RW</td>
                            <td>Pad 8 high order drive strength selection. Used in conjunction with PAD8STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGD" class="panel-title">ALTPADCFGD - Alternate Pad Configuration D (Pads 15-12)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010104</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [15:12]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD15_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD15_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD14_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD14_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD13_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD13_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD12_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD12_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD15_SR</td>
                            <td>RW</td>
                            <td>Pad 15 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD15_DS1</td>
                            <td>RW</td>
                            <td>Pad 15 high order drive strength selection. Used in conjunction with PAD15STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD14_SR</td>
                            <td>RW</td>
                            <td>Pad 15 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD14_DS1</td>
                            <td>RW</td>
                            <td>Pad 14 high order drive strength selection. Used in conjunction with PAD14STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD13_SR</td>
                            <td>RW</td>
                            <td>Pad 15 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD13_DS1</td>
                            <td>RW</td>
                            <td>Pad 13 high order drive strength selection. Used in conjunction with PAD13STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD12_SR</td>
                            <td>RW</td>
                            <td>Pad 15 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD12_DS1</td>
                            <td>RW</td>
                            <td>Pad 12 high order drive strength selection. Used in conjunction with PAD12STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGE" class="panel-title">ALTPADCFGE - Alternate Pad Configuration E (Pads 19-16)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010108</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [19:16]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD19_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD19_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD18_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD18_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD17_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD17_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD16_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD16_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD19_SR</td>
                            <td>RW</td>
                            <td>Pad 19 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD19_DS1</td>
                            <td>RW</td>
                            <td>Pad 19 high order drive strength selection. Used in conjunction with PAD19STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD18_SR</td>
                            <td>RW</td>
                            <td>Pad 19 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD18_DS1</td>
                            <td>RW</td>
                            <td>Pad 18 high order drive strength selection. Used in conjunction with PAD18STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD17_SR</td>
                            <td>RW</td>
                            <td>Pad 19 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD17_DS1</td>
                            <td>RW</td>
                            <td>Pad 17 high order drive strength selection. Used in conjunction with PAD17STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD16_SR</td>
                            <td>RW</td>
                            <td>Pad 19 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD16_DS1</td>
                            <td>RW</td>
                            <td>Pad 16 high order drive strength selection. Used in conjunction with PAD16STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGF" class="panel-title">ALTPADCFGF - Alternate Pad Configuration F (Pads 23-20)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001010C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [23:20]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD23_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD23_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD22_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD22_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD21_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD21_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD20_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD20_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD23_SR</td>
                            <td>RW</td>
                            <td>Pad 23 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD23_DS1</td>
                            <td>RW</td>
                            <td>Pad 23 high order drive strength selection. Used in conjunction with PAD23STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD22_SR</td>
                            <td>RW</td>
                            <td>Pad 23 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD22_DS1</td>
                            <td>RW</td>
                            <td>Pad 22 high order drive strength selection. Used in conjunction with PAD22STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD21_SR</td>
                            <td>RW</td>
                            <td>Pad 23 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD21_DS1</td>
                            <td>RW</td>
                            <td>Pad 21 high order drive strength selection. Used in conjunction with PAD21STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD20_SR</td>
                            <td>RW</td>
                            <td>Pad 23 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD20_DS1</td>
                            <td>RW</td>
                            <td>Pad 20 high order drive strength selection. Used in conjunction with PAD20STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGG" class="panel-title">ALTPADCFGG - Alternate Pad Configuration G (Pads 27-24)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010110</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [27:24]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD27_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD27_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD26_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD26_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD25_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD25_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD24_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD24_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD27_SR</td>
                            <td>RW</td>
                            <td>Pad 27 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD27_DS1</td>
                            <td>RW</td>
                            <td>Pad 27 high order drive strength selection. Used in conjunction with PAD27STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD26_SR</td>
                            <td>RW</td>
                            <td>Pad 27 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD26_DS1</td>
                            <td>RW</td>
                            <td>Pad 26 high order drive strength selection. Used in conjunction with PAD26STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD25_SR</td>
                            <td>RW</td>
                            <td>Pad 27 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD25_DS1</td>
                            <td>RW</td>
                            <td>Pad 25 high order drive strength selection. Used in conjunction with PAD25STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD24_SR</td>
                            <td>RW</td>
                            <td>Pad 27 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD24_DS1</td>
                            <td>RW</td>
                            <td>Pad 24 high order drive strength selection. Used in conjunction with PAD24STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGH" class="panel-title">ALTPADCFGH - Alternate Pad Configuration H (Pads 31-28)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010114</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [31:28]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD31_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD31_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD30_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD30_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD29_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD29_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD28_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD28_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD31_SR</td>
                            <td>RW</td>
                            <td>Pad 31 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD31_DS1</td>
                            <td>RW</td>
                            <td>Pad 31 high order drive strength selection. Used in conjunction with PAD31STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD30_SR</td>
                            <td>RW</td>
                            <td>Pad 31 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD30_DS1</td>
                            <td>RW</td>
                            <td>Pad 30 high order drive strength selection. Used in conjunction with PAD30STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD29_SR</td>
                            <td>RW</td>
                            <td>Pad 31 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD29_DS1</td>
                            <td>RW</td>
                            <td>Pad 29 high order drive strength selection. Used in conjunction with PAD29STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD28_SR</td>
                            <td>RW</td>
                            <td>Pad 31 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD28_DS1</td>
                            <td>RW</td>
                            <td>Pad 28 high order drive strength selection. Used in conjunction with PAD28STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGI" class="panel-title">ALTPADCFGI - Alternate Pad Configuration I (Pads 35-32)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010118</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [35:32]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD35_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD35_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD34_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD34_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD33_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD33_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD32_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD32_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD35_SR</td>
                            <td>RW</td>
                            <td>Pad 35 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD35_DS1</td>
                            <td>RW</td>
                            <td>Pad 35 high order drive strength selection. Used in conjunction with PAD35STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD34_SR</td>
                            <td>RW</td>
                            <td>Pad 35 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD34_DS1</td>
                            <td>RW</td>
                            <td>Pad 34 high order drive strength selection. Used in conjunction with PAD34STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD33_SR</td>
                            <td>RW</td>
                            <td>Pad 35 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD33_DS1</td>
                            <td>RW</td>
                            <td>Pad 33 high order drive strength selection. Used in conjunction with PAD33STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD32_SR</td>
                            <td>RW</td>
                            <td>Pad 35 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD32_DS1</td>
                            <td>RW</td>
                            <td>Pad 32 high order drive strength selection. Used in conjunction with PAD32STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGJ" class="panel-title">ALTPADCFGJ - Alternate Pad Configuration J (Pads 39-36)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001011C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [39:36]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD39_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD39_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD38_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD38_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD37_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD37_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD36_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD36_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD39_SR</td>
                            <td>RW</td>
                            <td>Pad 39 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD39_DS1</td>
                            <td>RW</td>
                            <td>Pad 39 high order drive strength selection. Used in conjunction with PAD39STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD38_SR</td>
                            <td>RW</td>
                            <td>Pad 39 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD38_DS1</td>
                            <td>RW</td>
                            <td>Pad 38 high order drive strength selection. Used in conjunction with PAD38STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD37_SR</td>
                            <td>RW</td>
                            <td>Pad 39 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD37_DS1</td>
                            <td>RW</td>
                            <td>Pad 37 high order drive strength selection. Used in conjunction with PAD37STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD36_SR</td>
                            <td>RW</td>
                            <td>Pad 39 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD36_DS1</td>
                            <td>RW</td>
                            <td>Pad 36 high order drive strength selection. Used in conjunction with PAD36STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGK" class="panel-title">ALTPADCFGK - Alternate Pad Configuration K (Pads 43-40)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010120</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [43:40]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD43_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD43_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD42_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD42_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD41_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD41_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD40_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD40_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD43_SR</td>
                            <td>RW</td>
                            <td>Pad 43 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD43_DS1</td>
                            <td>RW</td>
                            <td>Pad 43 high order drive strength selection. Used in conjunction with PAD43STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD42_SR</td>
                            <td>RW</td>
                            <td>Pad 43 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD42_DS1</td>
                            <td>RW</td>
                            <td>Pad 42 high order drive strength selection. Used in conjunction with PAD42STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD41_SR</td>
                            <td>RW</td>
                            <td>Pad 43 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD41_DS1</td>
                            <td>RW</td>
                            <td>Pad 41 high order drive strength selection. Used in conjunction with PAD41STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD40_SR</td>
                            <td>RW</td>
                            <td>Pad 43 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD40_DS1</td>
                            <td>RW</td>
                            <td>Pad 40 high order drive strength selection. Used in conjunction with PAD40STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGL" class="panel-title">ALTPADCFGL - Alternate Pad Configuration L (Pads 47-44)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010124</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [47:44]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD47_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD47_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD46_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD46_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD45_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD45_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD44_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD44_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD47_SR</td>
                            <td>RW</td>
                            <td>Pad 47 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD47_DS1</td>
                            <td>RW</td>
                            <td>Pad 47 high order drive strength selection. Used in conjunction with PAD47STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD46_SR</td>
                            <td>RW</td>
                            <td>Pad 47 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD46_DS1</td>
                            <td>RW</td>
                            <td>Pad 46 high order drive strength selection. Used in conjunction with PAD46STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD45_SR</td>
                            <td>RW</td>
                            <td>Pad 47 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD45_DS1</td>
                            <td>RW</td>
                            <td>Pad 45 high order drive strength selection. Used in conjunction with PAD45STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD44_SR</td>
                            <td>RW</td>
                            <td>Pad 47 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD44_DS1</td>
                            <td>RW</td>
                            <td>Pad 44 high order drive strength selection. Used in conjunction with PAD44STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGM" class="panel-title">ALTPADCFGM - Alternate Pad Configuration M (Pads 51-48)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010128</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [51:48]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD51_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD51_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD50_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD50_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD49_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD49_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD48_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD48_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD51_SR</td>
                            <td>RW</td>
                            <td>Pad 51 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD51_DS1</td>
                            <td>RW</td>
                            <td>Pad 51 high order drive strength selection. Used in conjunction with PAD51STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD50_SR</td>
                            <td>RW</td>
                            <td>Pad 51 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD50_DS1</td>
                            <td>RW</td>
                            <td>Pad 50 high order drive strength selection. Used in conjunction with PAD50STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD49_SR</td>
                            <td>RW</td>
                            <td>Pad 51 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD49_DS1</td>
                            <td>RW</td>
                            <td>Pad 49 high order drive strength selection. Used in conjunction with PAD49STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD48_SR</td>
                            <td>RW</td>
                            <td>Pad 51 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD48_DS1</td>
                            <td>RW</td>
                            <td>Pad 48 high order drive strength selection. Used in conjunction with PAD48STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGN" class="panel-title">ALTPADCFGN - Alternate Pad Configuration N (Pads 55-52)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001012C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [55:52]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD55_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD55_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD54_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD54_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD53_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD53_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD52_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD52_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD55_SR</td>
                            <td>RW</td>
                            <td>Pad 55 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD55_DS1</td>
                            <td>RW</td>
                            <td>Pad 55 high order drive strength selection. Used in conjunction with PAD55STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD54_SR</td>
                            <td>RW</td>
                            <td>Pad 55 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD54_DS1</td>
                            <td>RW</td>
                            <td>Pad 54 high order drive strength selection. Used in conjunction with PAD54STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD53_SR</td>
                            <td>RW</td>
                            <td>Pad 55 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD53_DS1</td>
                            <td>RW</td>
                            <td>Pad 53 high order drive strength selection. Used in conjunction with PAD53STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD52_SR</td>
                            <td>RW</td>
                            <td>Pad 55 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD52_DS1</td>
                            <td>RW</td>
                            <td>Pad 52 high order drive strength selection. Used in conjunction with PAD52STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGO" class="panel-title">ALTPADCFGO - Alternate Pad Configuration O (Pads 59-56)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010130</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [59:56]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD59_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD59_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD58_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD58_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD57_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD57_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD56_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD56_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD59_SR</td>
                            <td>RW</td>
                            <td>Pad 59 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD59_DS1</td>
                            <td>RW</td>
                            <td>Pad 59 high order drive strength selection. Used in conjunction with PAD59STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD58_SR</td>
                            <td>RW</td>
                            <td>Pad 59 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD58_DS1</td>
                            <td>RW</td>
                            <td>Pad 58 high order drive strength selection. Used in conjunction with PAD58STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD57_SR</td>
                            <td>RW</td>
                            <td>Pad 59 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD57_DS1</td>
                            <td>RW</td>
                            <td>Pad 57 high order drive strength selection. Used in conjunction with PAD57STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD56_SR</td>
                            <td>RW</td>
                            <td>Pad 59 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD56_DS1</td>
                            <td>RW</td>
                            <td>Pad 56 high order drive strength selection. Used in conjunction with PAD56STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGP" class="panel-title">ALTPADCFGP - Alternate Pad Configuration P (Pads 63-60)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010134</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [63:60]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD63_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD63_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD62_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD62_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD61_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD61_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD60_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD60_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD63_SR</td>
                            <td>RW</td>
                            <td>Pad 63 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD63_DS1</td>
                            <td>RW</td>
                            <td>Pad 63 high order drive strength selection. Used in conjunction with PAD63STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD62_SR</td>
                            <td>RW</td>
                            <td>Pad 63 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD62_DS1</td>
                            <td>RW</td>
                            <td>Pad 62 high order drive strength selection. Used in conjunction with PAD62STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD61_SR</td>
                            <td>RW</td>
                            <td>Pad 63 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD61_DS1</td>
                            <td>RW</td>
                            <td>Pad 61 high order drive strength selection. Used in conjunction with PAD61STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD60_SR</td>
                            <td>RW</td>
                            <td>Pad 63 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD60_DS1</td>
                            <td>RW</td>
                            <td>Pad 60 high order drive strength selection. Used in conjunction with PAD60STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGQ" class="panel-title">ALTPADCFGQ - Alternate Pad Configuration Q (Pads 67-64)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010138</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [67:64]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD67_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD67_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD66_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD66_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD65_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD65_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD64_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD64_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD67_SR</td>
                            <td>RW</td>
                            <td>Pad 67 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD67_DS1</td>
                            <td>RW</td>
                            <td>Pad 67 high order drive strength selection. Used in conjunction with PAD67STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD66_SR</td>
                            <td>RW</td>
                            <td>Pad 67 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD66_DS1</td>
                            <td>RW</td>
                            <td>Pad 66 high order drive strength selection. Used in conjunction with PAD66STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD65_SR</td>
                            <td>RW</td>
                            <td>Pad 67 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD65_DS1</td>
                            <td>RW</td>
                            <td>Pad 65 high order drive strength selection. Used in conjunction with PAD65STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD64_SR</td>
                            <td>RW</td>
                            <td>Pad 67 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD64_DS1</td>
                            <td>RW</td>
                            <td>Pad 64 high order drive strength selection. Used in conjunction with PAD64STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGR" class="panel-title">ALTPADCFGR - Alternate Pad Configuration R (Pads 71-68)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001013C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [71:68]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD71_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD71_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD70_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD70_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD69_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD69_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD68_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD68_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PAD71_SR</td>
                            <td>RW</td>
                            <td>Pad 71 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>27:25</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PAD71_DS1</td>
                            <td>RW</td>
                            <td>Pad 71 high order drive strength selection. Used in conjunction with PAD71STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PAD70_SR</td>
                            <td>RW</td>
                            <td>Pad 71 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PAD70_DS1</td>
                            <td>RW</td>
                            <td>Pad 70 high order drive strength selection. Used in conjunction with PAD70STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD69_SR</td>
                            <td>RW</td>
                            <td>Pad 71 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD69_DS1</td>
                            <td>RW</td>
                            <td>Pad 69 high order drive strength selection. Used in conjunction with PAD69STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD68_SR</td>
                            <td>RW</td>
                            <td>Pad 71 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD68_DS1</td>
                            <td>RW</td>
                            <td>Pad 68 high order drive strength selection. Used in conjunction with PAD68STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ALTPADCFGS" class="panel-title">ALTPADCFGS - Alternate Pad Configuration S (Pads 73-72)</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010140</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register has additional configuration control for pads [73:72]</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD73_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD73_DS1
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD72_SR
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PAD72_DS1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PAD73_SR</td>
                            <td>RW</td>
                            <td>Pad 73 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PAD73_DS1</td>
                            <td>RW</td>
                            <td>Pad 73 high order drive strength selection. Used in conjunction with PAD73STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PAD72_SR</td>
                            <td>RW</td>
                            <td>Pad 72 slew rate selection.<br><br>
                                 SR_EN                = 0x1 - Enables Slew rate control on pad</td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PAD72_DS1</td>
                            <td>RW</td>
                            <td>Pad 72 high order drive strength selection. Used in conjunction with PAD72STRNG field to set the pad drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCDET" class="panel-title">SCDET - SCARD Card Detect select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010144</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SCARD card detect select.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="7">SCDET
                                <br>0x7f</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:7</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>SCDET</td>
                            <td>RW</td>
                            <td>SCARD card detect pad select.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CTENCFG" class="panel-title">CTENCFG - Counter/Timer Enable Config</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010148</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Pad enable configuration.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">EN31
                                <br>0x1</td>

                            <td align="center" colspan="1">EN30
                                <br>0x1</td>

                            <td align="center" colspan="1">EN29
                                <br>0x1</td>

                            <td align="center" colspan="1">EN28
                                <br>0x1</td>

                            <td align="center" colspan="1">EN27
                                <br>0x1</td>

                            <td align="center" colspan="1">EN26
                                <br>0x1</td>

                            <td align="center" colspan="1">EN25
                                <br>0x1</td>

                            <td align="center" colspan="1">EN24
                                <br>0x1</td>

                            <td align="center" colspan="1">EN23
                                <br>0x1</td>

                            <td align="center" colspan="1">EN22
                                <br>0x1</td>

                            <td align="center" colspan="1">EN21
                                <br>0x1</td>

                            <td align="center" colspan="1">EN20
                                <br>0x1</td>

                            <td align="center" colspan="1">EN19
                                <br>0x1</td>

                            <td align="center" colspan="1">EN18
                                <br>0x1</td>

                            <td align="center" colspan="1">EN17
                                <br>0x1</td>

                            <td align="center" colspan="1">EN16
                                <br>0x1</td>

                            <td align="center" colspan="1">EN15
                                <br>0x1</td>

                            <td align="center" colspan="1">EN14
                                <br>0x1</td>

                            <td align="center" colspan="1">EN13
                                <br>0x1</td>

                            <td align="center" colspan="1">EN12
                                <br>0x1</td>

                            <td align="center" colspan="1">EN11
                                <br>0x1</td>

                            <td align="center" colspan="1">EN10
                                <br>0x1</td>

                            <td align="center" colspan="1">EN9
                                <br>0x1</td>

                            <td align="center" colspan="1">EN8
                                <br>0x1</td>

                            <td align="center" colspan="1">EN7
                                <br>0x1</td>

                            <td align="center" colspan="1">EN6
                                <br>0x1</td>

                            <td align="center" colspan="1">EN5
                                <br>0x1</td>

                            <td align="center" colspan="1">EN4
                                <br>0x1</td>

                            <td align="center" colspan="1">EN3
                                <br>0x1</td>

                            <td align="center" colspan="1">EN2
                                <br>0x1</td>

                            <td align="center" colspan="1">EN1
                                <br>0x1</td>

                            <td align="center" colspan="1">EN0
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>EN31</td>
                            <td>RW</td>
                            <td>CT31 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT31 for output<br>
                             EN                   = 0x0 - Enable CT31 for output</td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>EN30</td>
                            <td>RW</td>
                            <td>CT30 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT30 for output<br>
                             EN                   = 0x0 - Enable CT30 for output</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>EN29</td>
                            <td>RW</td>
                            <td>CT29 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT29 for output<br>
                             EN                   = 0x0 - Enable CT29 for output</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>EN28</td>
                            <td>RW</td>
                            <td>CT28 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT28 for output<br>
                             EN                   = 0x0 - Enable CT28 for output</td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>EN27</td>
                            <td>RW</td>
                            <td>CT27 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT27 for output<br>
                             EN                   = 0x0 - Enable CT27 for output</td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>EN26</td>
                            <td>RW</td>
                            <td>CT26 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT26 for output<br>
                             EN                   = 0x0 - Enable CT26 for output</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>EN25</td>
                            <td>RW</td>
                            <td>CT25 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT25 for output<br>
                             EN                   = 0x0 - Enable CT25 for output</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>EN24</td>
                            <td>RW</td>
                            <td>CT24 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT24 for output<br>
                             EN                   = 0x0 - Enable CT24 for output</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>EN23</td>
                            <td>RW</td>
                            <td>CT23 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT23 for output<br>
                             EN                   = 0x0 - Enable CT23 for output</td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>EN22</td>
                            <td>RW</td>
                            <td>CT22 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT22 for output<br>
                             EN                   = 0x0 - Enable CT22 for output</td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>EN21</td>
                            <td>RW</td>
                            <td>CT21 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT21 for output<br>
                             EN                   = 0x0 - Enable CT21 for output</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>EN20</td>
                            <td>RW</td>
                            <td>CT20 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT20 for output<br>
                             EN                   = 0x0 - Enable CT20 for output</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>EN19</td>
                            <td>RW</td>
                            <td>CT19 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT19 for output<br>
                             EN                   = 0x0 - Enable CT19 for output</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>EN18</td>
                            <td>RW</td>
                            <td>CT18 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT18 for output<br>
                             EN                   = 0x0 - Enable CT18 for output</td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>EN17</td>
                            <td>RW</td>
                            <td>CT17 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT17 for output<br>
                             EN                   = 0x0 - Enable CT17 for output</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>EN16</td>
                            <td>RW</td>
                            <td>CT16 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT16 for output<br>
                             EN                   = 0x0 - Enable CT16 for output</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>EN15</td>
                            <td>RW</td>
                            <td>CT15 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT15 for output<br>
                             EN                   = 0x0 - Enable CT15 for output</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>EN14</td>
                            <td>RW</td>
                            <td>CT14 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT14 for output<br>
                             EN                   = 0x0 - Enable CT14 for output</td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>EN13</td>
                            <td>RW</td>
                            <td>CT13 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT13 for output<br>
                             EN                   = 0x0 - Enable CT13 for output</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>EN12</td>
                            <td>RW</td>
                            <td>CT12 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT12 for output<br>
                             EN                   = 0x0 - Enable CT12 for output</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>EN11</td>
                            <td>RW</td>
                            <td>CT11 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT11 for output<br>
                             EN                   = 0x0 - Enable CT11 for output</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>EN10</td>
                            <td>RW</td>
                            <td>CT10 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT10 for output<br>
                             EN                   = 0x0 - Enable CT10 for output</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>EN9</td>
                            <td>RW</td>
                            <td>CT9 Enable<br><br>
                                 DIS                  = 0x0 - Disable CT9 for output<br>
                             EN                   = 0x0 - Enable CT9 for output</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>EN8</td>
                            <td>RW</td>
                            <td>CT8 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT8 for output<br>
                             EN                   = 0x0 - Enable CT8 for output</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>EN7</td>
                            <td>RW</td>
                            <td>CT7 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT7 for output<br>
                             EN                   = 0x0 - Enable CT7 for output</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>EN6</td>
                            <td>RW</td>
                            <td>CT6 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT6 for output<br>
                             EN                   = 0x0 - Enable CT6 for output</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>EN5</td>
                            <td>RW</td>
                            <td>CT5 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT5 for output<br>
                             EN                   = 0x0 - Enable CT5 for output</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>EN4</td>
                            <td>RW</td>
                            <td>CT4 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT4 for output<br>
                             EN                   = 0x0 - Enable CT4 for output</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>EN3</td>
                            <td>RW</td>
                            <td>CT3 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT3 for output<br>
                             EN                   = 0x0 - Enable CT3 for output</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>EN2</td>
                            <td>RW</td>
                            <td>CT2 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT2 for output<br>
                             EN                   = 0x0 - Enable CT2 for output</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>EN1</td>
                            <td>RW</td>
                            <td>CT1 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT1 for output<br>
                             EN                   = 0x0 - Enable CT1 for output</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>EN0</td>
                            <td>RW</td>
                            <td>CT0 Enable<br><br>
                                 DIS                  = 0x1 - Disable CT0 for output<br>
                             EN                   = 0x0 - Enable CT0 for output</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT0EN" class="panel-title">INT0EN - GPIO Interrupts 31-0: Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010200</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Set bits in this register to allow this module to generate the corresponding interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO31
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO23
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO15
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO7
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO31</td>
                            <td>RW</td>
                            <td>GPIO31 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO30</td>
                            <td>RW</td>
                            <td>GPIO30 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO29</td>
                            <td>RW</td>
                            <td>GPIO29 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO28</td>
                            <td>RW</td>
                            <td>GPIO28 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO27</td>
                            <td>RW</td>
                            <td>GPIO27 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO26</td>
                            <td>RW</td>
                            <td>GPIO26 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO25</td>
                            <td>RW</td>
                            <td>GPIO25 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO24</td>
                            <td>RW</td>
                            <td>GPIO24 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO23</td>
                            <td>RW</td>
                            <td>GPIO23 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO22</td>
                            <td>RW</td>
                            <td>GPIO22 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO21</td>
                            <td>RW</td>
                            <td>GPIO21 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO20</td>
                            <td>RW</td>
                            <td>GPIO20 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO19</td>
                            <td>RW</td>
                            <td>GPIO19 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO18</td>
                            <td>RW</td>
                            <td>GPIO18interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO17</td>
                            <td>RW</td>
                            <td>GPIO17 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO16</td>
                            <td>RW</td>
                            <td>GPIO16 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO15</td>
                            <td>RW</td>
                            <td>GPIO15 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO14</td>
                            <td>RW</td>
                            <td>GPIO14 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO13</td>
                            <td>RW</td>
                            <td>GPIO13 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO12</td>
                            <td>RW</td>
                            <td>GPIO12 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO11</td>
                            <td>RW</td>
                            <td>GPIO11 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO10</td>
                            <td>RW</td>
                            <td>GPIO10 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO9</td>
                            <td>RW</td>
                            <td>GPIO9 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO8</td>
                            <td>RW</td>
                            <td>GPIO8 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO7</td>
                            <td>RW</td>
                            <td>GPIO7 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO6</td>
                            <td>RW</td>
                            <td>GPIO6 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO5</td>
                            <td>RW</td>
                            <td>GPIO5 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO4</td>
                            <td>RW</td>
                            <td>GPIO4 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO3</td>
                            <td>RW</td>
                            <td>GPIO3 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO2</td>
                            <td>RW</td>
                            <td>GPIO2 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO1</td>
                            <td>RW</td>
                            <td>GPIO1 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO0</td>
                            <td>RW</td>
                            <td>GPIO0 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT0STAT" class="panel-title">INT0STAT - GPIO Interrupts 31-0: Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010204</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read bits from this register to discover the cause of a recent interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO31
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO23
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO15
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO7
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO31</td>
                            <td>RW</td>
                            <td>GPIO31 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO30</td>
                            <td>RW</td>
                            <td>GPIO30 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO29</td>
                            <td>RW</td>
                            <td>GPIO29 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO28</td>
                            <td>RW</td>
                            <td>GPIO28 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO27</td>
                            <td>RW</td>
                            <td>GPIO27 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO26</td>
                            <td>RW</td>
                            <td>GPIO26 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO25</td>
                            <td>RW</td>
                            <td>GPIO25 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO24</td>
                            <td>RW</td>
                            <td>GPIO24 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO23</td>
                            <td>RW</td>
                            <td>GPIO23 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO22</td>
                            <td>RW</td>
                            <td>GPIO22 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO21</td>
                            <td>RW</td>
                            <td>GPIO21 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO20</td>
                            <td>RW</td>
                            <td>GPIO20 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO19</td>
                            <td>RW</td>
                            <td>GPIO19 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO18</td>
                            <td>RW</td>
                            <td>GPIO18interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO17</td>
                            <td>RW</td>
                            <td>GPIO17 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO16</td>
                            <td>RW</td>
                            <td>GPIO16 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO15</td>
                            <td>RW</td>
                            <td>GPIO15 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO14</td>
                            <td>RW</td>
                            <td>GPIO14 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO13</td>
                            <td>RW</td>
                            <td>GPIO13 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO12</td>
                            <td>RW</td>
                            <td>GPIO12 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO11</td>
                            <td>RW</td>
                            <td>GPIO11 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO10</td>
                            <td>RW</td>
                            <td>GPIO10 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO9</td>
                            <td>RW</td>
                            <td>GPIO9 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO8</td>
                            <td>RW</td>
                            <td>GPIO8 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO7</td>
                            <td>RW</td>
                            <td>GPIO7 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO6</td>
                            <td>RW</td>
                            <td>GPIO6 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO5</td>
                            <td>RW</td>
                            <td>GPIO5 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO4</td>
                            <td>RW</td>
                            <td>GPIO4 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO3</td>
                            <td>RW</td>
                            <td>GPIO3 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO2</td>
                            <td>RW</td>
                            <td>GPIO2 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO1</td>
                            <td>RW</td>
                            <td>GPIO1 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO0</td>
                            <td>RW</td>
                            <td>GPIO0 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT0CLR" class="panel-title">INT0CLR - GPIO Interrupts 31-0: Clear</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010208</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to clear the interrupt status associated with that bit.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO31
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO23
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO15
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO7
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO31</td>
                            <td>RW</td>
                            <td>GPIO31 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO30</td>
                            <td>RW</td>
                            <td>GPIO30 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO29</td>
                            <td>RW</td>
                            <td>GPIO29 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO28</td>
                            <td>RW</td>
                            <td>GPIO28 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO27</td>
                            <td>RW</td>
                            <td>GPIO27 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO26</td>
                            <td>RW</td>
                            <td>GPIO26 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO25</td>
                            <td>RW</td>
                            <td>GPIO25 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO24</td>
                            <td>RW</td>
                            <td>GPIO24 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO23</td>
                            <td>RW</td>
                            <td>GPIO23 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO22</td>
                            <td>RW</td>
                            <td>GPIO22 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO21</td>
                            <td>RW</td>
                            <td>GPIO21 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO20</td>
                            <td>RW</td>
                            <td>GPIO20 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO19</td>
                            <td>RW</td>
                            <td>GPIO19 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO18</td>
                            <td>RW</td>
                            <td>GPIO18interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO17</td>
                            <td>RW</td>
                            <td>GPIO17 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO16</td>
                            <td>RW</td>
                            <td>GPIO16 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO15</td>
                            <td>RW</td>
                            <td>GPIO15 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO14</td>
                            <td>RW</td>
                            <td>GPIO14 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO13</td>
                            <td>RW</td>
                            <td>GPIO13 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO12</td>
                            <td>RW</td>
                            <td>GPIO12 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO11</td>
                            <td>RW</td>
                            <td>GPIO11 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO10</td>
                            <td>RW</td>
                            <td>GPIO10 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO9</td>
                            <td>RW</td>
                            <td>GPIO9 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO8</td>
                            <td>RW</td>
                            <td>GPIO8 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO7</td>
                            <td>RW</td>
                            <td>GPIO7 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO6</td>
                            <td>RW</td>
                            <td>GPIO6 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO5</td>
                            <td>RW</td>
                            <td>GPIO5 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO4</td>
                            <td>RW</td>
                            <td>GPIO4 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO3</td>
                            <td>RW</td>
                            <td>GPIO3 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO2</td>
                            <td>RW</td>
                            <td>GPIO2 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO1</td>
                            <td>RW</td>
                            <td>GPIO1 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO0</td>
                            <td>RW</td>
                            <td>GPIO0 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT0SET" class="panel-title">INT0SET - GPIO Interrupts 31-0: Set</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001020C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO31
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO30
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO29
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO28
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO27
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO26
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO25
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO24
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO23
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO22
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO21
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO20
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO19
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO18
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO17
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO16
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO15
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO14
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO13
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO12
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO11
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO10
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO9
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO8
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO7
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO6
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO5
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO4
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO3
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO2
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO1
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO31</td>
                            <td>RW</td>
                            <td>GPIO31 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO30</td>
                            <td>RW</td>
                            <td>GPIO30 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO29</td>
                            <td>RW</td>
                            <td>GPIO29 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO28</td>
                            <td>RW</td>
                            <td>GPIO28 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO27</td>
                            <td>RW</td>
                            <td>GPIO27 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO26</td>
                            <td>RW</td>
                            <td>GPIO26 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO25</td>
                            <td>RW</td>
                            <td>GPIO25 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO24</td>
                            <td>RW</td>
                            <td>GPIO24 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO23</td>
                            <td>RW</td>
                            <td>GPIO23 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO22</td>
                            <td>RW</td>
                            <td>GPIO22 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO21</td>
                            <td>RW</td>
                            <td>GPIO21 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO20</td>
                            <td>RW</td>
                            <td>GPIO20 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO19</td>
                            <td>RW</td>
                            <td>GPIO19 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO18</td>
                            <td>RW</td>
                            <td>GPIO18interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO17</td>
                            <td>RW</td>
                            <td>GPIO17 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO16</td>
                            <td>RW</td>
                            <td>GPIO16 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO15</td>
                            <td>RW</td>
                            <td>GPIO15 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO14</td>
                            <td>RW</td>
                            <td>GPIO14 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO13</td>
                            <td>RW</td>
                            <td>GPIO13 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO12</td>
                            <td>RW</td>
                            <td>GPIO12 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO11</td>
                            <td>RW</td>
                            <td>GPIO11 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO10</td>
                            <td>RW</td>
                            <td>GPIO10 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO9</td>
                            <td>RW</td>
                            <td>GPIO9 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO8</td>
                            <td>RW</td>
                            <td>GPIO8 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO7</td>
                            <td>RW</td>
                            <td>GPIO7 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO6</td>
                            <td>RW</td>
                            <td>GPIO6 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO5</td>
                            <td>RW</td>
                            <td>GPIO5 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO4</td>
                            <td>RW</td>
                            <td>GPIO4 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO3</td>
                            <td>RW</td>
                            <td>GPIO3 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO2</td>
                            <td>RW</td>
                            <td>GPIO2 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO1</td>
                            <td>RW</td>
                            <td>GPIO1 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO0</td>
                            <td>RW</td>
                            <td>GPIO0 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT1EN" class="panel-title">INT1EN - GPIO Interrupts 63-32: Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010220</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Set bits in this register to allow this module to generate the corresponding interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO63
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO55
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO47
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO39
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO63</td>
                            <td>RW</td>
                            <td>GPIO63 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO62</td>
                            <td>RW</td>
                            <td>GPIO62 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO61</td>
                            <td>RW</td>
                            <td>GPIO61 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO60</td>
                            <td>RW</td>
                            <td>GPIO60 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO59</td>
                            <td>RW</td>
                            <td>GPIO59 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO58</td>
                            <td>RW</td>
                            <td>GPIO58 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO57</td>
                            <td>RW</td>
                            <td>GPIO57 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO56</td>
                            <td>RW</td>
                            <td>GPIO56 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO55</td>
                            <td>RW</td>
                            <td>GPIO55 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO54</td>
                            <td>RW</td>
                            <td>GPIO54 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO53</td>
                            <td>RW</td>
                            <td>GPIO53 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO52</td>
                            <td>RW</td>
                            <td>GPIO52 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO51</td>
                            <td>RW</td>
                            <td>GPIO51 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO50</td>
                            <td>RW</td>
                            <td>GPIO50 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO49</td>
                            <td>RW</td>
                            <td>GPIO49 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO48</td>
                            <td>RW</td>
                            <td>GPIO48 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO47</td>
                            <td>RW</td>
                            <td>GPIO47 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO46</td>
                            <td>RW</td>
                            <td>GPIO46 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO45</td>
                            <td>RW</td>
                            <td>GPIO45 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO44</td>
                            <td>RW</td>
                            <td>GPIO44 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO43</td>
                            <td>RW</td>
                            <td>GPIO43 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO42</td>
                            <td>RW</td>
                            <td>GPIO42 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO41</td>
                            <td>RW</td>
                            <td>GPIO41 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO40</td>
                            <td>RW</td>
                            <td>GPIO40 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO39</td>
                            <td>RW</td>
                            <td>GPIO39 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO38</td>
                            <td>RW</td>
                            <td>GPIO38 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO37</td>
                            <td>RW</td>
                            <td>GPIO37 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO36</td>
                            <td>RW</td>
                            <td>GPIO36 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO35</td>
                            <td>RW</td>
                            <td>GPIO35 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO34</td>
                            <td>RW</td>
                            <td>GPIO34 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO33</td>
                            <td>RW</td>
                            <td>GPIO33 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO32</td>
                            <td>RW</td>
                            <td>GPIO32 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT1STAT" class="panel-title">INT1STAT - GPIO Interrupts 63-32: Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010224</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read bits from this register to discover the cause of a recent interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO63
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO55
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO47
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO39
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO63</td>
                            <td>RW</td>
                            <td>GPIO63 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO62</td>
                            <td>RW</td>
                            <td>GPIO62 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO61</td>
                            <td>RW</td>
                            <td>GPIO61 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO60</td>
                            <td>RW</td>
                            <td>GPIO60 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO59</td>
                            <td>RW</td>
                            <td>GPIO59 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO58</td>
                            <td>RW</td>
                            <td>GPIO58 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO57</td>
                            <td>RW</td>
                            <td>GPIO57 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO56</td>
                            <td>RW</td>
                            <td>GPIO56 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO55</td>
                            <td>RW</td>
                            <td>GPIO55 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO54</td>
                            <td>RW</td>
                            <td>GPIO54 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO53</td>
                            <td>RW</td>
                            <td>GPIO53 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO52</td>
                            <td>RW</td>
                            <td>GPIO52 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO51</td>
                            <td>RW</td>
                            <td>GPIO51 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO50</td>
                            <td>RW</td>
                            <td>GPIO50 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO49</td>
                            <td>RW</td>
                            <td>GPIO49 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO48</td>
                            <td>RW</td>
                            <td>GPIO48 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO47</td>
                            <td>RW</td>
                            <td>GPIO47 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO46</td>
                            <td>RW</td>
                            <td>GPIO46 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO45</td>
                            <td>RW</td>
                            <td>GPIO45 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO44</td>
                            <td>RW</td>
                            <td>GPIO44 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO43</td>
                            <td>RW</td>
                            <td>GPIO43 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO42</td>
                            <td>RW</td>
                            <td>GPIO42 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO41</td>
                            <td>RW</td>
                            <td>GPIO41 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO40</td>
                            <td>RW</td>
                            <td>GPIO40 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO39</td>
                            <td>RW</td>
                            <td>GPIO39 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO38</td>
                            <td>RW</td>
                            <td>GPIO38 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO37</td>
                            <td>RW</td>
                            <td>GPIO37 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO36</td>
                            <td>RW</td>
                            <td>GPIO36 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO35</td>
                            <td>RW</td>
                            <td>GPIO35 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO34</td>
                            <td>RW</td>
                            <td>GPIO34 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO33</td>
                            <td>RW</td>
                            <td>GPIO33 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO32</td>
                            <td>RW</td>
                            <td>GPIO32 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT1CLR" class="panel-title">INT1CLR - GPIO Interrupts 63-32: Clear</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010228</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to clear the interrupt status associated with that bit.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO63
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO55
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO47
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO39
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO63</td>
                            <td>RW</td>
                            <td>GPIO63 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO62</td>
                            <td>RW</td>
                            <td>GPIO62 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO61</td>
                            <td>RW</td>
                            <td>GPIO61 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO60</td>
                            <td>RW</td>
                            <td>GPIO60 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO59</td>
                            <td>RW</td>
                            <td>GPIO59 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO58</td>
                            <td>RW</td>
                            <td>GPIO58 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO57</td>
                            <td>RW</td>
                            <td>GPIO57 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO56</td>
                            <td>RW</td>
                            <td>GPIO56 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO55</td>
                            <td>RW</td>
                            <td>GPIO55 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO54</td>
                            <td>RW</td>
                            <td>GPIO54 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO53</td>
                            <td>RW</td>
                            <td>GPIO53 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO52</td>
                            <td>RW</td>
                            <td>GPIO52 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO51</td>
                            <td>RW</td>
                            <td>GPIO51 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO50</td>
                            <td>RW</td>
                            <td>GPIO50 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO49</td>
                            <td>RW</td>
                            <td>GPIO49 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO48</td>
                            <td>RW</td>
                            <td>GPIO48 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO47</td>
                            <td>RW</td>
                            <td>GPIO47 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO46</td>
                            <td>RW</td>
                            <td>GPIO46 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO45</td>
                            <td>RW</td>
                            <td>GPIO45 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO44</td>
                            <td>RW</td>
                            <td>GPIO44 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO43</td>
                            <td>RW</td>
                            <td>GPIO43 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO42</td>
                            <td>RW</td>
                            <td>GPIO42 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO41</td>
                            <td>RW</td>
                            <td>GPIO41 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO40</td>
                            <td>RW</td>
                            <td>GPIO40 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO39</td>
                            <td>RW</td>
                            <td>GPIO39 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO38</td>
                            <td>RW</td>
                            <td>GPIO38 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO37</td>
                            <td>RW</td>
                            <td>GPIO37 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO36</td>
                            <td>RW</td>
                            <td>GPIO36 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO35</td>
                            <td>RW</td>
                            <td>GPIO35 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO34</td>
                            <td>RW</td>
                            <td>GPIO34 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO33</td>
                            <td>RW</td>
                            <td>GPIO33 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO32</td>
                            <td>RW</td>
                            <td>GPIO32 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT1SET" class="panel-title">INT1SET - GPIO Interrupts 63-32: Set</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001022C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">GPIO63
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO62
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO61
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO60
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO59
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO58
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO57
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO56
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO55
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO54
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO53
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO52
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO51
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO50
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO49
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO48
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO47
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO46
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO45
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO44
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO43
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO42
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO41
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO40
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO39
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO38
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO37
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO36
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO35
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO34
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO33
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO32
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>GPIO63</td>
                            <td>RW</td>
                            <td>GPIO63 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GPIO62</td>
                            <td>RW</td>
                            <td>GPIO62 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>GPIO61</td>
                            <td>RW</td>
                            <td>GPIO61 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>GPIO60</td>
                            <td>RW</td>
                            <td>GPIO60 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>GPIO59</td>
                            <td>RW</td>
                            <td>GPIO59 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>GPIO58</td>
                            <td>RW</td>
                            <td>GPIO58 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>GPIO57</td>
                            <td>RW</td>
                            <td>GPIO57 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>GPIO56</td>
                            <td>RW</td>
                            <td>GPIO56 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>GPIO55</td>
                            <td>RW</td>
                            <td>GPIO55 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>GPIO54</td>
                            <td>RW</td>
                            <td>GPIO54 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>GPIO53</td>
                            <td>RW</td>
                            <td>GPIO53 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GPIO52</td>
                            <td>RW</td>
                            <td>GPIO52 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GPIO51</td>
                            <td>RW</td>
                            <td>GPIO51 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>GPIO50</td>
                            <td>RW</td>
                            <td>GPIO50 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>GPIO49</td>
                            <td>RW</td>
                            <td>GPIO49 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>GPIO48</td>
                            <td>RW</td>
                            <td>GPIO48 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>GPIO47</td>
                            <td>RW</td>
                            <td>GPIO47 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>GPIO46</td>
                            <td>RW</td>
                            <td>GPIO46 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>GPIO45</td>
                            <td>RW</td>
                            <td>GPIO45 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>GPIO44</td>
                            <td>RW</td>
                            <td>GPIO44 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>GPIO43</td>
                            <td>RW</td>
                            <td>GPIO43 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>GPIO42</td>
                            <td>RW</td>
                            <td>GPIO42 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO41</td>
                            <td>RW</td>
                            <td>GPIO41 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO40</td>
                            <td>RW</td>
                            <td>GPIO40 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO39</td>
                            <td>RW</td>
                            <td>GPIO39 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO38</td>
                            <td>RW</td>
                            <td>GPIO38 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO37</td>
                            <td>RW</td>
                            <td>GPIO37 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO36</td>
                            <td>RW</td>
                            <td>GPIO36 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO35</td>
                            <td>RW</td>
                            <td>GPIO35 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO34</td>
                            <td>RW</td>
                            <td>GPIO34 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO33</td>
                            <td>RW</td>
                            <td>GPIO33 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO32</td>
                            <td>RW</td>
                            <td>GPIO32 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT2EN" class="panel-title">INT2EN - GPIO Interrupts 73-64: Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010240</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Set bits in this register to allow this module to generate the corresponding interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO71
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO73</td>
                            <td>RW</td>
                            <td>GPIO73 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO72</td>
                            <td>RW</td>
                            <td>GPIO72 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO71</td>
                            <td>RW</td>
                            <td>GPIO71 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO70</td>
                            <td>RW</td>
                            <td>GPIO70 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO69</td>
                            <td>RW</td>
                            <td>GPIO69 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO68</td>
                            <td>RW</td>
                            <td>GPIO68 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO67</td>
                            <td>RW</td>
                            <td>GPIO67 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO66</td>
                            <td>RW</td>
                            <td>GPIO66 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO65</td>
                            <td>RW</td>
                            <td>GPIO65 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO64</td>
                            <td>RW</td>
                            <td>GPIO64 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT2STAT" class="panel-title">INT2STAT - GPIO Interrupts 73-64: Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010244</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read bits from this register to discover the cause of a recent interrupt.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO71
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO73</td>
                            <td>RW</td>
                            <td>GPIO73 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO72</td>
                            <td>RW</td>
                            <td>GPIO72 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO71</td>
                            <td>RW</td>
                            <td>GPIO71 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO70</td>
                            <td>RW</td>
                            <td>GPIO70 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO69</td>
                            <td>RW</td>
                            <td>GPIO69 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO68</td>
                            <td>RW</td>
                            <td>GPIO68 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO67</td>
                            <td>RW</td>
                            <td>GPIO67 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO66</td>
                            <td>RW</td>
                            <td>GPIO66 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO65</td>
                            <td>RW</td>
                            <td>GPIO65 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO64</td>
                            <td>RW</td>
                            <td>GPIO64 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT2CLR" class="panel-title">INT2CLR - GPIO Interrupts 73-64: Clear</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010248</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to clear the interrupt status associated with that bit.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO71
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO73</td>
                            <td>RW</td>
                            <td>GPIO73 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO72</td>
                            <td>RW</td>
                            <td>GPIO72 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO71</td>
                            <td>RW</td>
                            <td>GPIO71 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO70</td>
                            <td>RW</td>
                            <td>GPIO70 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO69</td>
                            <td>RW</td>
                            <td>GPIO69 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO68</td>
                            <td>RW</td>
                            <td>GPIO68 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO67</td>
                            <td>RW</td>
                            <td>GPIO67 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO66</td>
                            <td>RW</td>
                            <td>GPIO66 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO65</td>
                            <td>RW</td>
                            <td>GPIO65 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO64</td>
                            <td>RW</td>
                            <td>GPIO64 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="INT2SET" class="panel-title">INT2SET - GPIO Interrupts 73-64: Set</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4001024C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO73
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO72
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO71
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO70
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO69
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO68
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO67
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO66
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO65
                                <br>0x0</td>

                            <td align="center" colspan="1">GPIO64
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>GPIO73</td>
                            <td>RW</td>
                            <td>GPIO73 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>GPIO72</td>
                            <td>RW</td>
                            <td>GPIO72 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>GPIO71</td>
                            <td>RW</td>
                            <td>GPIO71 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>GPIO70</td>
                            <td>RW</td>
                            <td>GPIO70 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GPIO69</td>
                            <td>RW</td>
                            <td>GPIO69 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GPIO68</td>
                            <td>RW</td>
                            <td>GPIO68 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GPIO67</td>
                            <td>RW</td>
                            <td>GPIO67 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GPIO66</td>
                            <td>RW</td>
                            <td>GPIO66 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GPIO65</td>
                            <td>RW</td>
                            <td>GPIO65 interrupt.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GPIO64</td>
                            <td>RW</td>
                            <td>GPIO64 interrupt.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGCTRL" class="panel-title">DBGCTRL - Debug Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40010250</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Debug control for test purposes only</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK5
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK4
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK3
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK2
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK1
                                <br>0x0</td>

                            <td align="center" colspan="1">GCLK0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>GCLK5</td>
                            <td>RW</td>
                            <td>Gate IOM5 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>GCLK4</td>
                            <td>RW</td>
                            <td>Gate IOM4 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>GCLK3</td>
                            <td>RW</td>
                            <td>Gate IOM3 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>GCLK2</td>
                            <td>RW</td>
                            <td>Gate IOM2 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>GCLK1</td>
                            <td>RW</td>
                            <td>Gate IOM1 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GCLK0</td>
                            <td>RW</td>
                            <td>Gate IOM0 CLK in SPI mode, allowing external input clock<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2020&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

