Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 11 13:12:39 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_TDC_ZED_BOARD_methodology_drc_routed.rpt -pb top_TDC_ZED_BOARD_methodology_drc_routed.pb -rpx top_TDC_ZED_BOARD_methodology_drc_routed.rpx
| Design       : top_TDC_ZED_BOARD
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation          | 46         |
| TIMING-18 | Warning  | Missing input or output delay  | 10         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg_reg[0]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg_reg[4]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[20]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[22]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[44]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[45]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[16]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[17]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[12]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[13]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[14]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[15]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[39]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[42]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[0]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[2]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[5]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[7]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[10]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[18]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[19]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[11]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[8]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[9]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[1]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[3]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[4]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[6]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[32]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between SEN_FSM_reg[3]/C (clocked by clkOutBuf) and outReg1_reg[33]/CE (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -11.754 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[0]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -14.347 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[1]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -15.648 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[1]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -18.985 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[2]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -19.381 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[2]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -20.509 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[3]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -20.846 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[3]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -21.464 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[4]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -21.798 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[4]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -23.223 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[5]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -23.641 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[5]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -23.943 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[6]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -23.999 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[6]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -24.007 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[7]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -24.065 ns between tdc1_decode/tdc_input_buf_reg_reg[1]/C (clocked by clkOutBuf) and tdc1_decode/dec_reg_reg[7]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -8.880 ns between tdc_decode/tdc_input_buf_reg_reg[0]/C (clocked by clkOutBuf) and tdc_decode/dec_reg_reg[0]/D (clocked by clkOutBuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rx_TDC relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on trig relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on test_pin relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on tx relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 320 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


