Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,9697
design__instance__area,131012
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,3
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0056618289090693
power__switching__total,0.003284549806267023
power__leakage__total,0.000009332269655715209
power__total,0.00895571056753397
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3988514909018886
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3876577224506753
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0105250811045698
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.829197844968231
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.010525
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.958194
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,3
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5637148685179488
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5427450864580654
timing__hold__ws__corner:nom_slow_1p08V_125C,0.384605913558699
timing__setup__ws__corner:nom_slow_1p08V_125C,10.519867941187933
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.384606
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.519868
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,3
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4613159151918371
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.44632146464178263
timing__hold__ws__corner:nom_typ_1p20V_25C,0.15087553855532668
timing__setup__ws__corner:nom_typ_1p20V_25C,13.970304419831292
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.150876
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.970304
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3988514909018886
clock__skew__worst_setup,0.3876577224506753
timing__hold__ws,0.0105250811045698
timing__setup__ws,10.519867941187933
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.010525
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.519868
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,9697
design__instance__area__stdcell,131012
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.504211
design__instance__utilization__stdcell,0.504211
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:buffer,13
design__instance__area__class:buffer,108.864
design__instance__count__class:inverter,499
design__instance__area__class:inverter,2792.36
design__instance__count__class:sequential_cell,695
design__instance__area__class:sequential_cell,32786.2
design__instance__count__class:multi_input_combinational_cell,6137
design__instance__area__class:multi_input_combinational_cell,64612.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2110
design__instance__area__class:timing_repair_buffer,28818.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,345939
design__violations,0
design__instance__count__class:clock_buffer,128
design__instance__area__class:clock_buffer,1159.4
design__instance__count__class:clock_inverter,23
design__instance__area__class:clock_inverter,234.058
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,935
antenna__violating__nets,21
antenna__violating__pins,21
route__antenna_violation__count,21
antenna_diodes_count,92
design__instance__count__class:antenna_cell,92
design__instance__area__class:antenna_cell,500.774
route__net,10281
route__net__special,2
route__drc_errors__iter:0,12550
route__wirelength__iter:0,395337
route__drc_errors__iter:1,6684
route__wirelength__iter:1,391286
route__drc_errors__iter:2,6201
route__wirelength__iter:2,390281
route__drc_errors__iter:3,1303
route__wirelength__iter:3,387604
route__drc_errors__iter:4,297
route__wirelength__iter:4,387434
route__drc_errors__iter:5,92
route__wirelength__iter:5,387390
route__drc_errors__iter:6,24
route__wirelength__iter:6,387370
route__drc_errors__iter:7,4
route__wirelength__iter:7,387286
route__drc_errors__iter:8,0
route__wirelength__iter:8,387287
route__drc_errors,0
route__wirelength,387287
route__vias,75776
route__vias__singlecut,75776
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,1228.89
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,956
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,956
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,956
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,956
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000392274
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000043901
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000102027
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000043901
design_powergrid__voltage__worst,0.000043901
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.000043901
design_powergrid__drop__worst__net:VPWR,0.0000392274
design_powergrid__voltage__worst__net:VGND,0.000043901
design_powergrid__drop__worst__net:VGND,0.000043901
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000011800000000000000524818903613333276325647602789103984832763671875
ir__drop__worst,0.0000391999999999999973790930363204410014077438972890377044677734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
