\section{Verilog VHDL}


\subsection{Half-adderer}
\importimagewcaption{Verilog-Half-adder.png}{}
\importimagewcaptionw{Half-adderer.png}{}{1}
\begin{table}[h]
    \centering
    \begin{tabular}{|c|c|c|c|}
    \hline
    \(A\) & \(B\) & \(S\) & \(C\) \\
    \hline
    0 & 0 & 0 & 0 \\
    0 & 1 & 1 & 0 \\
    1 & 0 & 1 & 0 \\
    1 & 1 & 0 & 1 \\
    \hline
\end{tabular}
\caption{Truthtable for Half Adder}                 
\end{table}


\subsection{Adderer}
\importimagewcaption{Verilog-Adder.png}{}
\importimagewcaptionw{Test-Adder.png}{}{1}
\begin{table}[h]
    
    \begin{tabular}{|c|c|c|c|c|}
    \hline
    \(A\) & \(B\) & \(C_{\text{in}}\) & \(S\) & \(C_{\text{out}}\) \\
    \hline
    0 & 0 & 0 & 0 & 0 \\
    0 & 1 & 0 & 1 & 0 \\
    1 & 0 & 0 & 1 & 0 \\
    1 & 1 & 0 & 0 & 1 \\
    0 & 0 & 1 & 1 & 0 \\
    0 & 1 & 1 & 0 & 1 \\
    1 & 0 & 1 & 0 & 1 \\
    1 & 1 & 1 & 1 & 1 \\
    \hline
    \end{tabular}
    \caption{Sannhetstabell for Full Adder}
    \end{table}
    

\subsection{Mulitplikator}
\importimagewcaption{Test-Mulitplikator.png}{}
\begin{table}[h]
    \centering
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline
    \(A_1\) & \(A_0\) & \(B_1\) & \(B_0\) & \(C_3\) & \(C_2\) & \(C_1\) & \(C_0\) \\
    \hline
    0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
    0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
    0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
    0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
    0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
    0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 \\
    0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
    0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
    1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
    1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\
    1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\
    1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
    1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\
    1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
    1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
    1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 \\
    \hline
    \end{tabular}
    \caption{Sannhetstabell for 2-bit multiplikator}
    \end{table}
    
 