// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/31/2025 01:59:31"

// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Master_0|ATCONV|state.IDLE~feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Master_0|ATCONV|state.IDLE~q ;
wire \Master_0|ATCONV|addr_x~8_combout ;
wire \Master_0|ID_M[1]~2_combout ;
wire \Master_0|ATCONV|addr_x[0]~7_combout ;
wire \Master_0|ATCONV|cnt~3_combout ;
wire \Master_0|ATCONV|cnt~5_combout ;
wire \Master_0|ATCONV|Add0~0_combout ;
wire \Master_0|ATCONV|cnt~2_combout ;
wire \Master_0|ATCONV|Equal2~0_combout ;
wire \Master_0|ATCONV|cnt~4_combout ;
wire \Master_0|ATCONV|Equal3~0_combout ;
wire \Master_0|ATCONV|addr_x[0]~10_combout ;
wire \Master_0|ATCONV|addr_x[2]~2_combout ;
wire \Master_0|ATCONV|addr_x[1]~9_combout ;
wire \Master_0|ATCONV|addr_x[2]~6_combout ;
wire \Master_0|ATCONV|Add4~0_combout ;
wire \Master_0|ATCONV|addr_x[3]~11_combout ;
wire \Master_0|ATCONV|addr_x[4]~5_combout ;
wire \Master_0|ATCONV|addr_x[5]~3_combout ;
wire \Master_0|ATCONV|addr_x[5]~4_combout ;
wire \Master_0|ATCONV|addr_y[0]~0_combout ;
wire \Master_0|ATCONV|addr_y[0]~9_combout ;
wire \Master_0|ATCONV|Equal6~0_combout ;
wire \Master_0|ATCONV|addr_y~1_combout ;
wire \Master_0|ATCONV|addr_y[1]~8_combout ;
wire \Master_0|ATCONV|addr_y~5_combout ;
wire \Master_0|ATCONV|addr_y[2]~7_combout ;
wire \Master_0|ATCONV|Add2~2_combout ;
wire \Master_0|ATCONV|addr_y[3]~6_combout ;
wire \Master_0|ATCONV|addr_y[3]~2_combout ;
wire \Master_0|ATCONV|addr_y[4]~4_combout ;
wire \Master_0|ATCONV|addr_y[5]~3_combout ;
wire \Master_0|ATCONV|done~1_combout ;
wire \Master_0|ATCONV|done~0_combout ;
wire \Master_0|ATCONV|done~2_combout ;
wire \Master_0|ATCONV|done~3_combout ;
wire \Master_0|ATCONV|Selector0~0_combout ;
wire \Master_0|ATCONV|state.LAYER0~q ;
wire \Master_0|ATCONV|state.LAYER1~0_combout ;
wire \Master_0|ATCONV|state.LAYER1~q ;
wire \Master_0|ATCONV|done~4_combout ;
wire \Master_0|ATCONV|Selector2~0_combout ;
wire \Master_0|ATCONV|Selector15~0_combout ;
wire \Master_0|ATCONV|Selector3~0_combout ;
wire \Master_0|ADDR_M[0]~30_combout ;
wire \Master_0|ADDR_M[0]~31_combout ;
wire \Master_0|ATCONV|addr_s2[0]~11_combout ;
wire \Master_0|ADDR_M[0]~32_combout ;
wire \Master_0|ADDR_M[0]~33_combout ;
wire \Master_0|ID_M[0]~0_combout ;
wire \Master_0|ID_M[0]~1_combout ;
wire \u_BUS|Mux66~2_combout ;
wire \Master_0|ATCONV|Mux17~0_combout ;
wire \Master_0|ATCONV|Mux17~1_combout ;
wire \Master_0|ATCONV|done~5_combout ;
wire \Master_0|ATCONV|Add2~0_combout ;
wire \Master_0|ATCONV|LessThan1~0_combout ;
wire \Master_0|ATCONV|Equal6~1_combout ;
wire \Master_0|ATCONV|Mux35~0_combout ;
wire \Master_0|ATCONV|done~6_combout ;
wire \Master_0|ATCONV|addr_rom[0]~4_combout ;
wire \Master_0|ATCONV|Mux23~0_combout ;
wire \Master_0|ATCONV|Mux23~1_combout ;
wire \Master_0|ATCONV|addr_rom[0]~5_combout ;
wire \Master_0|ATCONV|addr_rom[0]~6_combout ;
wire \Master_0|ATCONV|addr_rom[0]~7_combout ;
wire \u_BUS|Mux60~0_combout ;
wire \u_BUS|Mux47~0_combout ;
wire \Master_0|ADDR_M[1]~117_combout ;
wire \Master_0|ADDR_M[1]~118_combout ;
wire \Master_0|ADDR_M[1]~121_combout ;
wire \Master_0|ADDR_M[1]~42_combout ;
wire \Master_0|ATCONV|Mux17~2_combout ;
wire \Master_0|ADDR_M[1]~43_combout ;
wire \Master_0|ADDR_M[1]~38_combout ;
wire \Master_0|ADDR_M[1]~35_combout ;
wire \Master_0|ADDR_M[1]~36_combout ;
wire \Master_0|ADDR_M[1]~37_combout ;
wire \Master_0|ADDR_M[1]~40_combout ;
wire \Master_0|ADDR_M[1]~39_combout ;
wire \Master_0|ADDR_M[1]~119_combout ;
wire \Master_0|ADDR_M[1]~41_combout ;
wire \Master_0|ADDR_M[1]~44_combout ;
wire \Master_0|ADDR_M[5]~51_combout ;
wire \Master_0|ADDR_M[1]~45_combout ;
wire \Master_0|ADDR_M[1]~120_combout ;
wire \Master_0|ADDR_M[1]~47_combout ;
wire \Master_0|ADDR_M[1]~46_combout ;
wire \Master_0|ADDR_M[1]~48_combout ;
wire \Master_0|ADDR_M[1]~49_combout ;
wire \Master_0|ADDR_M[1]~34_combout ;
wire \Master_0|ATCONV|Add5~0_combout ;
wire \Master_0|ADDR_M[1]~50_combout ;
wire \Master_0|ATCONV|Mux46~0_combout ;
wire \Master_0|ATCONV|addr_s2[1]~12_combout ;
wire \Master_0|ADDR_M[1]~52_combout ;
wire \Master_0|ADDR_M[1]~122_combout ;
wire \Master_0|ADDR_M[1]~53_combout ;
wire \u_BUS|Mux48~0_combout ;
wire \Master_0|ATCONV|Mux45~0_combout ;
wire \Master_0|ATCONV|addr_s2[1]~13 ;
wire \Master_0|ATCONV|addr_s2[2]~14_combout ;
wire \Master_0|ATCONV|Mux45~1_combout ;
wire \Master_0|ADDR_M[2]~57_combout ;
wire \Master_0|ADDR_M[2]~123_combout ;
wire \Master_0|ADDR_M[2]~54_combout ;
wire \Master_0|ADDR_M[2]~55_combout ;
wire \Master_0|ATCONV|Add5~1 ;
wire \Master_0|ATCONV|Add5~2_combout ;
wire \Master_0|ADDR_M[2]~56_combout ;
wire \Master_0|ADDR_M[2]~58_combout ;
wire \u_BUS|Mux49~0_combout ;
wire \Master_0|ATCONV|Add5~3 ;
wire \Master_0|ATCONV|Add5~4_combout ;
wire \Master_0|ADDR_M[3]~59_combout ;
wire \Master_0|ADDR_M[3]~60_combout ;
wire \Master_0|ADDR_M[3]~61_combout ;
wire \Master_0|ATCONV|Mux44~0_combout ;
wire \Master_0|ATCONV|addr_s2[2]~15 ;
wire \Master_0|ATCONV|addr_s2[3]~16_combout ;
wire \Master_0|ATCONV|Mux44~1_combout ;
wire \Master_0|ADDR_M[3]~62_combout ;
wire \Master_0|ADDR_M[3]~124_combout ;
wire \Master_0|ADDR_M[3]~63_combout ;
wire \u_BUS|Mux50~0_combout ;
wire \Master_0|ATCONV|Add5~5 ;
wire \Master_0|ATCONV|Add5~6_combout ;
wire \Master_0|ATCONV|Add4~1_combout ;
wire \Master_0|ATCONV|Mux43~0_combout ;
wire \Master_0|ADDR_M[4]~64_combout ;
wire \Master_0|ADDR_M[4]~65_combout ;
wire \Master_0|ATCONV|Add7~0_combout ;
wire \Master_0|ADDR_M[4]~66_combout ;
wire \Master_0|ATCONV|addr_s2[3]~17 ;
wire \Master_0|ATCONV|addr_s2[4]~18_combout ;
wire \Master_0|ADDR_M[4]~67_combout ;
wire \Master_0|ADDR_M[4]~125_combout ;
wire \Master_0|ADDR_M[4]~68_combout ;
wire \u_BUS|Mux51~0_combout ;
wire \Master_0|ATCONV|Mux42~0_combout ;
wire \Master_0|ATCONV|Add4~2_combout ;
wire \Master_0|ADDR_M[5]~69_combout ;
wire \Master_0|ATCONV|Add5~7 ;
wire \Master_0|ATCONV|Add5~8_combout ;
wire \Master_0|ADDR_M[5]~70_combout ;
wire \Master_0|ATCONV|Mux42~1_combout ;
wire \Master_0|ATCONV|addr_s2[4]~19 ;
wire \Master_0|ATCONV|addr_s2[5]~20_combout ;
wire \Master_0|ATCONV|Mux42~2_combout ;
wire \Master_0|ADDR_M[5]~71_combout ;
wire \Master_0|ADDR_M[5]~126_combout ;
wire \Master_0|ADDR_M[5]~72_combout ;
wire \u_BUS|Mux52~0_combout ;
wire \u_BUS|Mux66~4_combout ;
wire \Master_0|ATCONV|Add2~1_combout ;
wire \Master_0|ATCONV|addr_rom[6]~8_combout ;
wire \u_BUS|Mux66~3_combout ;
wire \u_BUS|Mux66~6_combout ;
wire \u_BUS|Mux66~5_combout ;
wire \Master_0|ADDR_M[6]~74_combout ;
wire \Master_0|ADDR_M[6]~73_combout ;
wire \Master_0|ATCONV|addr_s2[5]~21 ;
wire \Master_0|ATCONV|addr_s2[6]~22_combout ;
wire \Master_0|ADDR_M[6]~75_combout ;
wire \Master_0|ATCONV|Selector9~0_combout ;
wire \Master_0|ADDR_M[6]~76_combout ;
wire \u_BUS|Mux53~0_combout ;
wire \Master_0|ADDR_M[7]~80_combout ;
wire \Master_0|ATCONV|addr_rom~9_combout ;
wire \Master_0|ADDR_M[7]~81_combout ;
wire \Master_0|ADDR_M[7]~82_combout ;
wire \Master_0|ATCONV|addr_rom[11]~10_combout ;
wire \Master_0|ADDR_M[7]~77_combout ;
wire \Master_0|ADDR_M[7]~78_combout ;
wire \Master_0|ADDR_M[7]~79_combout ;
wire \Master_0|ADDR_M[7]~83_combout ;
wire \Master_0|ADDR_M[7]~84_combout ;
wire \Master_0|ADDR_M[7]~86_combout ;
wire \Master_0|ADDR_M[7]~87_combout ;
wire \Master_0|ADDR_M[7]~85_combout ;
wire \Master_0|ATCONV|Add3~0_combout ;
wire \Master_0|ADDR_M[7]~88_combout ;
wire \Master_0|ADDR_M[11]~89_combout ;
wire \Master_0|ATCONV|addr_s2[6]~23 ;
wire \Master_0|ATCONV|addr_s2[7]~24_combout ;
wire \Master_0|ADDR_M[7]~90_combout ;
wire \Master_0|ADDR_M[7]~91_combout ;
wire \Master_0|ADDR_M[7]~127_combout ;
wire \Master_0|ADDR_M[7]~92_combout ;
wire \u_BUS|Mux54~0_combout ;
wire \Master_0|ATCONV|addr_s2[7]~25 ;
wire \Master_0|ATCONV|addr_s2[8]~26_combout ;
wire \Master_0|ADDR_M[8]~96_combout ;
wire \Master_0|ADDR_M[8]~97_combout ;
wire \Master_0|ATCONV|Selector7~0_combout ;
wire \Master_0|ADDR_M[8]~98_combout ;
wire \Master_0|ADDR_M[7]~93_combout ;
wire \Master_0|ADDR_M[8]~94_combout ;
wire \Master_0|ATCONV|Add3~1 ;
wire \Master_0|ATCONV|Add3~2_combout ;
wire \Master_0|ADDR_M[8]~95_combout ;
wire \Master_0|ADDR_M[8]~99_combout ;
wire \u_BUS|Mux55~0_combout ;
wire \Master_0|ATCONV|Selector6~0_combout ;
wire \Master_0|ATCONV|addr_s2[8]~27 ;
wire \Master_0|ATCONV|addr_s2[9]~28_combout ;
wire \Master_0|ATCONV|Add6~0_combout ;
wire \Master_0|ADDR_M[9]~102_combout ;
wire \Master_0|ADDR_M[9]~103_combout ;
wire \Master_0|ADDR_M[9]~104_combout ;
wire \Master_0|ATCONV|Add3~3 ;
wire \Master_0|ATCONV|Add3~4_combout ;
wire \Master_0|ADDR_M[9]~100_combout ;
wire \Master_0|ADDR_M[9]~101_combout ;
wire \Master_0|ADDR_M[9]~105_combout ;
wire \u_BUS|Mux56~0_combout ;
wire \Master_0|ADDR_M[10]~106_combout ;
wire \Master_0|ATCONV|Add3~5 ;
wire \Master_0|ATCONV|Add3~6_combout ;
wire \Master_0|ADDR_M[10]~107_combout ;
wire \Master_0|ATCONV|addr_s2[9]~29 ;
wire \Master_0|ATCONV|addr_s2[10]~30_combout ;
wire \Master_0|ATCONV|Add6~1_combout ;
wire \Master_0|ADDR_M[10]~108_combout ;
wire \Master_0|ADDR_M[10]~109_combout ;
wire \Master_0|ADDR_M[10]~128_combout ;
wire \Master_0|ADDR_M[10]~110_combout ;
wire \u_BUS|Mux57~0_combout ;
wire \Master_0|ATCONV|Add3~7 ;
wire \Master_0|ATCONV|Add3~8_combout ;
wire \Master_0|ADDR_M[11]~111_combout ;
wire \Master_0|ADDR_M[11]~112_combout ;
wire \Master_0|ATCONV|addr_s2[10]~31 ;
wire \Master_0|ATCONV|addr_s2[11]~32_combout ;
wire \Master_0|ADDR_M[11]~113_combout ;
wire \Master_0|ADDR_M[11]~114_combout ;
wire \Master_0|ATCONV|Selector4~0_combout ;
wire \Master_0|ADDR_M[11]~115_combout ;
wire \Master_0|ADDR_M[11]~116_combout ;
wire \u_BUS|Mux58~0_combout ;
wire \SRAM_Q_L1[15]~input_o ;
wire \SRAM_Q_L0[15]~input_o ;
wire \ROM_Q_IMG[15]~input_o ;
wire \u_BUS|Mux90~2_combout ;
wire \u_BUS|Mux90~3_combout ;
wire \SRAM_Q_L1[14]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \SRAM_Q_L0[14]~input_o ;
wire \u_BUS|Mux89~2_combout ;
wire \u_BUS|Mux89~3_combout ;
wire \SRAM_Q_L1[13]~input_o ;
wire \SRAM_Q_L0[13]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \u_BUS|Mux88~2_combout ;
wire \u_BUS|Mux88~3_combout ;
wire \SRAM_Q_L1[12]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \SRAM_Q_L0[12]~input_o ;
wire \u_BUS|Mux87~2_combout ;
wire \u_BUS|Mux87~3_combout ;
wire \SRAM_Q_L1[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \SRAM_Q_L0[11]~input_o ;
wire \u_BUS|Mux86~2_combout ;
wire \u_BUS|Mux86~3_combout ;
wire \SRAM_Q_L1[10]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \SRAM_Q_L0[10]~input_o ;
wire \u_BUS|Mux85~2_combout ;
wire \u_BUS|Mux85~3_combout ;
wire \SRAM_Q_L1[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \SRAM_Q_L0[9]~input_o ;
wire \u_BUS|Mux84~2_combout ;
wire \u_BUS|Mux84~3_combout ;
wire \SRAM_Q_L1[8]~input_o ;
wire \ROM_Q_IMG[8]~input_o ;
wire \SRAM_Q_L0[8]~input_o ;
wire \u_BUS|Mux83~2_combout ;
wire \u_BUS|Mux83~3_combout ;
wire \SRAM_Q_L1[7]~input_o ;
wire \SRAM_Q_L0[7]~input_o ;
wire \ROM_Q_IMG[7]~input_o ;
wire \u_BUS|Mux82~2_combout ;
wire \u_BUS|Mux82~3_combout ;
wire \SRAM_Q_L1[6]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \SRAM_Q_L0[6]~input_o ;
wire \u_BUS|Mux81~2_combout ;
wire \u_BUS|Mux81~3_combout ;
wire \SRAM_Q_L1[5]~input_o ;
wire \SRAM_Q_L0[5]~input_o ;
wire \ROM_Q_IMG[5]~input_o ;
wire \u_BUS|Mux80~2_combout ;
wire \u_BUS|Mux80~3_combout ;
wire \SRAM_Q_L1[4]~input_o ;
wire \SRAM_Q_L0[4]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \u_BUS|Mux79~2_combout ;
wire \u_BUS|Mux79~3_combout ;
wire \SRAM_Q_L1[3]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \SRAM_Q_L0[3]~input_o ;
wire \u_BUS|Mux78~2_combout ;
wire \u_BUS|Mux78~3_combout ;
wire \SRAM_Q_L1[2]~input_o ;
wire \ROM_Q_IMG[2]~input_o ;
wire \SRAM_Q_L0[2]~input_o ;
wire \u_BUS|Mux77~2_combout ;
wire \u_BUS|Mux77~3_combout ;
wire \ROM_Q_IMG[0]~input_o ;
wire \SRAM_Q_L1[0]~input_o ;
wire \Master_0|idata[0]~0_combout ;
wire \ROM_Q_IMG[1]~input_o ;
wire \SRAM_Q_L1[1]~input_o ;
wire \Master_0|idata[1]~1_combout ;
wire \Master_0|ATCONV|Add8~1_cout ;
wire \Master_0|ATCONV|Add8~3 ;
wire \Master_0|ATCONV|Add8~5 ;
wire \Master_0|ATCONV|Add8~7 ;
wire \Master_0|ATCONV|Add8~9 ;
wire \Master_0|ATCONV|Add8~11 ;
wire \Master_0|ATCONV|Add8~13 ;
wire \Master_0|ATCONV|Add8~15 ;
wire \Master_0|ATCONV|Add8~17 ;
wire \Master_0|ATCONV|Add8~19 ;
wire \Master_0|ATCONV|Add8~21 ;
wire \Master_0|ATCONV|Add8~23 ;
wire \Master_0|ATCONV|Add8~25 ;
wire \Master_0|ATCONV|Add8~27 ;
wire \Master_0|ATCONV|Add8~28_combout ;
wire \Master_0|ATCONV|Mux48~2_combout ;
wire \Master_0|ATCONV|Mux48~3_combout ;
wire \Master_0|ATCONV|Mux48~18_combout ;
wire \Master_0|ATCONV|Mux48~4_combout ;
wire \Master_0|ATCONV|Mux49~0_combout ;
wire \Master_0|ATCONV|Mux50~0_combout ;
wire \Master_0|ATCONV|Mux51~1_combout ;
wire \Master_0|ATCONV|Add8~26_combout ;
wire \Master_0|ATCONV|Mux51~0_combout ;
wire \Master_0|ATCONV|Mux51~2_combout ;
wire \Master_0|ATCONV|Mux52~1_combout ;
wire \Master_0|ATCONV|Add8~24_combout ;
wire \Master_0|ATCONV|Mux52~2_combout ;
wire \Master_0|ATCONV|Mux52~0_combout ;
wire \Master_0|ATCONV|Mux52~3_combout ;
wire \Master_0|ATCONV|Mux48~6_combout ;
wire \Master_0|ATCONV|Mux48~7_combout ;
wire \Master_0|ATCONV|Mux48~5_combout ;
wire \Master_0|ATCONV|Mux48~8_combout ;
wire \Master_0|ATCONV|Mux52~4_combout ;
wire \Master_0|ATCONV|Mux47~0_combout ;
wire \Master_0|idata[10]~2_combout ;
wire \Master_0|ATCONV|Mux57~0_combout ;
wire \Master_0|ATCONV|Mux57~1_combout ;
wire \Master_0|ATCONV|Add8~22_combout ;
wire \Master_0|ATCONV|Mux48~9_combout ;
wire \Master_0|ATCONV|Mux53~0_combout ;
wire \Master_0|ATCONV|Mux53~1_combout ;
wire \Master_0|ATCONV|Mux53~2_combout ;
wire \Master_0|idata[9]~3_combout ;
wire \Master_0|ATCONV|Mux54~0_combout ;
wire \Master_0|ATCONV|Add8~20_combout ;
wire \Master_0|ATCONV|Mux48~10_combout ;
wire \Master_0|ATCONV|Mux54~1_combout ;
wire \Master_0|ATCONV|Mux54~2_combout ;
wire \Master_0|ATCONV|Mux54~3_combout ;
wire \Master_0|ATCONV|Add8~18_combout ;
wire \Master_0|ATCONV|Mux48~11_combout ;
wire \Master_0|ATCONV|Mux55~0_combout ;
wire \Master_0|idata[8]~4_combout ;
wire \Master_0|ATCONV|Mux55~1_combout ;
wire \Master_0|ATCONV|Mux55~2_combout ;
wire \Master_0|idata[7]~5_combout ;
wire \Master_0|ATCONV|Add8~16_combout ;
wire \Master_0|ATCONV|Mux48~12_combout ;
wire \Master_0|ATCONV|Mux56~0_combout ;
wire \Master_0|ATCONV|Mux56~1_combout ;
wire \Master_0|ATCONV|Mux56~2_combout ;
wire \Master_0|idata[6]~6_combout ;
wire \Master_0|ATCONV|Add8~14_combout ;
wire \Master_0|ATCONV|Mux48~13_combout ;
wire \Master_0|ATCONV|Mux57~2_combout ;
wire \Master_0|ATCONV|Mux57~3_combout ;
wire \Master_0|ATCONV|Mux57~4_combout ;
wire \Master_0|ATCONV|Add8~12_combout ;
wire \Master_0|ATCONV|Mux48~14_combout ;
wire \Master_0|ATCONV|Mux58~0_combout ;
wire \Master_0|idata[5]~7_combout ;
wire \Master_0|ATCONV|Mux58~1_combout ;
wire \Master_0|ATCONV|Mux58~2_combout ;
wire \Master_0|idata[4]~8_combout ;
wire \Master_0|ATCONV|Add8~10_combout ;
wire \Master_0|ATCONV|Mux48~15_combout ;
wire \Master_0|ATCONV|Mux59~0_combout ;
wire \Master_0|ATCONV|Mux59~1_combout ;
wire \Master_0|ATCONV|Mux59~2_combout ;
wire \Master_0|idata[3]~9_combout ;
wire \Master_0|ATCONV|Add8~8_combout ;
wire \Master_0|ATCONV|Mux48~16_combout ;
wire \Master_0|ATCONV|Mux60~0_combout ;
wire \Master_0|ATCONV|Mux60~1_combout ;
wire \Master_0|ATCONV|Mux60~2_combout ;
wire \Master_0|idata[2]~10_combout ;
wire \Master_0|ATCONV|Add8~6_combout ;
wire \Master_0|ATCONV|Mux48~17_combout ;
wire \Master_0|ATCONV|Mux61~0_combout ;
wire \Master_0|ATCONV|Mux61~1_combout ;
wire \Master_0|ATCONV|Mux61~2_combout ;
wire \Master_0|ATCONV|Add8~4_combout ;
wire \Master_0|ATCONV|Mux62~0_combout ;
wire \Master_0|ATCONV|Mux62~1_combout ;
wire \Master_0|ATCONV|Mux62~2_combout ;
wire \Master_0|ATCONV|Mux62~3_combout ;
wire \Master_0|ATCONV|Mux63~2_combout ;
wire \Master_0|ATCONV|Mux63~0_combout ;
wire \Master_0|ATCONV|Add8~2_combout ;
wire \Master_0|ATCONV|Mux63~1_combout ;
wire \Master_0|ATCONV|Mux63~3_combout ;
wire \Master_0|ATCONV|psum_r[0]~16_combout ;
wire \Master_0|ATCONV|psum_r[0]~17 ;
wire \Master_0|ATCONV|psum_r[1]~18_combout ;
wire \Master_0|ATCONV|psum_r[1]~19 ;
wire \Master_0|ATCONV|psum_r[2]~20_combout ;
wire \Master_0|ATCONV|psum_r[2]~21 ;
wire \Master_0|ATCONV|psum_r[3]~22_combout ;
wire \Master_0|ATCONV|psum_r[3]~23 ;
wire \Master_0|ATCONV|psum_r[4]~24_combout ;
wire \Master_0|ATCONV|psum_r[4]~25 ;
wire \Master_0|ATCONV|psum_r[5]~26_combout ;
wire \Master_0|ATCONV|psum_r[5]~27 ;
wire \Master_0|ATCONV|psum_r[6]~28_combout ;
wire \Master_0|ATCONV|psum_r[6]~29 ;
wire \Master_0|ATCONV|psum_r[7]~30_combout ;
wire \Master_0|ATCONV|psum_r[7]~31 ;
wire \Master_0|ATCONV|psum_r[8]~32_combout ;
wire \Master_0|ATCONV|psum_r[8]~33 ;
wire \Master_0|ATCONV|psum_r[9]~34_combout ;
wire \Master_0|ATCONV|psum_r[9]~35 ;
wire \Master_0|ATCONV|psum_r[10]~36_combout ;
wire \Master_0|ATCONV|psum_r[10]~37 ;
wire \Master_0|ATCONV|psum_r[11]~38_combout ;
wire \Master_0|ATCONV|psum_r[11]~39 ;
wire \Master_0|ATCONV|psum_r[12]~40_combout ;
wire \Master_0|ATCONV|psum_r[12]~41 ;
wire \Master_0|ATCONV|psum_r[13]~42_combout ;
wire \Master_0|ATCONV|psum_r[13]~43 ;
wire \Master_0|ATCONV|psum_r[14]~44_combout ;
wire \Master_0|ATCONV|psum_r[14]~45 ;
wire \Master_0|ATCONV|psum_r[15]~46_combout ;
wire \Master_0|ATCONV|psum_out[2]~1 ;
wire \Master_0|ATCONV|psum_out[3]~3 ;
wire \Master_0|ATCONV|psum_out[4]~5 ;
wire \Master_0|ATCONV|psum_out[5]~7 ;
wire \Master_0|ATCONV|psum_out[6]~9 ;
wire \Master_0|ATCONV|psum_out[7]~11 ;
wire \Master_0|ATCONV|psum_out[8]~13 ;
wire \Master_0|ATCONV|psum_out[9]~15 ;
wire \Master_0|ATCONV|psum_out[10]~17 ;
wire \Master_0|ATCONV|psum_out[11]~19 ;
wire \Master_0|ATCONV|psum_out[12]~21 ;
wire \Master_0|ATCONV|psum_out[13]~23 ;
wire \Master_0|ATCONV|psum_out[14]~25 ;
wire \Master_0|ATCONV|psum_out[15]~26_combout ;
wire \u_BUS|Mux31~0_combout ;
wire \u_BUS|Mux32~0_combout ;
wire \Master_0|ATCONV|psum_out[2]~0_combout ;
wire \u_BUS|Mux33~0_combout ;
wire \Master_0|ATCONV|psum_out[3]~2_combout ;
wire \u_BUS|Mux34~0_combout ;
wire \Master_0|WDATA_M[14]~2_combout ;
wire \Master_0|ATCONV|psum_out[4]~4_combout ;
wire \Master_0|WDATA_M[14]~14_combout ;
wire \SRAM_Q_L0[1]~input_o ;
wire \u_BUS|Mux76~0_combout ;
wire \Master_0|layer0_Q[1]~14_combout ;
wire \Master_0|ATCONV|Selector3~1_combout ;
wire \Master_0|layer0_Q[15]~1_combout ;
wire \Master_0|layer0_Q[14]~2_combout ;
wire \Master_0|layer0_Q[13]~3_combout ;
wire \Master_0|layer0_Q[12]~4_combout ;
wire \Master_0|layer0_Q[11]~5_combout ;
wire \Master_0|layer0_Q[10]~6_combout ;
wire \Master_0|layer0_Q[9]~7_combout ;
wire \Master_0|layer0_Q[8]~8_combout ;
wire \Master_0|layer0_Q[7]~9_combout ;
wire \Master_0|layer0_Q[6]~10_combout ;
wire \Master_0|layer0_Q[5]~11_combout ;
wire \Master_0|layer0_Q[4]~0_combout ;
wire \Master_0|layer0_Q[3]~12_combout ;
wire \Master_0|layer0_Q[2]~13_combout ;
wire \SRAM_Q_L0[0]~input_o ;
wire \u_BUS|Mux75~0_combout ;
wire \Master_0|layer0_Q[0]~15_combout ;
wire \Master_0|ATCONV|LessThan4~1_cout ;
wire \Master_0|ATCONV|LessThan4~3_cout ;
wire \Master_0|ATCONV|LessThan4~5_cout ;
wire \Master_0|ATCONV|LessThan4~7_cout ;
wire \Master_0|ATCONV|LessThan4~9_cout ;
wire \Master_0|ATCONV|LessThan4~11_cout ;
wire \Master_0|ATCONV|LessThan4~13_cout ;
wire \Master_0|ATCONV|LessThan4~15_cout ;
wire \Master_0|ATCONV|LessThan4~17_cout ;
wire \Master_0|ATCONV|LessThan4~19_cout ;
wire \Master_0|ATCONV|LessThan4~21_cout ;
wire \Master_0|ATCONV|LessThan4~23_cout ;
wire \Master_0|ATCONV|LessThan4~25_cout ;
wire \Master_0|ATCONV|LessThan4~27_cout ;
wire \Master_0|ATCONV|LessThan4~29_cout ;
wire \Master_0|ATCONV|LessThan4~30_combout ;
wire \Master_0|ATCONV|max[6]~0_combout ;
wire \Master_0|ATCONV|Equal4~0_combout ;
wire \Master_0|ATCONV|Add11~0_combout ;
wire \Master_0|WDATA_M[4]~3_combout ;
wire \u_BUS|Mux35~0_combout ;
wire \Master_0|ATCONV|psum_out[5]~6_combout ;
wire \Master_0|ATCONV|Add11~1 ;
wire \Master_0|ATCONV|Add11~2_combout ;
wire \Master_0|WDATA_M[5]~4_combout ;
wire \u_BUS|Mux36~0_combout ;
wire \Master_0|ATCONV|Add11~3 ;
wire \Master_0|ATCONV|Add11~4_combout ;
wire \Master_0|ATCONV|psum_out[6]~8_combout ;
wire \Master_0|WDATA_M[6]~5_combout ;
wire \u_BUS|Mux37~0_combout ;
wire \Master_0|ATCONV|Add11~5 ;
wire \Master_0|ATCONV|Add11~6_combout ;
wire \Master_0|ATCONV|psum_out[7]~10_combout ;
wire \Master_0|WDATA_M[7]~6_combout ;
wire \u_BUS|Mux38~0_combout ;
wire \Master_0|ATCONV|Add11~7 ;
wire \Master_0|ATCONV|Add11~8_combout ;
wire \Master_0|ATCONV|psum_out[8]~12_combout ;
wire \Master_0|WDATA_M[8]~7_combout ;
wire \u_BUS|Mux39~0_combout ;
wire \Master_0|ATCONV|Add11~9 ;
wire \Master_0|ATCONV|Add11~10_combout ;
wire \Master_0|ATCONV|psum_out[9]~14_combout ;
wire \Master_0|WDATA_M[9]~8_combout ;
wire \u_BUS|Mux40~0_combout ;
wire \Master_0|ATCONV|psum_out[10]~16_combout ;
wire \Master_0|ATCONV|Add11~11 ;
wire \Master_0|ATCONV|Add11~12_combout ;
wire \Master_0|WDATA_M[10]~9_combout ;
wire \u_BUS|Mux41~0_combout ;
wire \Master_0|ATCONV|Add11~13 ;
wire \Master_0|ATCONV|Add11~14_combout ;
wire \Master_0|ATCONV|psum_out[11]~18_combout ;
wire \Master_0|WDATA_M[11]~10_combout ;
wire \u_BUS|Mux42~0_combout ;
wire \Master_0|ATCONV|Add11~15 ;
wire \Master_0|ATCONV|Add11~16_combout ;
wire \Master_0|ATCONV|psum_out[12]~20_combout ;
wire \Master_0|WDATA_M[12]~11_combout ;
wire \u_BUS|Mux43~0_combout ;
wire \Master_0|ATCONV|psum_out[13]~22_combout ;
wire \Master_0|ATCONV|Add11~17 ;
wire \Master_0|ATCONV|Add11~18_combout ;
wire \Master_0|WDATA_M[13]~12_combout ;
wire \u_BUS|Mux44~0_combout ;
wire \Master_0|ATCONV|Add11~19 ;
wire \Master_0|ATCONV|Add11~20_combout ;
wire \Master_0|ATCONV|psum_out[14]~24_combout ;
wire \Master_0|WDATA_M[14]~13_combout ;
wire \u_BUS|Mux45~0_combout ;
wire \Slave_1|SRAM_ceb~combout ;
wire \u_BUS|Mux30~0_combout ;
wire \u_BUS|Mux17~0_combout ;
wire \u_BUS|Mux18~2_combout ;
wire \u_BUS|Mux19~2_combout ;
wire \u_BUS|Mux20~2_combout ;
wire \u_BUS|Mux21~2_combout ;
wire \u_BUS|Mux22~2_combout ;
wire \u_BUS|Mux23~0_combout ;
wire \u_BUS|Mux24~2_combout ;
wire \u_BUS|Mux25~2_combout ;
wire \u_BUS|Mux26~2_combout ;
wire \u_BUS|Mux27~2_combout ;
wire \u_BUS|Mux28~2_combout ;
wire \u_BUS|Mux5~2_combout ;
wire \u_BUS|Mux6~2_combout ;
wire \u_BUS|Mux7~2_combout ;
wire \u_BUS|Mux8~2_combout ;
wire \u_BUS|Mux9~2_combout ;
wire \u_BUS|Mux10~2_combout ;
wire \u_BUS|Mux11~2_combout ;
wire \u_BUS|Mux12~2_combout ;
wire \u_BUS|Mux13~2_combout ;
wire \u_BUS|Mux14~2_combout ;
wire \u_BUS|Mux15~2_combout ;
wire \Master_0|ATCONV|Add11~21 ;
wire \Master_0|ATCONV|Add11~22_combout ;
wire \u_BUS|Mux16~2_combout ;
wire \u_BUS|Mux61~2_combout ;
wire \u_BUS|Mux62~2_combout ;
wire \u_BUS|Mux63~2_combout ;
wire \u_BUS|Mux64~2_combout ;
wire \u_BUS|Mux65~2_combout ;
wire \u_BUS|Mux67~2_combout ;
wire \u_BUS|Mux68~2_combout ;
wire \u_BUS|Mux69~2_combout ;
wire \u_BUS|Mux70~2_combout ;
wire \u_BUS|Mux71~2_combout ;
wire [11:0] \Master_0|ATCONV|addr_s2 ;
wire [15:0] \Master_0|ATCONV|psum_r ;
wire [5:0] \Master_0|ATCONV|addr_x ;
wire [5:0] \Master_0|ATCONV|addr_y ;
wire [3:0] \Master_0|ATCONV|cnt ;
wire [15:0] \Master_0|ATCONV|max ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X30_Y53_N2
cycloneive_io_obuf \done~output (
	.i(\Master_0|ATCONV|done~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\u_BUS|Mux47~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\u_BUS|Mux48~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\u_BUS|Mux49~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\u_BUS|Mux50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\u_BUS|Mux51~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\u_BUS|Mux52~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\u_BUS|Mux53~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N2
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\u_BUS|Mux54~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\u_BUS|Mux55~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\u_BUS|Mux56~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\u_BUS|Mux57~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N23
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\u_BUS|Mux58~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N9
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\u_BUS|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\u_BUS|Mux32~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\u_BUS|Mux33~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\u_BUS|Mux34~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\u_BUS|Mux35~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\u_BUS|Mux36~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\u_BUS|Mux37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\u_BUS|Mux38~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\u_BUS|Mux39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\u_BUS|Mux40~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N16
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\u_BUS|Mux41~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\u_BUS|Mux42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\u_BUS|Mux43~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\u_BUS|Mux44~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\u_BUS|Mux45~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N23
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\Slave_1|SRAM_ceb~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N9
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\u_BUS|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\u_BUS|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\u_BUS|Mux18~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\u_BUS|Mux19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\u_BUS|Mux20~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\u_BUS|Mux21~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\u_BUS|Mux22~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\u_BUS|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\u_BUS|Mux24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\u_BUS|Mux25~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\u_BUS|Mux26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\u_BUS|Mux27~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\u_BUS|Mux28~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\u_BUS|Mux5~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\u_BUS|Mux6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\u_BUS|Mux7~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\u_BUS|Mux8~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\u_BUS|Mux9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\u_BUS|Mux10~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\u_BUS|Mux11~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\u_BUS|Mux12~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\u_BUS|Mux13~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\u_BUS|Mux14~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\u_BUS|Mux15~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\u_BUS|Mux16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\Master_0|ID_M[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(!\Master_0|ID_M[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\u_BUS|Mux60~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N23
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\u_BUS|Mux61~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\u_BUS|Mux62~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\u_BUS|Mux63~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N23
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\u_BUS|Mux64~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\u_BUS|Mux65~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\u_BUS|Mux66~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y32_N16
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\u_BUS|Mux67~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\u_BUS|Mux68~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\u_BUS|Mux69~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\u_BUS|Mux70~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\u_BUS|Mux71~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(\Master_0|ATCONV|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N26
cycloneive_lcell_comb \Master_0|ATCONV|state.IDLE~feeder (
// Equation(s):
// \Master_0|ATCONV|state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|state.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \Master_0|ATCONV|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X44_Y49_N27
dffeas \Master_0|ATCONV|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|state.IDLE .is_wysiwyg = "true";
defparam \Master_0|ATCONV|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N12
cycloneive_lcell_comb \Master_0|ATCONV|addr_x~8 (
// Equation(s):
// \Master_0|ATCONV|addr_x~8_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x~8 .lut_mask = 16'hF3C0;
defparam \Master_0|ATCONV|addr_x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N16
cycloneive_lcell_comb \Master_0|ID_M[1]~2 (
// Equation(s):
// \Master_0|ID_M[1]~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ID_M[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M[1]~2 .lut_mask = 16'hF000;
defparam \Master_0|ID_M[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N20
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[0]~7 (
// Equation(s):
// \Master_0|ATCONV|addr_x[0]~7_combout  = (!\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[0]~7 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|addr_x[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N30
cycloneive_lcell_comb \Master_0|ATCONV|cnt~3 (
// Equation(s):
// \Master_0|ATCONV|cnt~3_combout  = (!\Master_0|ID_M[1]~2_combout  & (!\Master_0|ATCONV|addr_x[0]~7_combout  & (\Master_0|ATCONV|cnt [0] $ (\Master_0|ATCONV|cnt [1]))))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ID_M[1]~2_combout ),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ATCONV|addr_x[0]~7_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|cnt~3 .lut_mask = 16'h0012;
defparam \Master_0|ATCONV|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N31
dffeas \Master_0|ATCONV|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|cnt[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N8
cycloneive_lcell_comb \Master_0|ATCONV|cnt~5 (
// Equation(s):
// \Master_0|ATCONV|cnt~5_combout  = (!\Master_0|ATCONV|addr_x~8_combout  & (\Master_0|ATCONV|cnt [2] $ (((\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|cnt [0])))))

	.dataa(\Master_0|ATCONV|addr_x~8_combout ),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|cnt~5 .lut_mask = 16'h1450;
defparam \Master_0|ATCONV|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N9
dffeas \Master_0|ATCONV|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|cnt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|cnt[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N28
cycloneive_lcell_comb \Master_0|ATCONV|Add0~0 (
// Equation(s):
// \Master_0|ATCONV|Add0~0_combout  = (\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|cnt [0])

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(gnd),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add0~0 .lut_mask = 16'hCC00;
defparam \Master_0|ATCONV|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N2
cycloneive_lcell_comb \Master_0|ATCONV|cnt~2 (
// Equation(s):
// \Master_0|ATCONV|cnt~2_combout  = (!\Master_0|ATCONV|addr_x~8_combout  & (\Master_0|ATCONV|cnt [3] $ (((\Master_0|ATCONV|Add0~0_combout  & \Master_0|ATCONV|cnt [2])))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|Add0~0_combout ),
	.datac(\Master_0|ATCONV|addr_x~8_combout ),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|cnt~2 .lut_mask = 16'h060A;
defparam \Master_0|ATCONV|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N3
dffeas \Master_0|ATCONV|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|ATCONV|cnt~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|cnt[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N24
cycloneive_lcell_comb \Master_0|ATCONV|Equal2~0 (
// Equation(s):
// \Master_0|ATCONV|Equal2~0_combout  = (\Master_0|ATCONV|cnt [0] & (!\Master_0|ATCONV|cnt [2] & (!\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|cnt [3])))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Equal2~0 .lut_mask = 16'h0200;
defparam \Master_0|ATCONV|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N12
cycloneive_lcell_comb \Master_0|ATCONV|cnt~4 (
// Equation(s):
// \Master_0|ATCONV|cnt~4_combout  = (!\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|state.LAYER1~q  & (!\Master_0|ATCONV|Equal3~0_combout )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((!\Master_0|ATCONV|Equal2~0_combout )))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|Equal2~0_combout ),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|cnt~4 .lut_mask = 16'h0503;
defparam \Master_0|ATCONV|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N13
dffeas \Master_0|ATCONV|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|cnt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|cnt[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N4
cycloneive_lcell_comb \Master_0|ATCONV|Equal3~0 (
// Equation(s):
// \Master_0|ATCONV|Equal3~0_combout  = (!\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|cnt [2] & (!\Master_0|ATCONV|cnt [1] & !\Master_0|ATCONV|cnt [3])))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Equal3~0 .lut_mask = 16'h0004;
defparam \Master_0|ATCONV|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N30
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[0]~10 (
// Equation(s):
// \Master_0|ATCONV|addr_x[0]~10_combout  = \Master_0|ATCONV|addr_x [0] $ (((\Master_0|ATCONV|Equal2~0_combout  & !\Master_0|ATCONV|state.LAYER1~q )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|Equal2~0_combout ),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[0]~10 .lut_mask = 16'hF03C;
defparam \Master_0|ATCONV|addr_x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y47_N31
dffeas \Master_0|ATCONV|addr_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N18
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[2]~2 (
// Equation(s):
// \Master_0|ATCONV|addr_x[2]~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout )) # (!\Master_0|ATCONV|state.LAYER1~q  & (((\Master_0|ATCONV|addr_x [0] & \Master_0|ATCONV|Equal2~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|addr_x [0]),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[2]~2 .lut_mask = 16'hACA0;
defparam \Master_0|ATCONV|addr_x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N4
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[1]~9 (
// Equation(s):
// \Master_0|ATCONV|addr_x[1]~9_combout  = \Master_0|ATCONV|addr_x [1] $ (((\Master_0|ATCONV|addr_x~8_combout  & ((\Master_0|ATCONV|state.LAYER1~q ) # (\Master_0|ATCONV|addr_x [0])))))

	.dataa(\Master_0|ATCONV|state.LAYER1~q ),
	.datab(\Master_0|ATCONV|addr_x [0]),
	.datac(\Master_0|ATCONV|addr_x [1]),
	.datad(\Master_0|ATCONV|addr_x~8_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[1]~9 .lut_mask = 16'h1EF0;
defparam \Master_0|ATCONV|addr_x[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y46_N5
dffeas \Master_0|ATCONV|addr_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N30
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[2]~6 (
// Equation(s):
// \Master_0|ATCONV|addr_x[2]~6_combout  = \Master_0|ATCONV|addr_x [2] $ (((\Master_0|ATCONV|addr_x[2]~2_combout  & \Master_0|ATCONV|addr_x [1])))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_x[2]~2_combout ),
	.datac(\Master_0|ATCONV|addr_x [2]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[2]~6 .lut_mask = 16'h3CF0;
defparam \Master_0|ATCONV|addr_x[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y46_N31
dffeas \Master_0|ATCONV|addr_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N8
cycloneive_lcell_comb \Master_0|ATCONV|Add4~0 (
// Equation(s):
// \Master_0|ATCONV|Add4~0_combout  = (\Master_0|ATCONV|addr_x [2] & \Master_0|ATCONV|addr_x [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_x [2]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add4~0 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N28
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[3]~11 (
// Equation(s):
// \Master_0|ATCONV|addr_x[3]~11_combout  = \Master_0|ATCONV|addr_x [3] $ (((\Master_0|ATCONV|addr_x [2] & (\Master_0|ATCONV|addr_x[2]~2_combout  & \Master_0|ATCONV|addr_x [1]))))

	.dataa(\Master_0|ATCONV|addr_x [2]),
	.datab(\Master_0|ATCONV|addr_x[2]~2_combout ),
	.datac(\Master_0|ATCONV|addr_x [3]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[3]~11 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_x[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y46_N29
dffeas \Master_0|ATCONV|addr_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N6
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[4]~5 (
// Equation(s):
// \Master_0|ATCONV|addr_x[4]~5_combout  = \Master_0|ATCONV|addr_x [4] $ (((\Master_0|ATCONV|Add4~0_combout  & (\Master_0|ATCONV|addr_x [3] & \Master_0|ATCONV|addr_x[2]~2_combout ))))

	.dataa(\Master_0|ATCONV|Add4~0_combout ),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|addr_x [4]),
	.datad(\Master_0|ATCONV|addr_x[2]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[4]~5 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_x[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y46_N7
dffeas \Master_0|ATCONV|addr_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N10
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[5]~3 (
// Equation(s):
// \Master_0|ATCONV|addr_x[5]~3_combout  = (\Master_0|ATCONV|addr_x [4] & (\Master_0|ATCONV|addr_x [3] & (\Master_0|ATCONV|Add4~0_combout  & \Master_0|ATCONV|addr_x[2]~2_combout )))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|Add4~0_combout ),
	.datad(\Master_0|ATCONV|addr_x[2]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[5]~3 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|addr_x[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N24
cycloneive_lcell_comb \Master_0|ATCONV|addr_x[5]~4 (
// Equation(s):
// \Master_0|ATCONV|addr_x[5]~4_combout  = \Master_0|ATCONV|addr_x [5] $ (\Master_0|ATCONV|addr_x[5]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_x [5]),
	.datad(\Master_0|ATCONV|addr_x[5]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_x[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[5]~4 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|addr_x[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y46_N25
dffeas \Master_0|ATCONV|addr_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_x[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_x[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N22
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[0]~0 (
// Equation(s):
// \Master_0|ATCONV|addr_y[0]~0_combout  = (\Master_0|ATCONV|addr_x [4] & (\Master_0|ATCONV|addr_x [3] & (\Master_0|ATCONV|Add4~0_combout  & \Master_0|ATCONV|addr_x [5])))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|Add4~0_combout ),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[0]~0 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|addr_y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N24
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[0]~9 (
// Equation(s):
// \Master_0|ATCONV|addr_y[0]~9_combout  = \Master_0|ATCONV|addr_y [0] $ (((\Master_0|ATCONV|addr_y[0]~0_combout  & (\Master_0|ATCONV|addr_x [0] & \Master_0|ATCONV|addr_x[0]~7_combout ))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|addr_x [0]),
	.datac(\Master_0|ATCONV|addr_y [0]),
	.datad(\Master_0|ATCONV|addr_x[0]~7_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[0]~9 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N25
dffeas \Master_0|ATCONV|addr_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N4
cycloneive_lcell_comb \Master_0|ATCONV|Equal6~0 (
// Equation(s):
// \Master_0|ATCONV|Equal6~0_combout  = (!\Master_0|ATCONV|cnt [1] & (!\Master_0|ATCONV|cnt [3] & (!\Master_0|ATCONV|cnt [2] & !\Master_0|ATCONV|cnt [0])))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Equal6~0 .lut_mask = 16'h0001;
defparam \Master_0|ATCONV|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N18
cycloneive_lcell_comb \Master_0|ATCONV|addr_y~1 (
// Equation(s):
// \Master_0|ATCONV|addr_y~1_combout  = (\Master_0|ATCONV|addr_y[0]~0_combout  & ((\Master_0|ATCONV|addr_x [0] & ((\Master_0|ATCONV|addr_x[0]~7_combout ))) # (!\Master_0|ATCONV|addr_x [0] & (\Master_0|ID_M[1]~2_combout ))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\Master_0|ATCONV|addr_x[0]~7_combout ),
	.datac(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datad(\Master_0|ATCONV|addr_x [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y~1 .lut_mask = 16'hC0A0;
defparam \Master_0|ATCONV|addr_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N26
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[1]~8 (
// Equation(s):
// \Master_0|ATCONV|addr_y[1]~8_combout  = \Master_0|ATCONV|addr_y [1] $ (((\Master_0|ATCONV|addr_y~1_combout  & ((\Master_0|ATCONV|state.LAYER1~q ) # (\Master_0|ATCONV|addr_y [0])))))

	.dataa(\Master_0|ATCONV|state.LAYER1~q ),
	.datab(\Master_0|ATCONV|addr_y~1_combout ),
	.datac(\Master_0|ATCONV|addr_y [1]),
	.datad(\Master_0|ATCONV|addr_y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[1]~8 .lut_mask = 16'h3C78;
defparam \Master_0|ATCONV|addr_y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N27
dffeas \Master_0|ATCONV|addr_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N14
cycloneive_lcell_comb \Master_0|ATCONV|addr_y~5 (
// Equation(s):
// \Master_0|ATCONV|addr_y~5_combout  = (\Master_0|ATCONV|state.LAYER1~q ) # (\Master_0|ATCONV|addr_y [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|addr_y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y~5 .lut_mask = 16'hFFF0;
defparam \Master_0|ATCONV|addr_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N22
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[2]~7 (
// Equation(s):
// \Master_0|ATCONV|addr_y[2]~7_combout  = \Master_0|ATCONV|addr_y [2] $ (((\Master_0|ATCONV|addr_y [1] & (\Master_0|ATCONV|addr_y~5_combout  & \Master_0|ATCONV|addr_y~1_combout ))))

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(\Master_0|ATCONV|addr_y~5_combout ),
	.datac(\Master_0|ATCONV|addr_y [2]),
	.datad(\Master_0|ATCONV|addr_y~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[2]~7 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_y[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N23
dffeas \Master_0|ATCONV|addr_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N30
cycloneive_lcell_comb \Master_0|ATCONV|Add2~2 (
// Equation(s):
// \Master_0|ATCONV|Add2~2_combout  = (\Master_0|ATCONV|addr_y [2] & \Master_0|ATCONV|addr_y [1])

	.dataa(\Master_0|ATCONV|addr_y [2]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_y [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add2~2 .lut_mask = 16'hA0A0;
defparam \Master_0|ATCONV|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N12
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[3]~6 (
// Equation(s):
// \Master_0|ATCONV|addr_y[3]~6_combout  = \Master_0|ATCONV|addr_y [3] $ (((\Master_0|ATCONV|Add2~2_combout  & (\Master_0|ATCONV|addr_y~5_combout  & \Master_0|ATCONV|addr_y~1_combout ))))

	.dataa(\Master_0|ATCONV|Add2~2_combout ),
	.datab(\Master_0|ATCONV|addr_y~5_combout ),
	.datac(\Master_0|ATCONV|addr_y [3]),
	.datad(\Master_0|ATCONV|addr_y~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[3]~6 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_y[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N13
dffeas \Master_0|ATCONV|addr_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N28
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[3]~2 (
// Equation(s):
// \Master_0|ATCONV|addr_y[3]~2_combout  = (\Master_0|ATCONV|Add2~2_combout  & (\Master_0|ATCONV|addr_y~1_combout  & ((\Master_0|ATCONV|state.LAYER1~q ) # (\Master_0|ATCONV|addr_y [0]))))

	.dataa(\Master_0|ATCONV|state.LAYER1~q ),
	.datab(\Master_0|ATCONV|addr_y [0]),
	.datac(\Master_0|ATCONV|Add2~2_combout ),
	.datad(\Master_0|ATCONV|addr_y~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[3]~2 .lut_mask = 16'hE000;
defparam \Master_0|ATCONV|addr_y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N6
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[4]~4 (
// Equation(s):
// \Master_0|ATCONV|addr_y[4]~4_combout  = \Master_0|ATCONV|addr_y [4] $ (((\Master_0|ATCONV|addr_y [3] & \Master_0|ATCONV|addr_y[3]~2_combout )))

	.dataa(\Master_0|ATCONV|addr_y [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_y [4]),
	.datad(\Master_0|ATCONV|addr_y[3]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[4]~4 .lut_mask = 16'h5AF0;
defparam \Master_0|ATCONV|addr_y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N7
dffeas \Master_0|ATCONV|addr_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N0
cycloneive_lcell_comb \Master_0|ATCONV|addr_y[5]~3 (
// Equation(s):
// \Master_0|ATCONV|addr_y[5]~3_combout  = \Master_0|ATCONV|addr_y [5] $ (((\Master_0|ATCONV|addr_y [3] & (\Master_0|ATCONV|addr_y[3]~2_combout  & \Master_0|ATCONV|addr_y [4]))))

	.dataa(\Master_0|ATCONV|addr_y [3]),
	.datab(\Master_0|ATCONV|addr_y[3]~2_combout ),
	.datac(\Master_0|ATCONV|addr_y [5]),
	.datad(\Master_0|ATCONV|addr_y [4]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[5]~3 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV|addr_y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N1
dffeas \Master_0|ATCONV|addr_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_y[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_y[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N4
cycloneive_lcell_comb \Master_0|ATCONV|done~1 (
// Equation(s):
// \Master_0|ATCONV|done~1_combout  = (!\Master_0|ATCONV|addr_y [3] & (!\Master_0|ATCONV|addr_y [5] & (!\Master_0|ATCONV|addr_y [2] & !\Master_0|ATCONV|addr_y [4])))

	.dataa(\Master_0|ATCONV|addr_y [3]),
	.datab(\Master_0|ATCONV|addr_y [5]),
	.datac(\Master_0|ATCONV|addr_y [2]),
	.datad(\Master_0|ATCONV|addr_y [4]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~1 .lut_mask = 16'h0001;
defparam \Master_0|ATCONV|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N8
cycloneive_lcell_comb \Master_0|ATCONV|done~0 (
// Equation(s):
// \Master_0|ATCONV|done~0_combout  = (!\Master_0|ATCONV|addr_x [4] & (!\Master_0|ATCONV|addr_x [3] & (!\Master_0|ATCONV|addr_x [2] & !\Master_0|ATCONV|addr_x [5])))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|addr_x [2]),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~0 .lut_mask = 16'h0001;
defparam \Master_0|ATCONV|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|done~2 (
// Equation(s):
// \Master_0|ATCONV|done~2_combout  = (\Master_0|ATCONV|done~1_combout  & (\Master_0|ATCONV|done~0_combout  & (!\Master_0|ATCONV|addr_x [1] & !\Master_0|ATCONV|addr_y [1])))

	.dataa(\Master_0|ATCONV|done~1_combout ),
	.datab(\Master_0|ATCONV|done~0_combout ),
	.datac(\Master_0|ATCONV|addr_x [1]),
	.datad(\Master_0|ATCONV|addr_y [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~2 .lut_mask = 16'h0008;
defparam \Master_0|ATCONV|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|done~3 (
// Equation(s):
// \Master_0|ATCONV|done~3_combout  = (!\Master_0|ATCONV|addr_y [0] & (\Master_0|ATCONV|Equal6~0_combout  & (\Master_0|ATCONV|done~2_combout  & !\Master_0|ATCONV|addr_x [0])))

	.dataa(\Master_0|ATCONV|addr_y [0]),
	.datab(\Master_0|ATCONV|Equal6~0_combout ),
	.datac(\Master_0|ATCONV|done~2_combout ),
	.datad(\Master_0|ATCONV|addr_x [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~3 .lut_mask = 16'h0040;
defparam \Master_0|ATCONV|done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N10
cycloneive_lcell_comb \Master_0|ATCONV|Selector0~0 (
// Equation(s):
// \Master_0|ATCONV|Selector0~0_combout  = ((\Master_0|ATCONV|state.LAYER0~q  & !\Master_0|ATCONV|done~3_combout )) # (!\Master_0|ATCONV|state.IDLE~q )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.IDLE~q ),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(\Master_0|ATCONV|done~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector0~0 .lut_mask = 16'h33F3;
defparam \Master_0|ATCONV|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N11
dffeas \Master_0|ATCONV|state.LAYER0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|state.LAYER0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|state.LAYER0 .is_wysiwyg = "true";
defparam \Master_0|ATCONV|state.LAYER0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N2
cycloneive_lcell_comb \Master_0|ATCONV|state.LAYER1~0 (
// Equation(s):
// \Master_0|ATCONV|state.LAYER1~0_combout  = (\Master_0|ATCONV|state.LAYER1~q ) # ((\Master_0|ATCONV|state.LAYER0~q  & \Master_0|ATCONV|done~3_combout ))

	.dataa(\Master_0|ATCONV|state.LAYER1~q ),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|done~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|state.LAYER1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|state.LAYER1~0 .lut_mask = 16'hEEAA;
defparam \Master_0|ATCONV|state.LAYER1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y49_N17
dffeas \Master_0|ATCONV|state.LAYER1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|ATCONV|state.LAYER1~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|state.LAYER1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|state.LAYER1 .is_wysiwyg = "true";
defparam \Master_0|ATCONV|state.LAYER1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|done~4 (
// Equation(s):
// \Master_0|ATCONV|done~4_combout  = (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|done~3_combout )

	.dataa(\Master_0|ATCONV|state.LAYER1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|done~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~4 .lut_mask = 16'hAA00;
defparam \Master_0|ATCONV|done~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N6
cycloneive_lcell_comb \Master_0|ATCONV|Selector2~0 (
// Equation(s):
// \Master_0|ATCONV|Selector2~0_combout  = ((\Master_0|ATCONV|state.LAYER0~q  & !\Master_0|ATCONV|Equal2~0_combout )) # (!\Master_0|ATCONV|state.IDLE~q )

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.IDLE~q ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector2~0 .lut_mask = 16'h0FAF;
defparam \Master_0|ATCONV|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N10
cycloneive_lcell_comb \Master_0|ATCONV|Selector15~0 (
// Equation(s):
// \Master_0|ATCONV|Selector15~0_combout  = (\Master_0|ATCONV|addr_x [0] & \Master_0|ATCONV|state.LAYER0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector15~0 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N26
cycloneive_lcell_comb \Master_0|ATCONV|Selector3~0 (
// Equation(s):
// \Master_0|ATCONV|Selector3~0_combout  = (\Master_0|ATCONV|Equal2~0_combout  & \Master_0|ATCONV|state.LAYER0~q )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|Equal2~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector3~0 .lut_mask = 16'hC0C0;
defparam \Master_0|ATCONV|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N16
cycloneive_lcell_comb \Master_0|ADDR_M[0]~30 (
// Equation(s):
// \Master_0|ADDR_M[0]~30_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|state.LAYER1~q )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~30 .lut_mask = 16'h3300;
defparam \Master_0|ADDR_M[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N30
cycloneive_lcell_comb \Master_0|ADDR_M[0]~31 (
// Equation(s):
// \Master_0|ADDR_M[0]~31_combout  = (\Master_0|ADDR_M[0]~30_combout  & (((!\Master_0|ATCONV|cnt [0] & !\Master_0|ATCONV|cnt [1])) # (!\Master_0|ATCONV|cnt [2])))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ADDR_M[0]~30_combout ),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~31 .lut_mask = 16'h10F0;
defparam \Master_0|ADDR_M[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N2
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[0]~11 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[0]~11_combout  = \Master_0|ATCONV|addr_s2 [0] $ (((\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|addr_s2 [0]),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_s2[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[0]~11 .lut_mask = 16'h3CF0;
defparam \Master_0|ATCONV|addr_s2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y46_N3
dffeas \Master_0|ATCONV|addr_s2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N0
cycloneive_lcell_comb \Master_0|ADDR_M[0]~32 (
// Equation(s):
// \Master_0|ADDR_M[0]~32_combout  = (\Master_0|ATCONV|cnt [2] & (((\Master_0|ATCONV|addr_s2 [0])))) # (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|cnt [0] $ ((\Master_0|ATCONV|addr_x [0]))))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|addr_s2 [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~32 .lut_mask = 16'hDE12;
defparam \Master_0|ADDR_M[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N8
cycloneive_lcell_comb \Master_0|ADDR_M[0]~33 (
// Equation(s):
// \Master_0|ADDR_M[0]~33_combout  = (\Master_0|ATCONV|Selector15~0_combout  & (\Master_0|ATCONV|Selector3~0_combout )) # (!\Master_0|ATCONV|Selector15~0_combout  & (((\Master_0|ADDR_M[0]~31_combout  & \Master_0|ADDR_M[0]~32_combout ))))

	.dataa(\Master_0|ATCONV|Selector15~0_combout ),
	.datab(\Master_0|ATCONV|Selector3~0_combout ),
	.datac(\Master_0|ADDR_M[0]~31_combout ),
	.datad(\Master_0|ADDR_M[0]~32_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~33 .lut_mask = 16'hD888;
defparam \Master_0|ADDR_M[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N14
cycloneive_lcell_comb \Master_0|ID_M[0]~0 (
// Equation(s):
// \Master_0|ID_M[0]~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & ((\Master_0|ATCONV|Equal2~0_combout ) # ((\Master_0|ATCONV|state.LAYER1~q  & !\Master_0|ATCONV|Equal3~0_combout )))) # (!\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|state.LAYER1~q 
//  & (!\Master_0|ATCONV|Equal3~0_combout )))

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ID_M[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M[0]~0 .lut_mask = 16'hAE0C;
defparam \Master_0|ID_M[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N0
cycloneive_lcell_comb \Master_0|ID_M[0]~1 (
// Equation(s):
// \Master_0|ID_M[0]~1_combout  = (\Master_0|ATCONV|state.IDLE~q  & (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Equal2~0_combout ) # (!\Master_0|ATCONV|state.LAYER0~q ))))

	.dataa(\Master_0|ATCONV|state.IDLE~q ),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ID_M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M[0]~1 .lut_mask = 16'hA020;
defparam \Master_0|ID_M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N6
cycloneive_lcell_comb \u_BUS|Mux66~2 (
// Equation(s):
// \u_BUS|Mux66~2_combout  = (\Master_0|ATCONV|state.LAYER0~q  & ((!\Master_0|ATCONV|Equal2~0_combout ) # (!\Master_0|ATCONV|state.IDLE~q )))

	.dataa(\Master_0|ATCONV|state.IDLE~q ),
	.datab(\Master_0|ATCONV|Equal2~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux66~2 .lut_mask = 16'h7070;
defparam \u_BUS|Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux17~0 (
// Equation(s):
// \Master_0|ATCONV|Mux17~0_combout  = (\Master_0|ATCONV|cnt [1] & (!\Master_0|ATCONV|cnt [3] & (\Master_0|ATCONV|cnt [2] $ (!\Master_0|ATCONV|cnt [0])))) # (!\Master_0|ATCONV|cnt [1] & (\Master_0|ATCONV|cnt [3] $ (((\Master_0|ATCONV|cnt [2]) # 
// (\Master_0|ATCONV|cnt [0])))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux17~0 .lut_mask = 16'h4516;
defparam \Master_0|ATCONV|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux17~1 (
// Equation(s):
// \Master_0|ATCONV|Mux17~1_combout  = (\Master_0|ATCONV|Mux17~0_combout  & \Master_0|ATCONV|addr_x [0])

	.dataa(gnd),
	.datab(\Master_0|ATCONV|Mux17~0_combout ),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux17~1 .lut_mask = 16'hC0C0;
defparam \Master_0|ATCONV|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|done~5 (
// Equation(s):
// \Master_0|ATCONV|done~5_combout  = (!\Master_0|ATCONV|addr_y [1] & \Master_0|ATCONV|done~1_combout )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_y [1]),
	.datac(gnd),
	.datad(\Master_0|ATCONV|done~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~5 .lut_mask = 16'h3300;
defparam \Master_0|ATCONV|done~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N4
cycloneive_lcell_comb \Master_0|ATCONV|Add2~0 (
// Equation(s):
// \Master_0|ATCONV|Add2~0_combout  = (\Master_0|ATCONV|addr_y [1] & (\Master_0|ATCONV|addr_y [2] & (\Master_0|ATCONV|addr_y [4] & \Master_0|ATCONV|addr_y [3])))

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(\Master_0|ATCONV|addr_y [2]),
	.datac(\Master_0|ATCONV|addr_y [4]),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add2~0 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N18
cycloneive_lcell_comb \Master_0|ATCONV|LessThan1~0 (
// Equation(s):
// \Master_0|ATCONV|LessThan1~0_combout  = (!\Master_0|ATCONV|Add2~0_combout ) # (!\Master_0|ATCONV|addr_y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_y [5]),
	.datad(\Master_0|ATCONV|Add2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan1~0 .lut_mask = 16'h0FFF;
defparam \Master_0|ATCONV|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|Equal6~1 (
// Equation(s):
// \Master_0|ATCONV|Equal6~1_combout  = (!\Master_0|ATCONV|cnt [0] & (!\Master_0|ATCONV|cnt [2] & !\Master_0|ATCONV|cnt [1]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Equal6~1 .lut_mask = 16'h0003;
defparam \Master_0|ATCONV|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux35~0 (
// Equation(s):
// \Master_0|ATCONV|Mux35~0_combout  = (\Master_0|ATCONV|addr_x [0] & ((\Master_0|ATCONV|Equal6~1_combout ) # (!\Master_0|ATCONV|cnt [3])))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|Equal6~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux35~0 .lut_mask = 16'hF050;
defparam \Master_0|ATCONV|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N6
cycloneive_lcell_comb \Master_0|ATCONV|done~6 (
// Equation(s):
// \Master_0|ATCONV|done~6_combout  = (!\Master_0|ATCONV|addr_x [1] & \Master_0|ATCONV|done~0_combout )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_x [1]),
	.datac(\Master_0|ATCONV|done~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|done~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|done~6 .lut_mask = 16'h3030;
defparam \Master_0|ATCONV|done~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N14
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[0]~4 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[0]~4_combout  = (\Master_0|ATCONV|done~6_combout  & (\Master_0|ATCONV|addr_x [0] & (\Master_0|ATCONV|Mux17~0_combout ))) # (!\Master_0|ATCONV|done~6_combout  & (((\Master_0|ATCONV|addr_y[0]~0_combout ))))

	.dataa(\Master_0|ATCONV|addr_x [0]),
	.datab(\Master_0|ATCONV|Mux17~0_combout ),
	.datac(\Master_0|ATCONV|done~6_combout ),
	.datad(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[0]~4 .lut_mask = 16'h8F80;
defparam \Master_0|ATCONV|addr_rom[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux23~0 (
// Equation(s):
// \Master_0|ATCONV|Mux23~0_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [3]) # ((!\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|cnt [0])))) # (!\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|cnt [3])) # 
// (!\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|cnt [1])))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux23~0 .lut_mask = 16'hAEB8;
defparam \Master_0|ATCONV|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux23~1 (
// Equation(s):
// \Master_0|ATCONV|Mux23~1_combout  = (\Master_0|ATCONV|cnt [3] & ((!\Master_0|ATCONV|Mux23~0_combout ))) # (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|addr_x [0]) # (\Master_0|ATCONV|Mux23~0_combout )))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|Mux23~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux23~1 .lut_mask = 16'h55FA;
defparam \Master_0|ATCONV|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N12
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[0]~5 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[0]~5_combout  = (\Master_0|ATCONV|addr_rom[0]~4_combout  & (\Master_0|ATCONV|Mux35~0_combout  $ (((\Master_0|ATCONV|done~6_combout ) # (\Master_0|ATCONV|Mux23~1_combout ))))) # (!\Master_0|ATCONV|addr_rom[0]~4_combout  & 
// (\Master_0|ATCONV|done~6_combout  & (\Master_0|ATCONV|Mux35~0_combout )))

	.dataa(\Master_0|ATCONV|addr_rom[0]~4_combout ),
	.datab(\Master_0|ATCONV|done~6_combout ),
	.datac(\Master_0|ATCONV|Mux35~0_combout ),
	.datad(\Master_0|ATCONV|Mux23~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[0]~5 .lut_mask = 16'h4A68;
defparam \Master_0|ATCONV|addr_rom[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N10
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[0]~6 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[0]~6_combout  = \Master_0|ATCONV|Mux35~0_combout  $ (((\Master_0|ATCONV|addr_rom[0]~5_combout  & ((!\Master_0|ATCONV|LessThan1~0_combout ) # (!\Master_0|ATCONV|done~5_combout )))))

	.dataa(\Master_0|ATCONV|done~5_combout ),
	.datab(\Master_0|ATCONV|LessThan1~0_combout ),
	.datac(\Master_0|ATCONV|Mux35~0_combout ),
	.datad(\Master_0|ATCONV|addr_rom[0]~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[0]~6 .lut_mask = 16'h87F0;
defparam \Master_0|ATCONV|addr_rom[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N24
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[0]~7 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[0]~7_combout  = (\Master_0|ATCONV|addr_y[0]~0_combout  & ((\Master_0|ATCONV|done~5_combout  & ((\Master_0|ATCONV|Mux23~1_combout ))) # (!\Master_0|ATCONV|done~5_combout  & (\Master_0|ATCONV|addr_rom[0]~6_combout )))) # 
// (!\Master_0|ATCONV|addr_y[0]~0_combout  & (\Master_0|ATCONV|addr_rom[0]~6_combout ))

	.dataa(\Master_0|ATCONV|addr_rom[0]~6_combout ),
	.datab(\Master_0|ATCONV|Mux23~1_combout ),
	.datac(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datad(\Master_0|ATCONV|done~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[0]~7 .lut_mask = 16'hCAAA;
defparam \Master_0|ATCONV|addr_rom[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N12
cycloneive_lcell_comb \u_BUS|Mux60~0 (
// Equation(s):
// \u_BUS|Mux60~0_combout  = (\u_BUS|Mux66~2_combout  & ((\Master_0|ATCONV|done~2_combout  & (\Master_0|ATCONV|Mux17~1_combout )) # (!\Master_0|ATCONV|done~2_combout  & ((\Master_0|ATCONV|addr_rom[0]~7_combout )))))

	.dataa(\u_BUS|Mux66~2_combout ),
	.datab(\Master_0|ATCONV|Mux17~1_combout ),
	.datac(\Master_0|ATCONV|done~2_combout ),
	.datad(\Master_0|ATCONV|addr_rom[0]~7_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux60~0 .lut_mask = 16'h8A80;
defparam \u_BUS|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N24
cycloneive_lcell_comb \u_BUS|Mux47~0 (
// Equation(s):
// \u_BUS|Mux47~0_combout  = (\Master_0|ID_M[0]~1_combout  & ((\u_BUS|Mux60~0_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[0]~33_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ADDR_M[0]~33_combout ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\u_BUS|Mux60~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux47~0 .lut_mask = 16'hF040;
defparam \u_BUS|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N20
cycloneive_lcell_comb \Master_0|ADDR_M[1]~117 (
// Equation(s):
// \Master_0|ADDR_M[1]~117_combout  = (\Master_0|ATCONV|LessThan1~0_combout  & (\Master_0|ATCONV|done~1_combout  & ((!\Master_0|ATCONV|addr_y [1])))) # (!\Master_0|ATCONV|LessThan1~0_combout  & (((\Master_0|ATCONV|addr_y[0]~0_combout ))))

	.dataa(\Master_0|ATCONV|done~1_combout ),
	.datab(\Master_0|ATCONV|LessThan1~0_combout ),
	.datac(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datad(\Master_0|ATCONV|addr_y [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~117 .lut_mask = 16'h30B8;
defparam \Master_0|ADDR_M[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N24
cycloneive_lcell_comb \Master_0|ADDR_M[1]~118 (
// Equation(s):
// \Master_0|ADDR_M[1]~118_combout  = (\Master_0|ADDR_M[1]~117_combout  & (\Master_0|ATCONV|cnt [2] $ (((\Master_0|ATCONV|cnt [0]))))) # (!\Master_0|ADDR_M[1]~117_combout  & (!\Master_0|ATCONV|done~6_combout  & (\Master_0|ATCONV|cnt [2] $ 
// (\Master_0|ATCONV|cnt [0]))))

	.dataa(\Master_0|ADDR_M[1]~117_combout ),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|done~6_combout ),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~118 .lut_mask = 16'h238C;
defparam \Master_0|ADDR_M[1]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N2
cycloneive_lcell_comb \Master_0|ADDR_M[1]~121 (
// Equation(s):
// \Master_0|ADDR_M[1]~121_combout  = ((\Master_0|ADDR_M[1]~118_combout  & ((\Master_0|ATCONV|addr_y [1]) # (!\Master_0|ATCONV|done~1_combout )))) # (!\Master_0|ATCONV|done~6_combout )

	.dataa(\Master_0|ATCONV|done~1_combout ),
	.datab(\Master_0|ATCONV|addr_y [1]),
	.datac(\Master_0|ATCONV|done~6_combout ),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~121 .lut_mask = 16'hDF0F;
defparam \Master_0|ADDR_M[1]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N30
cycloneive_lcell_comb \Master_0|ADDR_M[1]~42 (
// Equation(s):
// \Master_0|ADDR_M[1]~42_combout  = (!\Master_0|ATCONV|addr_y[0]~0_combout  & ((\Master_0|ATCONV|cnt [1] & (!\Master_0|ATCONV|cnt [0] & !\Master_0|ATCONV|cnt [2])) # (!\Master_0|ATCONV|cnt [1] & (\Master_0|ATCONV|cnt [0] & \Master_0|ATCONV|cnt [2]))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~42 .lut_mask = 16'h1004;
defparam \Master_0|ADDR_M[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N14
cycloneive_lcell_comb \Master_0|ATCONV|Mux17~2 (
// Equation(s):
// \Master_0|ATCONV|Mux17~2_combout  = \Master_0|ATCONV|cnt [2] $ (\Master_0|ATCONV|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux17~2 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N20
cycloneive_lcell_comb \Master_0|ADDR_M[1]~43 (
// Equation(s):
// \Master_0|ADDR_M[1]~43_combout  = (\Master_0|ATCONV|done~6_combout  & ((\Master_0|ATCONV|Mux17~2_combout ) # ((\Master_0|ADDR_M[1]~118_combout  & !\Master_0|ATCONV|done~5_combout )))) # (!\Master_0|ATCONV|done~6_combout  & (\Master_0|ADDR_M[1]~118_combout 
// ))

	.dataa(\Master_0|ATCONV|done~6_combout ),
	.datab(\Master_0|ADDR_M[1]~118_combout ),
	.datac(\Master_0|ATCONV|done~5_combout ),
	.datad(\Master_0|ATCONV|Mux17~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~43 .lut_mask = 16'hEE4C;
defparam \Master_0|ADDR_M[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N10
cycloneive_lcell_comb \Master_0|ADDR_M[1]~38 (
// Equation(s):
// \Master_0|ADDR_M[1]~38_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|done~2_combout ) # ((!\Master_0|ATCONV|addr_y[0]~0_combout  & !\Master_0|ADDR_M[1]~118_combout ))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|done~2_combout ),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~38 .lut_mask = 16'hC0D0;
defparam \Master_0|ADDR_M[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N28
cycloneive_lcell_comb \Master_0|ADDR_M[1]~35 (
// Equation(s):
// \Master_0|ADDR_M[1]~35_combout  = (\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|done~2_combout ) # ((!\Master_0|ATCONV|addr_y[0]~0_combout  & !\Master_0|ADDR_M[1]~118_combout ))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|done~2_combout ),
	.datac(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~35 .lut_mask = 16'h888A;
defparam \Master_0|ADDR_M[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N14
cycloneive_lcell_comb \Master_0|ADDR_M[1]~36 (
// Equation(s):
// \Master_0|ADDR_M[1]~36_combout  = (!\Master_0|ATCONV|addr_x [1] & (\Master_0|ATCONV|done~0_combout  & ((\Master_0|ATCONV|addr_y [1]) # (!\Master_0|ATCONV|done~1_combout ))))

	.dataa(\Master_0|ATCONV|done~1_combout ),
	.datab(\Master_0|ATCONV|addr_x [1]),
	.datac(\Master_0|ATCONV|done~0_combout ),
	.datad(\Master_0|ATCONV|addr_y [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~36 .lut_mask = 16'h3010;
defparam \Master_0|ADDR_M[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N0
cycloneive_lcell_comb \Master_0|ADDR_M[1]~37 (
// Equation(s):
// \Master_0|ADDR_M[1]~37_combout  = (\Master_0|ADDR_M[1]~35_combout ) # ((\Master_0|ATCONV|cnt [3] & (\Master_0|ADDR_M[1]~36_combout  & !\Master_0|ADDR_M[1]~118_combout )))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ADDR_M[1]~35_combout ),
	.datac(\Master_0|ADDR_M[1]~36_combout ),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~37 .lut_mask = 16'hCCEC;
defparam \Master_0|ADDR_M[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N26
cycloneive_lcell_comb \Master_0|ADDR_M[1]~40 (
// Equation(s):
// \Master_0|ADDR_M[1]~40_combout  = (\Master_0|ATCONV|done~6_combout  & (\Master_0|ATCONV|Mux17~2_combout  & ((\Master_0|ATCONV|done~5_combout ) # (!\Master_0|ADDR_M[1]~118_combout ))))

	.dataa(\Master_0|ATCONV|done~6_combout ),
	.datab(\Master_0|ADDR_M[1]~118_combout ),
	.datac(\Master_0|ATCONV|done~5_combout ),
	.datad(\Master_0|ATCONV|Mux17~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~40 .lut_mask = 16'hA200;
defparam \Master_0|ADDR_M[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N12
cycloneive_lcell_comb \Master_0|ADDR_M[1]~39 (
// Equation(s):
// \Master_0|ADDR_M[1]~39_combout  = (\Master_0|ATCONV|cnt [1] & (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|addr_y[0]~0_combout ) # (\Master_0|ATCONV|cnt [3]))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~39 .lut_mask = 16'hC800;
defparam \Master_0|ADDR_M[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N24
cycloneive_lcell_comb \Master_0|ADDR_M[1]~119 (
// Equation(s):
// \Master_0|ADDR_M[1]~119_combout  = (\Master_0|ADDR_M[1]~39_combout  & (!\Master_0|ADDR_M[1]~118_combout  & ((\Master_0|ATCONV|addr_x [1]) # (!\Master_0|ATCONV|done~0_combout ))))

	.dataa(\Master_0|ADDR_M[1]~39_combout ),
	.datab(\Master_0|ATCONV|done~0_combout ),
	.datac(\Master_0|ATCONV|addr_x [1]),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~119 .lut_mask = 16'h00A2;
defparam \Master_0|ADDR_M[1]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N4
cycloneive_lcell_comb \Master_0|ADDR_M[1]~41 (
// Equation(s):
// \Master_0|ADDR_M[1]~41_combout  = (!\Master_0|ADDR_M[1]~40_combout  & ((\Master_0|ADDR_M[1]~38_combout ) # ((\Master_0|ADDR_M[1]~37_combout ) # (\Master_0|ADDR_M[1]~119_combout ))))

	.dataa(\Master_0|ADDR_M[1]~38_combout ),
	.datab(\Master_0|ADDR_M[1]~37_combout ),
	.datac(\Master_0|ADDR_M[1]~40_combout ),
	.datad(\Master_0|ADDR_M[1]~119_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~41 .lut_mask = 16'h0F0E;
defparam \Master_0|ADDR_M[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N22
cycloneive_lcell_comb \Master_0|ADDR_M[1]~44 (
// Equation(s):
// \Master_0|ADDR_M[1]~44_combout  = (\Master_0|ADDR_M[1]~42_combout ) # ((\Master_0|ADDR_M[1]~41_combout ) # ((\Master_0|ADDR_M[1]~43_combout  & !\Master_0|ATCONV|cnt [1])))

	.dataa(\Master_0|ADDR_M[1]~42_combout ),
	.datab(\Master_0|ADDR_M[1]~43_combout ),
	.datac(\Master_0|ADDR_M[1]~41_combout ),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~44 .lut_mask = 16'hFAFE;
defparam \Master_0|ADDR_M[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N22
cycloneive_lcell_comb \Master_0|ADDR_M[5]~51 (
// Equation(s):
// \Master_0|ADDR_M[5]~51_combout  = (\u_BUS|Mux66~2_combout  & ((\Master_0|ADDR_M[1]~121_combout ) # (\Master_0|ADDR_M[1]~44_combout )))

	.dataa(\Master_0|ADDR_M[1]~121_combout ),
	.datab(\Master_0|ADDR_M[1]~44_combout ),
	.datac(gnd),
	.datad(\u_BUS|Mux66~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~51 .lut_mask = 16'hEE00;
defparam \Master_0|ADDR_M[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N8
cycloneive_lcell_comb \Master_0|ADDR_M[1]~45 (
// Equation(s):
// \Master_0|ADDR_M[1]~45_combout  = (!\Master_0|ADDR_M[1]~38_combout  & (\Master_0|ADDR_M[1]~37_combout  & (!\Master_0|ADDR_M[1]~40_combout  & !\Master_0|ADDR_M[1]~42_combout )))

	.dataa(\Master_0|ADDR_M[1]~38_combout ),
	.datab(\Master_0|ADDR_M[1]~37_combout ),
	.datac(\Master_0|ADDR_M[1]~40_combout ),
	.datad(\Master_0|ADDR_M[1]~42_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~45 .lut_mask = 16'h0004;
defparam \Master_0|ADDR_M[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N24
cycloneive_lcell_comb \Master_0|ADDR_M[1]~120 (
// Equation(s):
// \Master_0|ADDR_M[1]~120_combout  = (\Master_0|ADDR_M[1]~44_combout  & (((\Master_0|ADDR_M[1]~45_combout ) # (!\Master_0|ADDR_M[1]~42_combout )) # (!\Master_0|ATCONV|cnt [3])))

	.dataa(\Master_0|ADDR_M[1]~44_combout ),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ADDR_M[1]~42_combout ),
	.datad(\Master_0|ADDR_M[1]~45_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~120 .lut_mask = 16'hAA2A;
defparam \Master_0|ADDR_M[1]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y47_N18
cycloneive_lcell_comb \Master_0|ADDR_M[1]~47 (
// Equation(s):
// \Master_0|ADDR_M[1]~47_combout  = (\Master_0|ADDR_M[1]~118_combout  & (((!\Master_0|ATCONV|cnt [1])))) # (!\Master_0|ADDR_M[1]~118_combout  & (\Master_0|ATCONV|addr_y[0]~0_combout  & ((\Master_0|ATCONV|cnt [2]) # (\Master_0|ATCONV|cnt [1]))))

	.dataa(\Master_0|ATCONV|cnt [2]),
	.datab(\Master_0|ADDR_M[1]~118_combout ),
	.datac(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~47 .lut_mask = 16'h30EC;
defparam \Master_0|ADDR_M[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N8
cycloneive_lcell_comb \Master_0|ADDR_M[1]~46 (
// Equation(s):
// \Master_0|ADDR_M[1]~46_combout  = (\Master_0|ADDR_M[1]~45_combout ) # ((!\Master_0|ATCONV|cnt [3] & \Master_0|ADDR_M[1]~42_combout ))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(\Master_0|ADDR_M[1]~42_combout ),
	.datad(\Master_0|ADDR_M[1]~45_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~46 .lut_mask = 16'hFF50;
defparam \Master_0|ADDR_M[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N6
cycloneive_lcell_comb \Master_0|ADDR_M[1]~48 (
// Equation(s):
// \Master_0|ADDR_M[1]~48_combout  = (\Master_0|ADDR_M[1]~44_combout  & (((\Master_0|ADDR_M[1]~46_combout )))) # (!\Master_0|ADDR_M[1]~44_combout  & (!\Master_0|ADDR_M[1]~47_combout  & ((!\Master_0|ATCONV|cnt [3]))))

	.dataa(\Master_0|ADDR_M[1]~44_combout ),
	.datab(\Master_0|ADDR_M[1]~47_combout ),
	.datac(\Master_0|ADDR_M[1]~46_combout ),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~48 .lut_mask = 16'hA0B1;
defparam \Master_0|ADDR_M[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N12
cycloneive_lcell_comb \Master_0|ADDR_M[1]~49 (
// Equation(s):
// \Master_0|ADDR_M[1]~49_combout  = (\Master_0|ADDR_M[1]~120_combout  & ((\Master_0|ADDR_M[1]~48_combout  & ((!\Master_0|ATCONV|addr_x [1]))) # (!\Master_0|ADDR_M[1]~48_combout  & (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|addr_x [1])))) # 
// (!\Master_0|ADDR_M[1]~120_combout  & (((\Master_0|ADDR_M[1]~48_combout ))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ADDR_M[1]~120_combout ),
	.datac(\Master_0|ADDR_M[1]~48_combout ),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~49 .lut_mask = 16'h34F0;
defparam \Master_0|ADDR_M[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N20
cycloneive_lcell_comb \Master_0|ADDR_M[1]~34 (
// Equation(s):
// \Master_0|ADDR_M[1]~34_combout  = (\Master_0|ADDR_M[1]~118_combout ) # ((\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|cnt [2]) # (\Master_0|ATCONV|cnt [1]))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [1]),
	.datad(\Master_0|ADDR_M[1]~118_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~34 .lut_mask = 16'hFFA8;
defparam \Master_0|ADDR_M[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N16
cycloneive_lcell_comb \Master_0|ATCONV|Add5~0 (
// Equation(s):
// \Master_0|ATCONV|Add5~0_combout  = \Master_0|ATCONV|addr_x [1] $ (VCC)
// \Master_0|ATCONV|Add5~1  = CARRY(\Master_0|ATCONV|addr_x [1])

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add5~0_combout ),
	.cout(\Master_0|ATCONV|Add5~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add5~0 .lut_mask = 16'h33CC;
defparam \Master_0|ATCONV|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N14
cycloneive_lcell_comb \Master_0|ADDR_M[1]~50 (
// Equation(s):
// \Master_0|ADDR_M[1]~50_combout  = (\Master_0|ADDR_M[1]~49_combout  & ((\Master_0|ADDR_M[1]~44_combout ) # ((\Master_0|ATCONV|Add5~0_combout )))) # (!\Master_0|ADDR_M[1]~49_combout  & (!\Master_0|ADDR_M[1]~44_combout  & (!\Master_0|ADDR_M[1]~34_combout )))

	.dataa(\Master_0|ADDR_M[1]~49_combout ),
	.datab(\Master_0|ADDR_M[1]~44_combout ),
	.datac(\Master_0|ADDR_M[1]~34_combout ),
	.datad(\Master_0|ATCONV|Add5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~50 .lut_mask = 16'hAB89;
defparam \Master_0|ADDR_M[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N0
cycloneive_lcell_comb \Master_0|ATCONV|Mux46~0 (
// Equation(s):
// \Master_0|ATCONV|Mux46~0_combout  = (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|addr_x [1] $ (((\Master_0|ATCONV|cnt [0] & \Master_0|ATCONV|addr_x [0])))))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux46~0 .lut_mask = 16'h1320;
defparam \Master_0|ATCONV|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[1]~12 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[1]~12_combout  = (\Master_0|ATCONV|addr_s2 [1] & (\Master_0|ATCONV|addr_s2 [0] $ (VCC))) # (!\Master_0|ATCONV|addr_s2 [1] & (\Master_0|ATCONV|addr_s2 [0] & VCC))
// \Master_0|ATCONV|addr_s2[1]~13  = CARRY((\Master_0|ATCONV|addr_s2 [1] & \Master_0|ATCONV|addr_s2 [0]))

	.dataa(\Master_0|ATCONV|addr_s2 [1]),
	.datab(\Master_0|ATCONV|addr_s2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_s2[1]~12_combout ),
	.cout(\Master_0|ATCONV|addr_s2[1]~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[1]~12 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV|addr_s2[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N7
dffeas \Master_0|ATCONV|addr_s2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N22
cycloneive_lcell_comb \Master_0|ADDR_M[1]~52 (
// Equation(s):
// \Master_0|ADDR_M[1]~52_combout  = (\Master_0|ADDR_M[0]~31_combout  & ((\Master_0|ATCONV|Mux46~0_combout ) # ((\Master_0|ATCONV|addr_s2 [1] & \Master_0|ATCONV|cnt [2]))))

	.dataa(\Master_0|ATCONV|Mux46~0_combout ),
	.datab(\Master_0|ADDR_M[0]~31_combout ),
	.datac(\Master_0|ATCONV|addr_s2 [1]),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~52 .lut_mask = 16'hC888;
defparam \Master_0|ADDR_M[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N2
cycloneive_lcell_comb \Master_0|ADDR_M[1]~122 (
// Equation(s):
// \Master_0|ADDR_M[1]~122_combout  = (\Master_0|ATCONV|state.LAYER0~q  & ((\Master_0|ATCONV|addr_x [1] & ((\Master_0|ATCONV|Equal2~0_combout ))) # (!\Master_0|ATCONV|addr_x [1] & (\Master_0|ADDR_M[1]~52_combout )))) # (!\Master_0|ATCONV|state.LAYER0~q  & 
// (\Master_0|ADDR_M[1]~52_combout ))

	.dataa(\Master_0|ADDR_M[1]~52_combout ),
	.datab(\Master_0|ATCONV|Equal2~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~122 .lut_mask = 16'hCAAA;
defparam \Master_0|ADDR_M[1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y47_N10
cycloneive_lcell_comb \Master_0|ADDR_M[1]~53 (
// Equation(s):
// \Master_0|ADDR_M[1]~53_combout  = (\Master_0|ADDR_M[5]~51_combout  & ((\Master_0|ADDR_M[1]~50_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[1]~122_combout )))) # (!\Master_0|ADDR_M[5]~51_combout  & 
// (((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[1]~122_combout ))))

	.dataa(\Master_0|ADDR_M[5]~51_combout ),
	.datab(\Master_0|ADDR_M[1]~50_combout ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ADDR_M[1]~122_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~53 .lut_mask = 16'h8F88;
defparam \Master_0|ADDR_M[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneive_lcell_comb \u_BUS|Mux48~0 (
// Equation(s):
// \u_BUS|Mux48~0_combout  = (\Master_0|ADDR_M[1]~53_combout  & \Master_0|ID_M[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ADDR_M[1]~53_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux48~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N22
cycloneive_lcell_comb \Master_0|ATCONV|Mux45~0 (
// Equation(s):
// \Master_0|ATCONV|Mux45~0_combout  = \Master_0|ATCONV|addr_x [2] $ (((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|addr_x [0] & \Master_0|ATCONV|addr_x [1]))))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|addr_x [0]),
	.datac(\Master_0|ATCONV|addr_x [1]),
	.datad(\Master_0|ATCONV|addr_x [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux45~0 .lut_mask = 16'h7F80;
defparam \Master_0|ATCONV|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[2]~14 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[2]~14_combout  = (\Master_0|ATCONV|addr_s2 [2] & (!\Master_0|ATCONV|addr_s2[1]~13 )) # (!\Master_0|ATCONV|addr_s2 [2] & ((\Master_0|ATCONV|addr_s2[1]~13 ) # (GND)))
// \Master_0|ATCONV|addr_s2[2]~15  = CARRY((!\Master_0|ATCONV|addr_s2[1]~13 ) # (!\Master_0|ATCONV|addr_s2 [2]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[1]~13 ),
	.combout(\Master_0|ATCONV|addr_s2[2]~14_combout ),
	.cout(\Master_0|ATCONV|addr_s2[2]~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[2]~14 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|addr_s2[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N9
dffeas \Master_0|ATCONV|addr_s2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux45~1 (
// Equation(s):
// \Master_0|ATCONV|Mux45~1_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|addr_s2 [2]))) # (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|Mux45~0_combout ))

	.dataa(\Master_0|ATCONV|Mux45~0_combout ),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(gnd),
	.datad(\Master_0|ATCONV|addr_s2 [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux45~1 .lut_mask = 16'hEE22;
defparam \Master_0|ATCONV|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N26
cycloneive_lcell_comb \Master_0|ADDR_M[2]~57 (
// Equation(s):
// \Master_0|ADDR_M[2]~57_combout  = (\Master_0|ADDR_M[0]~31_combout  & (\Master_0|ATCONV|Mux45~1_combout  & ((!\Master_0|ATCONV|addr_x [2]) # (!\Master_0|ATCONV|state.LAYER0~q ))))

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(\Master_0|ATCONV|addr_x [2]),
	.datac(\Master_0|ADDR_M[0]~31_combout ),
	.datad(\Master_0|ATCONV|Mux45~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~57 .lut_mask = 16'h7000;
defparam \Master_0|ADDR_M[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N14
cycloneive_lcell_comb \Master_0|ADDR_M[2]~123 (
// Equation(s):
// \Master_0|ADDR_M[2]~123_combout  = (\Master_0|ADDR_M[2]~57_combout ) # ((\Master_0|ATCONV|Equal2~0_combout  & (\Master_0|ATCONV|addr_x [2] & \Master_0|ATCONV|state.LAYER0~q )))

	.dataa(\Master_0|ATCONV|Equal2~0_combout ),
	.datab(\Master_0|ATCONV|addr_x [2]),
	.datac(\Master_0|ADDR_M[2]~57_combout ),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~123 .lut_mask = 16'hF8F0;
defparam \Master_0|ADDR_M[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N30
cycloneive_lcell_comb \Master_0|ADDR_M[2]~54 (
// Equation(s):
// \Master_0|ADDR_M[2]~54_combout  = (\Master_0|ADDR_M[1]~120_combout  & ((\Master_0|ADDR_M[1]~48_combout ) # (!\Master_0|ATCONV|cnt [3])))

	.dataa(\Master_0|ADDR_M[1]~48_combout ),
	.datab(\Master_0|ADDR_M[1]~120_combout ),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~54 .lut_mask = 16'h8C8C;
defparam \Master_0|ADDR_M[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N16
cycloneive_lcell_comb \Master_0|ADDR_M[2]~55 (
// Equation(s):
// \Master_0|ADDR_M[2]~55_combout  = (\Master_0|ADDR_M[2]~54_combout  & (\Master_0|ATCONV|addr_x [2] $ (((\Master_0|ADDR_M[1]~48_combout  & \Master_0|ATCONV|addr_x [1]))))) # (!\Master_0|ADDR_M[2]~54_combout  & (\Master_0|ADDR_M[1]~48_combout ))

	.dataa(\Master_0|ADDR_M[1]~48_combout ),
	.datab(\Master_0|ATCONV|addr_x [2]),
	.datac(\Master_0|ADDR_M[2]~54_combout ),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~55 .lut_mask = 16'h6ACA;
defparam \Master_0|ADDR_M[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N18
cycloneive_lcell_comb \Master_0|ATCONV|Add5~2 (
// Equation(s):
// \Master_0|ATCONV|Add5~2_combout  = (\Master_0|ATCONV|addr_x [2] & (\Master_0|ATCONV|Add5~1  & VCC)) # (!\Master_0|ATCONV|addr_x [2] & (!\Master_0|ATCONV|Add5~1 ))
// \Master_0|ATCONV|Add5~3  = CARRY((!\Master_0|ATCONV|addr_x [2] & !\Master_0|ATCONV|Add5~1 ))

	.dataa(\Master_0|ATCONV|addr_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add5~1 ),
	.combout(\Master_0|ATCONV|Add5~2_combout ),
	.cout(\Master_0|ATCONV|Add5~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add5~2 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N4
cycloneive_lcell_comb \Master_0|ADDR_M[2]~56 (
// Equation(s):
// \Master_0|ADDR_M[2]~56_combout  = (\Master_0|ADDR_M[2]~55_combout  & ((\Master_0|ADDR_M[1]~44_combout ) # ((\Master_0|ATCONV|Add5~2_combout )))) # (!\Master_0|ADDR_M[2]~55_combout  & (!\Master_0|ADDR_M[1]~44_combout  & (!\Master_0|ADDR_M[1]~34_combout )))

	.dataa(\Master_0|ADDR_M[2]~55_combout ),
	.datab(\Master_0|ADDR_M[1]~44_combout ),
	.datac(\Master_0|ADDR_M[1]~34_combout ),
	.datad(\Master_0|ATCONV|Add5~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~56 .lut_mask = 16'hAB89;
defparam \Master_0|ADDR_M[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N4
cycloneive_lcell_comb \Master_0|ADDR_M[2]~58 (
// Equation(s):
// \Master_0|ADDR_M[2]~58_combout  = (\Master_0|ADDR_M[2]~123_combout  & (((\Master_0|ADDR_M[5]~51_combout  & \Master_0|ADDR_M[2]~56_combout )) # (!\Master_0|ATCONV|Selector2~0_combout ))) # (!\Master_0|ADDR_M[2]~123_combout  & 
// (((\Master_0|ADDR_M[5]~51_combout  & \Master_0|ADDR_M[2]~56_combout ))))

	.dataa(\Master_0|ADDR_M[2]~123_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\Master_0|ADDR_M[5]~51_combout ),
	.datad(\Master_0|ADDR_M[2]~56_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~58 .lut_mask = 16'hF222;
defparam \Master_0|ADDR_M[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N6
cycloneive_lcell_comb \u_BUS|Mux49~0 (
// Equation(s):
// \u_BUS|Mux49~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[2]~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[2]~58_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux49~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N20
cycloneive_lcell_comb \Master_0|ATCONV|Add5~4 (
// Equation(s):
// \Master_0|ATCONV|Add5~4_combout  = (\Master_0|ATCONV|addr_x [3] & ((GND) # (!\Master_0|ATCONV|Add5~3 ))) # (!\Master_0|ATCONV|addr_x [3] & (\Master_0|ATCONV|Add5~3  $ (GND)))
// \Master_0|ATCONV|Add5~5  = CARRY((\Master_0|ATCONV|addr_x [3]) # (!\Master_0|ATCONV|Add5~3 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add5~3 ),
	.combout(\Master_0|ATCONV|Add5~4_combout ),
	.cout(\Master_0|ATCONV|Add5~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add5~4 .lut_mask = 16'h3CCF;
defparam \Master_0|ATCONV|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N26
cycloneive_lcell_comb \Master_0|ADDR_M[3]~59 (
// Equation(s):
// \Master_0|ADDR_M[3]~59_combout  = (\Master_0|ADDR_M[1]~48_combout  & (\Master_0|ATCONV|addr_x [2] & ((\Master_0|ATCONV|addr_x [1])))) # (!\Master_0|ADDR_M[1]~48_combout  & (((\Master_0|ATCONV|cnt [3]))))

	.dataa(\Master_0|ATCONV|addr_x [2]),
	.datab(\Master_0|ADDR_M[1]~48_combout ),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~59 .lut_mask = 16'hB830;
defparam \Master_0|ADDR_M[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N20
cycloneive_lcell_comb \Master_0|ADDR_M[3]~60 (
// Equation(s):
// \Master_0|ADDR_M[3]~60_combout  = (\Master_0|ADDR_M[1]~120_combout  & ((\Master_0|ATCONV|addr_x [3] & (!\Master_0|ADDR_M[3]~59_combout )) # (!\Master_0|ATCONV|addr_x [3] & (\Master_0|ADDR_M[3]~59_combout  & \Master_0|ADDR_M[1]~48_combout )))) # 
// (!\Master_0|ADDR_M[1]~120_combout  & (((\Master_0|ADDR_M[1]~48_combout ))))

	.dataa(\Master_0|ATCONV|addr_x [3]),
	.datab(\Master_0|ADDR_M[1]~120_combout ),
	.datac(\Master_0|ADDR_M[3]~59_combout ),
	.datad(\Master_0|ADDR_M[1]~48_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~60 .lut_mask = 16'h7B08;
defparam \Master_0|ADDR_M[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N2
cycloneive_lcell_comb \Master_0|ADDR_M[3]~61 (
// Equation(s):
// \Master_0|ADDR_M[3]~61_combout  = (\Master_0|ADDR_M[3]~60_combout  & ((\Master_0|ATCONV|Add5~4_combout ) # ((\Master_0|ADDR_M[1]~44_combout )))) # (!\Master_0|ADDR_M[3]~60_combout  & (((!\Master_0|ADDR_M[1]~34_combout  & !\Master_0|ADDR_M[1]~44_combout 
// ))))

	.dataa(\Master_0|ATCONV|Add5~4_combout ),
	.datab(\Master_0|ADDR_M[3]~60_combout ),
	.datac(\Master_0|ADDR_M[1]~34_combout ),
	.datad(\Master_0|ADDR_M[1]~44_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~61 .lut_mask = 16'hCC8B;
defparam \Master_0|ADDR_M[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N16
cycloneive_lcell_comb \Master_0|ATCONV|Mux44~0 (
// Equation(s):
// \Master_0|ATCONV|Mux44~0_combout  = (\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|addr_x [0] & (\Master_0|ATCONV|addr_x [1] & \Master_0|ATCONV|addr_x [2])))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|addr_x [0]),
	.datac(\Master_0|ATCONV|addr_x [1]),
	.datad(\Master_0|ATCONV|addr_x [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux44~0 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[3]~16 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[3]~16_combout  = (\Master_0|ATCONV|addr_s2 [3] & (\Master_0|ATCONV|addr_s2[2]~15  $ (GND))) # (!\Master_0|ATCONV|addr_s2 [3] & (!\Master_0|ATCONV|addr_s2[2]~15  & VCC))
// \Master_0|ATCONV|addr_s2[3]~17  = CARRY((\Master_0|ATCONV|addr_s2 [3] & !\Master_0|ATCONV|addr_s2[2]~15 ))

	.dataa(\Master_0|ATCONV|addr_s2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[2]~15 ),
	.combout(\Master_0|ATCONV|addr_s2[3]~16_combout ),
	.cout(\Master_0|ATCONV|addr_s2[3]~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[3]~16 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV|addr_s2[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N11
dffeas \Master_0|ATCONV|addr_s2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux44~1 (
// Equation(s):
// \Master_0|ATCONV|Mux44~1_combout  = (\Master_0|ATCONV|cnt [2] & (((\Master_0|ATCONV|addr_s2 [3])))) # (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|addr_x [3] $ ((\Master_0|ATCONV|Mux44~0_combout ))))

	.dataa(\Master_0|ATCONV|addr_x [3]),
	.datab(\Master_0|ATCONV|Mux44~0_combout ),
	.datac(\Master_0|ATCONV|addr_s2 [3]),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux44~1 .lut_mask = 16'hF066;
defparam \Master_0|ATCONV|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N20
cycloneive_lcell_comb \Master_0|ADDR_M[3]~62 (
// Equation(s):
// \Master_0|ADDR_M[3]~62_combout  = (\Master_0|ATCONV|Mux44~1_combout  & (\Master_0|ADDR_M[0]~31_combout  & ((!\Master_0|ATCONV|state.LAYER0~q ) # (!\Master_0|ATCONV|addr_x [3]))))

	.dataa(\Master_0|ATCONV|Mux44~1_combout ),
	.datab(\Master_0|ADDR_M[0]~31_combout ),
	.datac(\Master_0|ATCONV|addr_x [3]),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~62 .lut_mask = 16'h0888;
defparam \Master_0|ADDR_M[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N24
cycloneive_lcell_comb \Master_0|ADDR_M[3]~124 (
// Equation(s):
// \Master_0|ADDR_M[3]~124_combout  = (\Master_0|ADDR_M[3]~62_combout ) # ((\Master_0|ATCONV|Equal2~0_combout  & (\Master_0|ATCONV|addr_x [3] & \Master_0|ATCONV|state.LAYER0~q )))

	.dataa(\Master_0|ATCONV|Equal2~0_combout ),
	.datab(\Master_0|ADDR_M[3]~62_combout ),
	.datac(\Master_0|ATCONV|addr_x [3]),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~124 .lut_mask = 16'hECCC;
defparam \Master_0|ADDR_M[3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N20
cycloneive_lcell_comb \Master_0|ADDR_M[3]~63 (
// Equation(s):
// \Master_0|ADDR_M[3]~63_combout  = (\Master_0|ATCONV|Selector2~0_combout  & (\Master_0|ADDR_M[3]~61_combout  & (\Master_0|ADDR_M[5]~51_combout ))) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ADDR_M[3]~124_combout ) # 
// ((\Master_0|ADDR_M[3]~61_combout  & \Master_0|ADDR_M[5]~51_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ADDR_M[3]~61_combout ),
	.datac(\Master_0|ADDR_M[5]~51_combout ),
	.datad(\Master_0|ADDR_M[3]~124_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~63 .lut_mask = 16'hD5C0;
defparam \Master_0|ADDR_M[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux50~0 (
// Equation(s):
// \u_BUS|Mux50~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[3]~63_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[3]~63_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux50~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N22
cycloneive_lcell_comb \Master_0|ATCONV|Add5~6 (
// Equation(s):
// \Master_0|ATCONV|Add5~6_combout  = (\Master_0|ATCONV|addr_x [4] & (\Master_0|ATCONV|Add5~5  & VCC)) # (!\Master_0|ATCONV|addr_x [4] & (!\Master_0|ATCONV|Add5~5 ))
// \Master_0|ATCONV|Add5~7  = CARRY((!\Master_0|ATCONV|addr_x [4] & !\Master_0|ATCONV|Add5~5 ))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add5~5 ),
	.combout(\Master_0|ATCONV|Add5~6_combout ),
	.cout(\Master_0|ATCONV|Add5~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add5~6 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N10
cycloneive_lcell_comb \Master_0|ATCONV|Add4~1 (
// Equation(s):
// \Master_0|ATCONV|Add4~1_combout  = \Master_0|ATCONV|addr_x [4] $ (((\Master_0|ATCONV|addr_x [2] & (\Master_0|ATCONV|addr_x [3] & \Master_0|ATCONV|addr_x [1]))))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|addr_x [2]),
	.datac(\Master_0|ATCONV|addr_x [3]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add4~1 .lut_mask = 16'h6AAA;
defparam \Master_0|ATCONV|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N4
cycloneive_lcell_comb \Master_0|ATCONV|Mux43~0 (
// Equation(s):
// \Master_0|ATCONV|Mux43~0_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|addr_x [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|addr_x [4]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux43~0 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N28
cycloneive_lcell_comb \Master_0|ADDR_M[4]~64 (
// Equation(s):
// \Master_0|ADDR_M[4]~64_combout  = (\Master_0|ADDR_M[1]~120_combout  & ((\Master_0|ADDR_M[1]~48_combout  & (\Master_0|ATCONV|Add4~1_combout )) # (!\Master_0|ADDR_M[1]~48_combout  & ((\Master_0|ATCONV|Mux43~0_combout ))))) # 
// (!\Master_0|ADDR_M[1]~120_combout  & (((\Master_0|ADDR_M[1]~48_combout ))))

	.dataa(\Master_0|ATCONV|Add4~1_combout ),
	.datab(\Master_0|ADDR_M[1]~120_combout ),
	.datac(\Master_0|ATCONV|Mux43~0_combout ),
	.datad(\Master_0|ADDR_M[1]~48_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~64 .lut_mask = 16'hBBC0;
defparam \Master_0|ADDR_M[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N14
cycloneive_lcell_comb \Master_0|ADDR_M[4]~65 (
// Equation(s):
// \Master_0|ADDR_M[4]~65_combout  = (\Master_0|ADDR_M[1]~44_combout  & (((\Master_0|ADDR_M[4]~64_combout )))) # (!\Master_0|ADDR_M[1]~44_combout  & ((\Master_0|ADDR_M[4]~64_combout  & (\Master_0|ATCONV|Add5~6_combout )) # (!\Master_0|ADDR_M[4]~64_combout  & 
// ((!\Master_0|ADDR_M[1]~34_combout )))))

	.dataa(\Master_0|ADDR_M[1]~44_combout ),
	.datab(\Master_0|ATCONV|Add5~6_combout ),
	.datac(\Master_0|ADDR_M[1]~34_combout ),
	.datad(\Master_0|ADDR_M[4]~64_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~65 .lut_mask = 16'hEE05;
defparam \Master_0|ADDR_M[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N26
cycloneive_lcell_comb \Master_0|ATCONV|Add7~0 (
// Equation(s):
// \Master_0|ATCONV|Add7~0_combout  = (\Master_0|ATCONV|addr_x [2] & (\Master_0|ATCONV|addr_x [3] & (\Master_0|ATCONV|addr_x [0] & \Master_0|ATCONV|addr_x [1])))

	.dataa(\Master_0|ATCONV|addr_x [2]),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|addr_x [0]),
	.datad(\Master_0|ATCONV|addr_x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add7~0 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N0
cycloneive_lcell_comb \Master_0|ADDR_M[4]~66 (
// Equation(s):
// \Master_0|ADDR_M[4]~66_combout  = (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|addr_x [4] $ (((\Master_0|ATCONV|Add7~0_combout  & \Master_0|ATCONV|cnt [0])))))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|Add7~0_combout ),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~66 .lut_mask = 16'h1222;
defparam \Master_0|ADDR_M[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[4]~18 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[4]~18_combout  = (\Master_0|ATCONV|addr_s2 [4] & (!\Master_0|ATCONV|addr_s2[3]~17 )) # (!\Master_0|ATCONV|addr_s2 [4] & ((\Master_0|ATCONV|addr_s2[3]~17 ) # (GND)))
// \Master_0|ATCONV|addr_s2[4]~19  = CARRY((!\Master_0|ATCONV|addr_s2[3]~17 ) # (!\Master_0|ATCONV|addr_s2 [4]))

	.dataa(\Master_0|ATCONV|addr_s2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[3]~17 ),
	.combout(\Master_0|ATCONV|addr_s2[4]~18_combout ),
	.cout(\Master_0|ATCONV|addr_s2[4]~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[4]~18 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV|addr_s2[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N13
dffeas \Master_0|ATCONV|addr_s2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N18
cycloneive_lcell_comb \Master_0|ADDR_M[4]~67 (
// Equation(s):
// \Master_0|ADDR_M[4]~67_combout  = (\Master_0|ADDR_M[0]~31_combout  & ((\Master_0|ADDR_M[4]~66_combout ) # ((\Master_0|ATCONV|cnt [2] & \Master_0|ATCONV|addr_s2 [4]))))

	.dataa(\Master_0|ADDR_M[4]~66_combout ),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ADDR_M[0]~31_combout ),
	.datad(\Master_0|ATCONV|addr_s2 [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~67 .lut_mask = 16'hE0A0;
defparam \Master_0|ADDR_M[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N6
cycloneive_lcell_comb \Master_0|ADDR_M[4]~125 (
// Equation(s):
// \Master_0|ADDR_M[4]~125_combout  = (\Master_0|ATCONV|addr_x [4] & ((\Master_0|ATCONV|state.LAYER0~q  & ((\Master_0|ATCONV|Equal2~0_combout ))) # (!\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ADDR_M[4]~67_combout )))) # (!\Master_0|ATCONV|addr_x [4] & 
// (\Master_0|ADDR_M[4]~67_combout ))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ADDR_M[4]~67_combout ),
	.datac(\Master_0|ATCONV|Equal2~0_combout ),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~125 .lut_mask = 16'hE4CC;
defparam \Master_0|ADDR_M[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N2
cycloneive_lcell_comb \Master_0|ADDR_M[4]~68 (
// Equation(s):
// \Master_0|ADDR_M[4]~68_combout  = (\Master_0|ADDR_M[4]~65_combout  & ((\Master_0|ADDR_M[5]~51_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[4]~125_combout )))) # (!\Master_0|ADDR_M[4]~65_combout  & 
// (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ADDR_M[4]~125_combout ))))

	.dataa(\Master_0|ADDR_M[4]~65_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\Master_0|ADDR_M[5]~51_combout ),
	.datad(\Master_0|ADDR_M[4]~125_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~68 .lut_mask = 16'hB3A0;
defparam \Master_0|ADDR_M[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneive_lcell_comb \u_BUS|Mux51~0 (
// Equation(s):
// \u_BUS|Mux51~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[4]~68_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[4]~68_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux51~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux42~0 (
// Equation(s):
// \Master_0|ATCONV|Mux42~0_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|addr_x [5])

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(gnd),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux42~0 .lut_mask = 16'h3300;
defparam \Master_0|ATCONV|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N0
cycloneive_lcell_comb \Master_0|ATCONV|Add4~2 (
// Equation(s):
// \Master_0|ATCONV|Add4~2_combout  = \Master_0|ATCONV|addr_x [5] $ (((\Master_0|ATCONV|addr_x [4] & (\Master_0|ATCONV|addr_x [3] & \Master_0|ATCONV|Add4~0_combout ))))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|addr_x [3]),
	.datac(\Master_0|ATCONV|Add4~0_combout ),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add4~2 .lut_mask = 16'h7F80;
defparam \Master_0|ATCONV|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N30
cycloneive_lcell_comb \Master_0|ADDR_M[5]~69 (
// Equation(s):
// \Master_0|ADDR_M[5]~69_combout  = (\Master_0|ADDR_M[1]~120_combout  & ((\Master_0|ADDR_M[1]~48_combout  & ((\Master_0|ATCONV|Add4~2_combout ))) # (!\Master_0|ADDR_M[1]~48_combout  & (\Master_0|ATCONV|Mux42~0_combout )))) # 
// (!\Master_0|ADDR_M[1]~120_combout  & (((\Master_0|ADDR_M[1]~48_combout ))))

	.dataa(\Master_0|ATCONV|Mux42~0_combout ),
	.datab(\Master_0|ADDR_M[1]~120_combout ),
	.datac(\Master_0|ADDR_M[1]~48_combout ),
	.datad(\Master_0|ATCONV|Add4~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~69 .lut_mask = 16'hF838;
defparam \Master_0|ADDR_M[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N24
cycloneive_lcell_comb \Master_0|ATCONV|Add5~8 (
// Equation(s):
// \Master_0|ATCONV|Add5~8_combout  = \Master_0|ATCONV|Add5~7  $ (\Master_0|ATCONV|addr_x [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(\Master_0|ATCONV|Add5~7 ),
	.combout(\Master_0|ATCONV|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add5~8 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N28
cycloneive_lcell_comb \Master_0|ADDR_M[5]~70 (
// Equation(s):
// \Master_0|ADDR_M[5]~70_combout  = (\Master_0|ADDR_M[5]~69_combout  & ((\Master_0|ADDR_M[1]~44_combout ) # ((\Master_0|ATCONV|Add5~8_combout )))) # (!\Master_0|ADDR_M[5]~69_combout  & (!\Master_0|ADDR_M[1]~44_combout  & (!\Master_0|ADDR_M[1]~34_combout )))

	.dataa(\Master_0|ADDR_M[5]~69_combout ),
	.datab(\Master_0|ADDR_M[1]~44_combout ),
	.datac(\Master_0|ADDR_M[1]~34_combout ),
	.datad(\Master_0|ATCONV|Add5~8_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~70 .lut_mask = 16'hAB89;
defparam \Master_0|ADDR_M[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux42~1 (
// Equation(s):
// \Master_0|ATCONV|Mux42~1_combout  = \Master_0|ATCONV|addr_x [5] $ (((\Master_0|ATCONV|addr_x [4] & (\Master_0|ATCONV|cnt [0] & \Master_0|ATCONV|Add7~0_combout ))))

	.dataa(\Master_0|ATCONV|addr_x [4]),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Add7~0_combout ),
	.datad(\Master_0|ATCONV|addr_x [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux42~1 .lut_mask = 16'h7F80;
defparam \Master_0|ATCONV|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[5]~20 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[5]~20_combout  = (\Master_0|ATCONV|addr_s2 [5] & (\Master_0|ATCONV|addr_s2[4]~19  $ (GND))) # (!\Master_0|ATCONV|addr_s2 [5] & (!\Master_0|ATCONV|addr_s2[4]~19  & VCC))
// \Master_0|ATCONV|addr_s2[5]~21  = CARRY((\Master_0|ATCONV|addr_s2 [5] & !\Master_0|ATCONV|addr_s2[4]~19 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[4]~19 ),
	.combout(\Master_0|ATCONV|addr_s2[5]~20_combout ),
	.cout(\Master_0|ATCONV|addr_s2[5]~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[5]~20 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV|addr_s2[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N15
dffeas \Master_0|ATCONV|addr_s2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N2
cycloneive_lcell_comb \Master_0|ATCONV|Mux42~2 (
// Equation(s):
// \Master_0|ATCONV|Mux42~2_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|addr_s2 [5]))) # (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|Mux42~1_combout ))

	.dataa(\Master_0|ATCONV|Mux42~1_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|addr_s2 [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux42~2 .lut_mask = 16'hFA0A;
defparam \Master_0|ATCONV|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N26
cycloneive_lcell_comb \Master_0|ADDR_M[5]~71 (
// Equation(s):
// \Master_0|ADDR_M[5]~71_combout  = (\Master_0|ATCONV|Mux42~2_combout  & (\Master_0|ADDR_M[0]~31_combout  & ((!\Master_0|ATCONV|state.LAYER0~q ) # (!\Master_0|ATCONV|addr_x [5]))))

	.dataa(\Master_0|ATCONV|Mux42~2_combout ),
	.datab(\Master_0|ATCONV|addr_x [5]),
	.datac(\Master_0|ADDR_M[0]~31_combout ),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~71 .lut_mask = 16'h20A0;
defparam \Master_0|ADDR_M[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N12
cycloneive_lcell_comb \Master_0|ADDR_M[5]~126 (
// Equation(s):
// \Master_0|ADDR_M[5]~126_combout  = (\Master_0|ADDR_M[5]~71_combout ) # ((\Master_0|ATCONV|addr_x [5] & (\Master_0|ATCONV|Equal2~0_combout  & \Master_0|ATCONV|state.LAYER0~q )))

	.dataa(\Master_0|ADDR_M[5]~71_combout ),
	.datab(\Master_0|ATCONV|addr_x [5]),
	.datac(\Master_0|ATCONV|Equal2~0_combout ),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~126 .lut_mask = 16'hEAAA;
defparam \Master_0|ADDR_M[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N16
cycloneive_lcell_comb \Master_0|ADDR_M[5]~72 (
// Equation(s):
// \Master_0|ADDR_M[5]~72_combout  = (\Master_0|ATCONV|Selector2~0_combout  & (\Master_0|ADDR_M[5]~70_combout  & (\Master_0|ADDR_M[5]~51_combout ))) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ADDR_M[5]~126_combout ) # 
// ((\Master_0|ADDR_M[5]~70_combout  & \Master_0|ADDR_M[5]~51_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ADDR_M[5]~70_combout ),
	.datac(\Master_0|ADDR_M[5]~51_combout ),
	.datad(\Master_0|ADDR_M[5]~126_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~72 .lut_mask = 16'hD5C0;
defparam \Master_0|ADDR_M[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneive_lcell_comb \u_BUS|Mux52~0 (
// Equation(s):
// \u_BUS|Mux52~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[5]~72_combout )

	.dataa(gnd),
	.datab(\Master_0|ID_M[0]~1_combout ),
	.datac(\Master_0|ADDR_M[5]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux52~0 .lut_mask = 16'hC0C0;
defparam \u_BUS|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N12
cycloneive_lcell_comb \u_BUS|Mux66~4 (
// Equation(s):
// \u_BUS|Mux66~4_combout  = (\Master_0|ATCONV|cnt [3] & (((!\Master_0|ATCONV|cnt [1] & !\Master_0|ATCONV|cnt [2])))) # (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|addr_y [0]) # ((\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|cnt [2]))))

	.dataa(\Master_0|ATCONV|addr_y [0]),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\u_BUS|Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux66~4 .lut_mask = 16'h0E3A;
defparam \u_BUS|Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N10
cycloneive_lcell_comb \Master_0|ATCONV|Add2~1 (
// Equation(s):
// \Master_0|ATCONV|Add2~1_combout  = (\Master_0|ATCONV|addr_y [2] & (\Master_0|ATCONV|addr_y [1] & \Master_0|ATCONV|addr_y [3]))

	.dataa(\Master_0|ATCONV|addr_y [2]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|addr_y [1]),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add2~1 .lut_mask = 16'hA000;
defparam \Master_0|ATCONV|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N16
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[6]~8 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[6]~8_combout  = (\Master_0|ATCONV|Add2~1_combout  & (\Master_0|ATCONV|addr_y [5] & (!\Master_0|ATCONV|done~5_combout  & \Master_0|ATCONV|addr_y [4])))

	.dataa(\Master_0|ATCONV|Add2~1_combout ),
	.datab(\Master_0|ATCONV|addr_y [5]),
	.datac(\Master_0|ATCONV|done~5_combout ),
	.datad(\Master_0|ATCONV|addr_y [4]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[6]~8 .lut_mask = 16'h0800;
defparam \Master_0|ATCONV|addr_rom[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N14
cycloneive_lcell_comb \u_BUS|Mux66~3 (
// Equation(s):
// \u_BUS|Mux66~3_combout  = (\u_BUS|Mux66~2_combout  & ((\Master_0|ATCONV|addr_y [0]) # (\Master_0|ATCONV|addr_rom[6]~8_combout )))

	.dataa(\Master_0|ATCONV|addr_y [0]),
	.datab(\u_BUS|Mux66~2_combout ),
	.datac(\Master_0|ATCONV|addr_rom[6]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux66~3 .lut_mask = 16'hC8C8;
defparam \u_BUS|Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N18
cycloneive_lcell_comb \u_BUS|Mux66~6 (
// Equation(s):
// \u_BUS|Mux66~6_combout  = (\Master_0|ATCONV|cnt [3] & (((\Master_0|ATCONV|cnt [0])))) # (!\Master_0|ATCONV|cnt [3] & (\Master_0|ATCONV|done~5_combout  & ((!\Master_0|ATCONV|cnt [0]) # (!\Master_0|ATCONV|cnt [1]))))

	.dataa(\Master_0|ATCONV|done~5_combout ),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\u_BUS|Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux66~6 .lut_mask = 16'hF20A;
defparam \u_BUS|Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N2
cycloneive_lcell_comb \u_BUS|Mux66~5 (
// Equation(s):
// \u_BUS|Mux66~5_combout  = (\u_BUS|Mux66~4_combout  & (\u_BUS|Mux66~3_combout  & ((\Master_0|ATCONV|cnt [2]) # (!\u_BUS|Mux66~6_combout ))))

	.dataa(\u_BUS|Mux66~4_combout ),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\u_BUS|Mux66~3_combout ),
	.datad(\u_BUS|Mux66~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux66~5 .lut_mask = 16'h80A0;
defparam \u_BUS|Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N4
cycloneive_lcell_comb \Master_0|ADDR_M[6]~74 (
// Equation(s):
// \Master_0|ADDR_M[6]~74_combout  = (!\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|cnt [2] & !\Master_0|ATCONV|cnt [1]))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~74 .lut_mask = 16'h0050;
defparam \Master_0|ADDR_M[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N4
cycloneive_lcell_comb \Master_0|ADDR_M[6]~73 (
// Equation(s):
// \Master_0|ADDR_M[6]~73_combout  = (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|cnt [1] $ (\Master_0|ATCONV|addr_y [0])))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|addr_y [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~73 .lut_mask = 16'h050A;
defparam \Master_0|ADDR_M[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[6]~22 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[6]~22_combout  = (\Master_0|ATCONV|addr_s2 [6] & (!\Master_0|ATCONV|addr_s2[5]~21 )) # (!\Master_0|ATCONV|addr_s2 [6] & ((\Master_0|ATCONV|addr_s2[5]~21 ) # (GND)))
// \Master_0|ATCONV|addr_s2[6]~23  = CARRY((!\Master_0|ATCONV|addr_s2[5]~21 ) # (!\Master_0|ATCONV|addr_s2 [6]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[5]~21 ),
	.combout(\Master_0|ATCONV|addr_s2[6]~22_combout ),
	.cout(\Master_0|ATCONV|addr_s2[6]~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[6]~22 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|addr_s2[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N17
dffeas \Master_0|ATCONV|addr_s2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[6] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N10
cycloneive_lcell_comb \Master_0|ADDR_M[6]~75 (
// Equation(s):
// \Master_0|ADDR_M[6]~75_combout  = (\Master_0|ADDR_M[6]~73_combout ) # ((\Master_0|ADDR_M[6]~74_combout  & \Master_0|ATCONV|addr_s2 [6]))

	.dataa(\Master_0|ADDR_M[6]~74_combout ),
	.datab(\Master_0|ADDR_M[6]~73_combout ),
	.datac(\Master_0|ATCONV|addr_s2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~75 .lut_mask = 16'hECEC;
defparam \Master_0|ADDR_M[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|Selector9~0 (
// Equation(s):
// \Master_0|ATCONV|Selector9~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & \Master_0|ATCONV|addr_y [0])

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|addr_y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector9~0 .lut_mask = 16'hAA00;
defparam \Master_0|ATCONV|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N2
cycloneive_lcell_comb \Master_0|ADDR_M[6]~76 (
// Equation(s):
// \Master_0|ADDR_M[6]~76_combout  = (\Master_0|ATCONV|Selector9~0_combout  & (((\Master_0|ATCONV|Selector3~0_combout )))) # (!\Master_0|ATCONV|Selector9~0_combout  & (\Master_0|ADDR_M[6]~75_combout  & ((\Master_0|ADDR_M[0]~30_combout ))))

	.dataa(\Master_0|ADDR_M[6]~75_combout ),
	.datab(\Master_0|ATCONV|Selector9~0_combout ),
	.datac(\Master_0|ATCONV|Selector3~0_combout ),
	.datad(\Master_0|ADDR_M[0]~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~76 .lut_mask = 16'hE2C0;
defparam \Master_0|ADDR_M[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux53~0 (
// Equation(s):
// \u_BUS|Mux53~0_combout  = (\Master_0|ID_M[0]~1_combout  & ((\u_BUS|Mux66~5_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[6]~76_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ID_M[0]~1_combout ),
	.datac(\u_BUS|Mux66~5_combout ),
	.datad(\Master_0|ADDR_M[6]~76_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux53~0 .lut_mask = 16'hC4C0;
defparam \u_BUS|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N6
cycloneive_lcell_comb \Master_0|ADDR_M[7]~80 (
// Equation(s):
// \Master_0|ADDR_M[7]~80_combout  = (!\Master_0|ATCONV|cnt [3] & !\Master_0|ATCONV|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~80 .lut_mask = 16'h000F;
defparam \Master_0|ADDR_M[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N4
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom~9 (
// Equation(s):
// \Master_0|ATCONV|addr_rom~9_combout  = (\Master_0|ATCONV|addr_y [5] & (\Master_0|ATCONV|Add2~0_combout  & ((\Master_0|ATCONV|addr_y[0]~0_combout ) # (\Master_0|ATCONV|done~6_combout ))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|addr_y [5]),
	.datac(\Master_0|ATCONV|done~6_combout ),
	.datad(\Master_0|ATCONV|Add2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom~9 .lut_mask = 16'hC800;
defparam \Master_0|ATCONV|addr_rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N20
cycloneive_lcell_comb \Master_0|ADDR_M[7]~81 (
// Equation(s):
// \Master_0|ADDR_M[7]~81_combout  = (\Master_0|ATCONV|cnt [2]) # ((\Master_0|ATCONV|cnt [3]) # ((\Master_0|ATCONV|done~5_combout  & !\Master_0|ATCONV|addr_rom~9_combout )))

	.dataa(\Master_0|ATCONV|done~5_combout ),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|addr_rom~9_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~81 .lut_mask = 16'hFCFE;
defparam \Master_0|ADDR_M[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N22
cycloneive_lcell_comb \Master_0|ADDR_M[7]~82 (
// Equation(s):
// \Master_0|ADDR_M[7]~82_combout  = (\Master_0|ADDR_M[7]~81_combout  & ((\Master_0|ATCONV|done~5_combout  & ((\Master_0|ATCONV|Add0~0_combout ))) # (!\Master_0|ATCONV|done~5_combout  & (\Master_0|ADDR_M[7]~80_combout )))) # (!\Master_0|ADDR_M[7]~81_combout  
// & (((\Master_0|ATCONV|Add0~0_combout ))))

	.dataa(\Master_0|ADDR_M[7]~80_combout ),
	.datab(\Master_0|ADDR_M[7]~81_combout ),
	.datac(\Master_0|ATCONV|done~5_combout ),
	.datad(\Master_0|ATCONV|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~82 .lut_mask = 16'hFB08;
defparam \Master_0|ADDR_M[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N14
cycloneive_lcell_comb \Master_0|ATCONV|addr_rom[11]~10 (
// Equation(s):
// \Master_0|ATCONV|addr_rom[11]~10_combout  = (!\Master_0|ATCONV|addr_y [1] & (\Master_0|ATCONV|done~1_combout  & ((\Master_0|ATCONV|addr_y[0]~0_combout ) # (\Master_0|ATCONV|done~6_combout ))))

	.dataa(\Master_0|ATCONV|addr_y[0]~0_combout ),
	.datab(\Master_0|ATCONV|addr_y [1]),
	.datac(\Master_0|ATCONV|done~6_combout ),
	.datad(\Master_0|ATCONV|done~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|addr_rom[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_rom[11]~10 .lut_mask = 16'h3200;
defparam \Master_0|ATCONV|addr_rom[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N26
cycloneive_lcell_comb \Master_0|ADDR_M[7]~77 (
// Equation(s):
// \Master_0|ADDR_M[7]~77_combout  = (!\Master_0|ATCONV|addr_rom~9_combout  & ((\Master_0|ATCONV|done~5_combout  & ((\Master_0|ATCONV|cnt [3]))) # (!\Master_0|ATCONV|done~5_combout  & (\Master_0|ATCONV|LessThan1~0_combout ))))

	.dataa(\Master_0|ATCONV|done~5_combout ),
	.datab(\Master_0|ATCONV|LessThan1~0_combout ),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|addr_rom~9_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~77 .lut_mask = 16'h00E4;
defparam \Master_0|ADDR_M[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N8
cycloneive_lcell_comb \Master_0|ADDR_M[7]~78 (
// Equation(s):
// \Master_0|ADDR_M[7]~78_combout  = (\Master_0|ADDR_M[7]~77_combout  & ((\Master_0|ATCONV|cnt [3]) # ((\Master_0|ATCONV|cnt [2]) # (\Master_0|ATCONV|done~5_combout ))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ADDR_M[7]~77_combout ),
	.datad(\Master_0|ATCONV|done~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~78 .lut_mask = 16'hF0E0;
defparam \Master_0|ADDR_M[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N0
cycloneive_lcell_comb \Master_0|ADDR_M[7]~79 (
// Equation(s):
// \Master_0|ADDR_M[7]~79_combout  = (\Master_0|ATCONV|addr_rom[11]~10_combout  & (\Master_0|ATCONV|cnt [3])) # (!\Master_0|ATCONV|addr_rom[11]~10_combout  & ((\Master_0|ADDR_M[7]~78_combout )))

	.dataa(\Master_0|ATCONV|addr_rom[11]~10_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ADDR_M[7]~78_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~79 .lut_mask = 16'hF5A0;
defparam \Master_0|ADDR_M[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N4
cycloneive_lcell_comb \Master_0|ADDR_M[7]~83 (
// Equation(s):
// \Master_0|ADDR_M[7]~83_combout  = (!\Master_0|ATCONV|cnt [3] & (!\Master_0|ATCONV|addr_rom[6]~8_combout  & \Master_0|ATCONV|cnt [2]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|addr_rom[6]~8_combout ),
	.datad(\Master_0|ATCONV|cnt [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~83 .lut_mask = 16'h0300;
defparam \Master_0|ADDR_M[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N26
cycloneive_lcell_comb \Master_0|ADDR_M[7]~84 (
// Equation(s):
// \Master_0|ADDR_M[7]~84_combout  = (!\Master_0|ADDR_M[7]~83_combout  & ((\Master_0|ADDR_M[7]~79_combout  & ((!\Master_0|ATCONV|Equal6~1_combout ))) # (!\Master_0|ADDR_M[7]~79_combout  & (!\Master_0|ADDR_M[7]~82_combout ))))

	.dataa(\Master_0|ADDR_M[7]~82_combout ),
	.datab(\Master_0|ADDR_M[7]~79_combout ),
	.datac(\Master_0|ADDR_M[7]~83_combout ),
	.datad(\Master_0|ATCONV|Equal6~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~84 .lut_mask = 16'h010D;
defparam \Master_0|ADDR_M[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N10
cycloneive_lcell_comb \Master_0|ADDR_M[7]~86 (
// Equation(s):
// \Master_0|ADDR_M[7]~86_combout  = (\Master_0|ADDR_M[7]~83_combout  & (((!\Master_0|ATCONV|cnt [1])))) # (!\Master_0|ADDR_M[7]~83_combout  & (\Master_0|ADDR_M[7]~82_combout  & (!\Master_0|ADDR_M[7]~79_combout )))

	.dataa(\Master_0|ADDR_M[7]~82_combout ),
	.datab(\Master_0|ADDR_M[7]~79_combout ),
	.datac(\Master_0|ADDR_M[7]~83_combout ),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~86 .lut_mask = 16'h02F2;
defparam \Master_0|ADDR_M[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneive_lcell_comb \Master_0|ADDR_M[7]~87 (
// Equation(s):
// \Master_0|ADDR_M[7]~87_combout  = (\Master_0|ADDR_M[7]~84_combout  & (\Master_0|ADDR_M[7]~81_combout )) # (!\Master_0|ADDR_M[7]~84_combout  & ((\Master_0|ATCONV|addr_y [1] $ (!\Master_0|ADDR_M[7]~86_combout ))))

	.dataa(\Master_0|ADDR_M[7]~84_combout ),
	.datab(\Master_0|ADDR_M[7]~81_combout ),
	.datac(\Master_0|ATCONV|addr_y [1]),
	.datad(\Master_0|ADDR_M[7]~86_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~87 .lut_mask = 16'hD88D;
defparam \Master_0|ADDR_M[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N24
cycloneive_lcell_comb \Master_0|ADDR_M[7]~85 (
// Equation(s):
// \Master_0|ADDR_M[7]~85_combout  = (\Master_0|ADDR_M[7]~84_combout  & ((\Master_0|ATCONV|cnt [3]) # (!\Master_0|ADDR_M[7]~81_combout )))

	.dataa(gnd),
	.datab(\Master_0|ADDR_M[7]~81_combout ),
	.datac(\Master_0|ADDR_M[7]~84_combout ),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~85 .lut_mask = 16'hF030;
defparam \Master_0|ADDR_M[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneive_lcell_comb \Master_0|ATCONV|Add3~0 (
// Equation(s):
// \Master_0|ATCONV|Add3~0_combout  = \Master_0|ATCONV|addr_y [1] $ (VCC)
// \Master_0|ATCONV|Add3~1  = CARRY(\Master_0|ATCONV|addr_y [1])

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add3~0_combout ),
	.cout(\Master_0|ATCONV|Add3~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add3~0 .lut_mask = 16'h55AA;
defparam \Master_0|ATCONV|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneive_lcell_comb \Master_0|ADDR_M[7]~88 (
// Equation(s):
// \Master_0|ADDR_M[7]~88_combout  = (\Master_0|ADDR_M[7]~87_combout  & (((\Master_0|ATCONV|Equal6~1_combout )) # (!\Master_0|ADDR_M[7]~85_combout ))) # (!\Master_0|ADDR_M[7]~87_combout  & (\Master_0|ADDR_M[7]~85_combout  & ((\Master_0|ATCONV|Add3~0_combout 
// ))))

	.dataa(\Master_0|ADDR_M[7]~87_combout ),
	.datab(\Master_0|ADDR_M[7]~85_combout ),
	.datac(\Master_0|ATCONV|Equal6~1_combout ),
	.datad(\Master_0|ATCONV|Add3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~88 .lut_mask = 16'hE6A2;
defparam \Master_0|ADDR_M[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N8
cycloneive_lcell_comb \Master_0|ADDR_M[11]~89 (
// Equation(s):
// \Master_0|ADDR_M[11]~89_combout  = (\u_BUS|Mux66~2_combout  & (((!\Master_0|ADDR_M[7]~78_combout  & !\Master_0|ATCONV|done~5_combout )) # (!\Master_0|ADDR_M[7]~84_combout )))

	.dataa(\Master_0|ADDR_M[7]~78_combout ),
	.datab(\u_BUS|Mux66~2_combout ),
	.datac(\Master_0|ATCONV|done~5_combout ),
	.datad(\Master_0|ADDR_M[7]~84_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~89 .lut_mask = 16'h04CC;
defparam \Master_0|ADDR_M[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[7]~24 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[7]~24_combout  = (\Master_0|ATCONV|addr_s2 [7] & (\Master_0|ATCONV|addr_s2[6]~23  $ (GND))) # (!\Master_0|ATCONV|addr_s2 [7] & (!\Master_0|ATCONV|addr_s2[6]~23  & VCC))
// \Master_0|ATCONV|addr_s2[7]~25  = CARRY((\Master_0|ATCONV|addr_s2 [7] & !\Master_0|ATCONV|addr_s2[6]~23 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[6]~23 ),
	.combout(\Master_0|ATCONV|addr_s2[7]~24_combout ),
	.cout(\Master_0|ATCONV|addr_s2[7]~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[7]~24 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV|addr_s2[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N19
dffeas \Master_0|ATCONV|addr_s2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[7] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N12
cycloneive_lcell_comb \Master_0|ADDR_M[7]~90 (
// Equation(s):
// \Master_0|ADDR_M[7]~90_combout  = (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|addr_y [1] $ (((\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|addr_y [0])))))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(\Master_0|ATCONV|addr_y [1]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|addr_y [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~90 .lut_mask = 16'h060C;
defparam \Master_0|ADDR_M[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N14
cycloneive_lcell_comb \Master_0|ADDR_M[7]~91 (
// Equation(s):
// \Master_0|ADDR_M[7]~91_combout  = (\Master_0|ADDR_M[0]~30_combout  & ((\Master_0|ADDR_M[7]~90_combout ) # ((\Master_0|ADDR_M[6]~74_combout  & \Master_0|ATCONV|addr_s2 [7]))))

	.dataa(\Master_0|ADDR_M[6]~74_combout ),
	.datab(\Master_0|ADDR_M[0]~30_combout ),
	.datac(\Master_0|ATCONV|addr_s2 [7]),
	.datad(\Master_0|ADDR_M[7]~90_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~91 .lut_mask = 16'hCC80;
defparam \Master_0|ADDR_M[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \Master_0|ADDR_M[7]~127 (
// Equation(s):
// \Master_0|ADDR_M[7]~127_combout  = (\Master_0|ATCONV|state.LAYER0~q  & ((\Master_0|ATCONV|addr_y [1] & ((\Master_0|ATCONV|Equal2~0_combout ))) # (!\Master_0|ATCONV|addr_y [1] & (\Master_0|ADDR_M[7]~91_combout )))) # (!\Master_0|ATCONV|state.LAYER0~q  & 
// (\Master_0|ADDR_M[7]~91_combout ))

	.dataa(\Master_0|ADDR_M[7]~91_combout ),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(\Master_0|ATCONV|Equal2~0_combout ),
	.datad(\Master_0|ATCONV|addr_y [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~127 .lut_mask = 16'hE2AA;
defparam \Master_0|ADDR_M[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
cycloneive_lcell_comb \Master_0|ADDR_M[7]~92 (
// Equation(s):
// \Master_0|ADDR_M[7]~92_combout  = (\Master_0|ADDR_M[7]~88_combout  & ((\Master_0|ADDR_M[11]~89_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[7]~127_combout )))) # (!\Master_0|ADDR_M[7]~88_combout  & 
// (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ADDR_M[7]~127_combout ))))

	.dataa(\Master_0|ADDR_M[7]~88_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\Master_0|ADDR_M[11]~89_combout ),
	.datad(\Master_0|ADDR_M[7]~127_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~92 .lut_mask = 16'hB3A0;
defparam \Master_0|ADDR_M[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N26
cycloneive_lcell_comb \u_BUS|Mux54~0 (
// Equation(s):
// \u_BUS|Mux54~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[7]~92_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[7]~92_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux54~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[8]~26 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[8]~26_combout  = (\Master_0|ATCONV|addr_s2 [8] & (!\Master_0|ATCONV|addr_s2[7]~25 )) # (!\Master_0|ATCONV|addr_s2 [8] & ((\Master_0|ATCONV|addr_s2[7]~25 ) # (GND)))
// \Master_0|ATCONV|addr_s2[8]~27  = CARRY((!\Master_0|ATCONV|addr_s2[7]~25 ) # (!\Master_0|ATCONV|addr_s2 [8]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[7]~25 ),
	.combout(\Master_0|ATCONV|addr_s2[8]~26_combout ),
	.cout(\Master_0|ATCONV|addr_s2[8]~27 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[8]~26 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|addr_s2[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N21
dffeas \Master_0|ATCONV|addr_s2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[8] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N20
cycloneive_lcell_comb \Master_0|ADDR_M[8]~96 (
// Equation(s):
// \Master_0|ADDR_M[8]~96_combout  = \Master_0|ATCONV|addr_y [2] $ (((\Master_0|ATCONV|addr_y [0] & (\Master_0|ATCONV|addr_y [1] & \Master_0|ATCONV|cnt [1]))))

	.dataa(\Master_0|ATCONV|addr_y [2]),
	.datab(\Master_0|ATCONV|addr_y [0]),
	.datac(\Master_0|ATCONV|addr_y [1]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~96 .lut_mask = 16'h6AAA;
defparam \Master_0|ADDR_M[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N6
cycloneive_lcell_comb \Master_0|ADDR_M[8]~97 (
// Equation(s):
// \Master_0|ADDR_M[8]~97_combout  = (\Master_0|ATCONV|addr_s2 [8] & ((\Master_0|ADDR_M[6]~74_combout ) # ((\Master_0|ADDR_M[8]~96_combout  & !\Master_0|ATCONV|cnt [2])))) # (!\Master_0|ATCONV|addr_s2 [8] & (\Master_0|ADDR_M[8]~96_combout  & 
// (!\Master_0|ATCONV|cnt [2])))

	.dataa(\Master_0|ATCONV|addr_s2 [8]),
	.datab(\Master_0|ADDR_M[8]~96_combout ),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ADDR_M[6]~74_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~97 .lut_mask = 16'hAE0C;
defparam \Master_0|ADDR_M[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Selector7~0 (
// Equation(s):
// \Master_0|ATCONV|Selector7~0_combout  = (\Master_0|ATCONV|addr_y [2] & \Master_0|ATCONV|state.LAYER0~q )

	.dataa(\Master_0|ATCONV|addr_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector7~0 .lut_mask = 16'hAA00;
defparam \Master_0|ATCONV|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N30
cycloneive_lcell_comb \Master_0|ADDR_M[8]~98 (
// Equation(s):
// \Master_0|ADDR_M[8]~98_combout  = (\Master_0|ATCONV|Selector7~0_combout  & (((\Master_0|ATCONV|Selector3~0_combout )))) # (!\Master_0|ATCONV|Selector7~0_combout  & (\Master_0|ADDR_M[8]~97_combout  & ((\Master_0|ADDR_M[0]~30_combout ))))

	.dataa(\Master_0|ADDR_M[8]~97_combout ),
	.datab(\Master_0|ATCONV|Selector7~0_combout ),
	.datac(\Master_0|ATCONV|Selector3~0_combout ),
	.datad(\Master_0|ADDR_M[0]~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~98 .lut_mask = 16'hE2C0;
defparam \Master_0|ADDR_M[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N14
cycloneive_lcell_comb \Master_0|ADDR_M[7]~93 (
// Equation(s):
// \Master_0|ADDR_M[7]~93_combout  = (\Master_0|ADDR_M[7]~84_combout  & (!\Master_0|ADDR_M[7]~81_combout )) # (!\Master_0|ADDR_M[7]~84_combout  & ((\Master_0|ADDR_M[7]~86_combout )))

	.dataa(\Master_0|ADDR_M[7]~84_combout ),
	.datab(\Master_0|ADDR_M[7]~81_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[7]~86_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~93 .lut_mask = 16'h7722;
defparam \Master_0|ADDR_M[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneive_lcell_comb \Master_0|ADDR_M[8]~94 (
// Equation(s):
// \Master_0|ADDR_M[8]~94_combout  = (\Master_0|ADDR_M[7]~84_combout  & (((!\Master_0|ADDR_M[7]~93_combout )))) # (!\Master_0|ADDR_M[7]~84_combout  & (\Master_0|ATCONV|addr_y [2] $ (((\Master_0|ATCONV|addr_y [1] & !\Master_0|ADDR_M[7]~93_combout )))))

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(\Master_0|ATCONV|addr_y [2]),
	.datac(\Master_0|ADDR_M[7]~84_combout ),
	.datad(\Master_0|ADDR_M[7]~93_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~94 .lut_mask = 16'h0CF6;
defparam \Master_0|ADDR_M[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneive_lcell_comb \Master_0|ATCONV|Add3~2 (
// Equation(s):
// \Master_0|ATCONV|Add3~2_combout  = (\Master_0|ATCONV|addr_y [2] & (\Master_0|ATCONV|Add3~1  & VCC)) # (!\Master_0|ATCONV|addr_y [2] & (!\Master_0|ATCONV|Add3~1 ))
// \Master_0|ATCONV|Add3~3  = CARRY((!\Master_0|ATCONV|addr_y [2] & !\Master_0|ATCONV|Add3~1 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add3~1 ),
	.combout(\Master_0|ATCONV|Add3~2_combout ),
	.cout(\Master_0|ATCONV|Add3~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add3~2 .lut_mask = 16'hC303;
defparam \Master_0|ATCONV|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneive_lcell_comb \Master_0|ADDR_M[8]~95 (
// Equation(s):
// \Master_0|ADDR_M[8]~95_combout  = (\Master_0|ADDR_M[8]~94_combout  & (((\Master_0|ATCONV|Equal6~1_combout )) # (!\Master_0|ADDR_M[7]~85_combout ))) # (!\Master_0|ADDR_M[8]~94_combout  & (\Master_0|ADDR_M[7]~85_combout  & ((\Master_0|ATCONV|Add3~2_combout 
// ))))

	.dataa(\Master_0|ADDR_M[8]~94_combout ),
	.datab(\Master_0|ADDR_M[7]~85_combout ),
	.datac(\Master_0|ATCONV|Equal6~1_combout ),
	.datad(\Master_0|ATCONV|Add3~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~95 .lut_mask = 16'hE6A2;
defparam \Master_0|ADDR_M[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneive_lcell_comb \Master_0|ADDR_M[8]~99 (
// Equation(s):
// \Master_0|ADDR_M[8]~99_combout  = (\Master_0|ADDR_M[11]~89_combout  & ((\Master_0|ADDR_M[8]~95_combout ) # ((\Master_0|ADDR_M[8]~98_combout  & !\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ADDR_M[11]~89_combout  & 
// (\Master_0|ADDR_M[8]~98_combout  & (!\Master_0|ATCONV|Selector2~0_combout )))

	.dataa(\Master_0|ADDR_M[11]~89_combout ),
	.datab(\Master_0|ADDR_M[8]~98_combout ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ADDR_M[8]~95_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~99 .lut_mask = 16'hAE0C;
defparam \Master_0|ADDR_M[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \u_BUS|Mux55~0 (
// Equation(s):
// \u_BUS|Mux55~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[8]~99_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[8]~99_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux55~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Selector6~0 (
// Equation(s):
// \Master_0|ATCONV|Selector6~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & \Master_0|ATCONV|addr_y [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector6~0 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[9]~28 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[9]~28_combout  = (\Master_0|ATCONV|addr_s2 [9] & (\Master_0|ATCONV|addr_s2[8]~27  $ (GND))) # (!\Master_0|ATCONV|addr_s2 [9] & (!\Master_0|ATCONV|addr_s2[8]~27  & VCC))
// \Master_0|ATCONV|addr_s2[9]~29  = CARRY((\Master_0|ATCONV|addr_s2 [9] & !\Master_0|ATCONV|addr_s2[8]~27 ))

	.dataa(\Master_0|ATCONV|addr_s2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[8]~27 ),
	.combout(\Master_0|ATCONV|addr_s2[9]~28_combout ),
	.cout(\Master_0|ATCONV|addr_s2[9]~29 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[9]~28 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV|addr_s2[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N23
dffeas \Master_0|ATCONV|addr_s2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[9] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|Add6~0 (
// Equation(s):
// \Master_0|ATCONV|Add6~0_combout  = \Master_0|ATCONV|addr_y [3] $ (((\Master_0|ATCONV|addr_y [1] & (\Master_0|ATCONV|addr_y [0] & \Master_0|ATCONV|addr_y [2]))))

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(\Master_0|ATCONV|addr_y [0]),
	.datac(\Master_0|ATCONV|addr_y [2]),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add6~0 .lut_mask = 16'h7F80;
defparam \Master_0|ATCONV|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneive_lcell_comb \Master_0|ADDR_M[9]~102 (
// Equation(s):
// \Master_0|ADDR_M[9]~102_combout  = (!\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [1] & (\Master_0|ATCONV|Add6~0_combout )) # (!\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|addr_y [3])))))

	.dataa(\Master_0|ATCONV|Add6~0_combout ),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~102 .lut_mask = 16'h0B08;
defparam \Master_0|ADDR_M[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N2
cycloneive_lcell_comb \Master_0|ADDR_M[9]~103 (
// Equation(s):
// \Master_0|ADDR_M[9]~103_combout  = (\Master_0|ADDR_M[9]~102_combout ) # ((\Master_0|ADDR_M[6]~74_combout  & \Master_0|ATCONV|addr_s2 [9]))

	.dataa(gnd),
	.datab(\Master_0|ADDR_M[6]~74_combout ),
	.datac(\Master_0|ATCONV|addr_s2 [9]),
	.datad(\Master_0|ADDR_M[9]~102_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~103 .lut_mask = 16'hFFC0;
defparam \Master_0|ADDR_M[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N28
cycloneive_lcell_comb \Master_0|ADDR_M[9]~104 (
// Equation(s):
// \Master_0|ADDR_M[9]~104_combout  = (\Master_0|ATCONV|Selector6~0_combout  & (((\Master_0|ATCONV|Selector3~0_combout )))) # (!\Master_0|ATCONV|Selector6~0_combout  & (\Master_0|ADDR_M[9]~103_combout  & ((\Master_0|ADDR_M[0]~30_combout ))))

	.dataa(\Master_0|ATCONV|Selector6~0_combout ),
	.datab(\Master_0|ADDR_M[9]~103_combout ),
	.datac(\Master_0|ATCONV|Selector3~0_combout ),
	.datad(\Master_0|ADDR_M[0]~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~104 .lut_mask = 16'hE4A0;
defparam \Master_0|ADDR_M[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneive_lcell_comb \Master_0|ATCONV|Add3~4 (
// Equation(s):
// \Master_0|ATCONV|Add3~4_combout  = (\Master_0|ATCONV|addr_y [3] & ((GND) # (!\Master_0|ATCONV|Add3~3 ))) # (!\Master_0|ATCONV|addr_y [3] & (\Master_0|ATCONV|Add3~3  $ (GND)))
// \Master_0|ATCONV|Add3~5  = CARRY((\Master_0|ATCONV|addr_y [3]) # (!\Master_0|ATCONV|Add3~3 ))

	.dataa(\Master_0|ATCONV|addr_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add3~3 ),
	.combout(\Master_0|ATCONV|Add3~4_combout ),
	.cout(\Master_0|ATCONV|Add3~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add3~4 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N8
cycloneive_lcell_comb \Master_0|ADDR_M[9]~100 (
// Equation(s):
// \Master_0|ADDR_M[9]~100_combout  = (\Master_0|ADDR_M[7]~84_combout  & (((!\Master_0|ADDR_M[7]~93_combout )))) # (!\Master_0|ADDR_M[7]~84_combout  & (\Master_0|ATCONV|addr_y [3] $ (((\Master_0|ATCONV|Add2~2_combout  & !\Master_0|ADDR_M[7]~93_combout )))))

	.dataa(\Master_0|ATCONV|Add2~2_combout ),
	.datab(\Master_0|ADDR_M[7]~84_combout ),
	.datac(\Master_0|ADDR_M[7]~93_combout ),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~100 .lut_mask = 16'h3D0E;
defparam \Master_0|ADDR_M[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneive_lcell_comb \Master_0|ADDR_M[9]~101 (
// Equation(s):
// \Master_0|ADDR_M[9]~101_combout  = (\Master_0|ADDR_M[7]~85_combout  & ((\Master_0|ADDR_M[9]~100_combout  & (\Master_0|ATCONV|Equal6~1_combout )) # (!\Master_0|ADDR_M[9]~100_combout  & ((\Master_0|ATCONV|Add3~4_combout ))))) # 
// (!\Master_0|ADDR_M[7]~85_combout  & (((\Master_0|ADDR_M[9]~100_combout ))))

	.dataa(\Master_0|ATCONV|Equal6~1_combout ),
	.datab(\Master_0|ADDR_M[7]~85_combout ),
	.datac(\Master_0|ATCONV|Add3~4_combout ),
	.datad(\Master_0|ADDR_M[9]~100_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~101 .lut_mask = 16'hBBC0;
defparam \Master_0|ADDR_M[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
cycloneive_lcell_comb \Master_0|ADDR_M[9]~105 (
// Equation(s):
// \Master_0|ADDR_M[9]~105_combout  = (\Master_0|ADDR_M[11]~89_combout  & ((\Master_0|ADDR_M[9]~101_combout ) # ((\Master_0|ADDR_M[9]~104_combout  & !\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ADDR_M[11]~89_combout  & 
// (\Master_0|ADDR_M[9]~104_combout  & ((!\Master_0|ATCONV|Selector2~0_combout ))))

	.dataa(\Master_0|ADDR_M[11]~89_combout ),
	.datab(\Master_0|ADDR_M[9]~104_combout ),
	.datac(\Master_0|ADDR_M[9]~101_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~105 .lut_mask = 16'hA0EC;
defparam \Master_0|ADDR_M[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
cycloneive_lcell_comb \u_BUS|Mux56~0 (
// Equation(s):
// \u_BUS|Mux56~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[9]~105_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[9]~105_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux56~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N2
cycloneive_lcell_comb \Master_0|ADDR_M[10]~106 (
// Equation(s):
// \Master_0|ADDR_M[10]~106_combout  = (\Master_0|ADDR_M[7]~84_combout  & (((!\Master_0|ADDR_M[7]~93_combout )))) # (!\Master_0|ADDR_M[7]~84_combout  & (\Master_0|ATCONV|addr_y [4] $ (((\Master_0|ATCONV|Add2~1_combout  & !\Master_0|ADDR_M[7]~93_combout )))))

	.dataa(\Master_0|ATCONV|Add2~1_combout ),
	.datab(\Master_0|ADDR_M[7]~84_combout ),
	.datac(\Master_0|ADDR_M[7]~93_combout ),
	.datad(\Master_0|ATCONV|addr_y [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~106 .lut_mask = 16'h3D0E;
defparam \Master_0|ADDR_M[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneive_lcell_comb \Master_0|ATCONV|Add3~6 (
// Equation(s):
// \Master_0|ATCONV|Add3~6_combout  = (\Master_0|ATCONV|addr_y [4] & (\Master_0|ATCONV|Add3~5  & VCC)) # (!\Master_0|ATCONV|addr_y [4] & (!\Master_0|ATCONV|Add3~5 ))
// \Master_0|ATCONV|Add3~7  = CARRY((!\Master_0|ATCONV|addr_y [4] & !\Master_0|ATCONV|Add3~5 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add3~5 ),
	.combout(\Master_0|ATCONV|Add3~6_combout ),
	.cout(\Master_0|ATCONV|Add3~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add3~6 .lut_mask = 16'hC303;
defparam \Master_0|ATCONV|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneive_lcell_comb \Master_0|ADDR_M[10]~107 (
// Equation(s):
// \Master_0|ADDR_M[10]~107_combout  = (\Master_0|ADDR_M[10]~106_combout  & (((\Master_0|ATCONV|Equal6~1_combout )) # (!\Master_0|ADDR_M[7]~85_combout ))) # (!\Master_0|ADDR_M[10]~106_combout  & (\Master_0|ADDR_M[7]~85_combout  & 
// ((\Master_0|ATCONV|Add3~6_combout ))))

	.dataa(\Master_0|ADDR_M[10]~106_combout ),
	.datab(\Master_0|ADDR_M[7]~85_combout ),
	.datac(\Master_0|ATCONV|Equal6~1_combout ),
	.datad(\Master_0|ATCONV|Add3~6_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~107 .lut_mask = 16'hE6A2;
defparam \Master_0|ADDR_M[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[10]~30 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[10]~30_combout  = (\Master_0|ATCONV|addr_s2 [10] & (!\Master_0|ATCONV|addr_s2[9]~29 )) # (!\Master_0|ATCONV|addr_s2 [10] & ((\Master_0|ATCONV|addr_s2[9]~29 ) # (GND)))
// \Master_0|ATCONV|addr_s2[10]~31  = CARRY((!\Master_0|ATCONV|addr_s2[9]~29 ) # (!\Master_0|ATCONV|addr_s2 [10]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|addr_s2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|addr_s2[9]~29 ),
	.combout(\Master_0|ATCONV|addr_s2[10]~30_combout ),
	.cout(\Master_0|ATCONV|addr_s2[10]~31 ));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[10]~30 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|addr_s2[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N25
dffeas \Master_0|ATCONV|addr_s2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[10]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[10] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneive_lcell_comb \Master_0|ATCONV|Add6~1 (
// Equation(s):
// \Master_0|ATCONV|Add6~1_combout  = (\Master_0|ATCONV|addr_y [1] & (\Master_0|ATCONV|addr_y [0] & (\Master_0|ATCONV|addr_y [2] & \Master_0|ATCONV|addr_y [3])))

	.dataa(\Master_0|ATCONV|addr_y [1]),
	.datab(\Master_0|ATCONV|addr_y [0]),
	.datac(\Master_0|ATCONV|addr_y [2]),
	.datad(\Master_0|ATCONV|addr_y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add6~1 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N26
cycloneive_lcell_comb \Master_0|ADDR_M[10]~108 (
// Equation(s):
// \Master_0|ADDR_M[10]~108_combout  = (!\Master_0|ATCONV|cnt [2] & (\Master_0|ATCONV|addr_y [4] $ (((\Master_0|ATCONV|Add6~1_combout  & \Master_0|ATCONV|cnt [1])))))

	.dataa(\Master_0|ATCONV|Add6~1_combout ),
	.datab(\Master_0|ATCONV|addr_y [4]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~108 .lut_mask = 16'h060C;
defparam \Master_0|ADDR_M[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N8
cycloneive_lcell_comb \Master_0|ADDR_M[10]~109 (
// Equation(s):
// \Master_0|ADDR_M[10]~109_combout  = (\Master_0|ADDR_M[0]~30_combout  & ((\Master_0|ADDR_M[10]~108_combout ) # ((\Master_0|ADDR_M[6]~74_combout  & \Master_0|ATCONV|addr_s2 [10]))))

	.dataa(\Master_0|ADDR_M[6]~74_combout ),
	.datab(\Master_0|ATCONV|addr_s2 [10]),
	.datac(\Master_0|ADDR_M[10]~108_combout ),
	.datad(\Master_0|ADDR_M[0]~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~109 .lut_mask = 16'hF800;
defparam \Master_0|ADDR_M[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneive_lcell_comb \Master_0|ADDR_M[10]~128 (
// Equation(s):
// \Master_0|ADDR_M[10]~128_combout  = (\Master_0|ATCONV|addr_y [4] & ((\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|Equal2~0_combout )) # (!\Master_0|ATCONV|state.LAYER0~q  & ((\Master_0|ADDR_M[10]~109_combout ))))) # (!\Master_0|ATCONV|addr_y [4] & 
// (((\Master_0|ADDR_M[10]~109_combout ))))

	.dataa(\Master_0|ATCONV|addr_y [4]),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(\Master_0|ATCONV|Equal2~0_combout ),
	.datad(\Master_0|ADDR_M[10]~109_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~128 .lut_mask = 16'hF780;
defparam \Master_0|ADDR_M[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N0
cycloneive_lcell_comb \Master_0|ADDR_M[10]~110 (
// Equation(s):
// \Master_0|ADDR_M[10]~110_combout  = (\Master_0|ADDR_M[10]~107_combout  & ((\Master_0|ADDR_M[11]~89_combout ) # ((\Master_0|ADDR_M[10]~128_combout  & !\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ADDR_M[10]~107_combout  & 
// (\Master_0|ADDR_M[10]~128_combout  & ((!\Master_0|ATCONV|Selector2~0_combout ))))

	.dataa(\Master_0|ADDR_M[10]~107_combout ),
	.datab(\Master_0|ADDR_M[10]~128_combout ),
	.datac(\Master_0|ADDR_M[11]~89_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[10]~110 .lut_mask = 16'hA0EC;
defparam \Master_0|ADDR_M[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
cycloneive_lcell_comb \u_BUS|Mux57~0 (
// Equation(s):
// \u_BUS|Mux57~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[10]~110_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[10]~110_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux57~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneive_lcell_comb \Master_0|ATCONV|Add3~8 (
// Equation(s):
// \Master_0|ATCONV|Add3~8_combout  = \Master_0|ATCONV|addr_y [5] $ (\Master_0|ATCONV|Add3~7 )

	.dataa(\Master_0|ATCONV|addr_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV|Add3~7 ),
	.combout(\Master_0|ATCONV|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add3~8 .lut_mask = 16'h5A5A;
defparam \Master_0|ATCONV|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneive_lcell_comb \Master_0|ADDR_M[11]~111 (
// Equation(s):
// \Master_0|ADDR_M[11]~111_combout  = (\Master_0|ADDR_M[7]~84_combout  & (((!\Master_0|ADDR_M[7]~93_combout )))) # (!\Master_0|ADDR_M[7]~84_combout  & (\Master_0|ATCONV|addr_y [5] $ (((\Master_0|ATCONV|Add2~0_combout  & !\Master_0|ADDR_M[7]~93_combout )))))

	.dataa(\Master_0|ATCONV|addr_y [5]),
	.datab(\Master_0|ADDR_M[7]~84_combout ),
	.datac(\Master_0|ATCONV|Add2~0_combout ),
	.datad(\Master_0|ADDR_M[7]~93_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~111 .lut_mask = 16'h22DE;
defparam \Master_0|ADDR_M[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneive_lcell_comb \Master_0|ADDR_M[11]~112 (
// Equation(s):
// \Master_0|ADDR_M[11]~112_combout  = (\Master_0|ADDR_M[7]~85_combout  & ((\Master_0|ADDR_M[11]~111_combout  & (\Master_0|ATCONV|Equal6~1_combout )) # (!\Master_0|ADDR_M[11]~111_combout  & ((\Master_0|ATCONV|Add3~8_combout ))))) # 
// (!\Master_0|ADDR_M[7]~85_combout  & (((\Master_0|ADDR_M[11]~111_combout ))))

	.dataa(\Master_0|ATCONV|Equal6~1_combout ),
	.datab(\Master_0|ADDR_M[7]~85_combout ),
	.datac(\Master_0|ATCONV|Add3~8_combout ),
	.datad(\Master_0|ADDR_M[11]~111_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~112 .lut_mask = 16'hBBC0;
defparam \Master_0|ADDR_M[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|addr_s2[11]~32 (
// Equation(s):
// \Master_0|ATCONV|addr_s2[11]~32_combout  = \Master_0|ATCONV|addr_s2 [11] $ (!\Master_0|ATCONV|addr_s2[10]~31 )

	.dataa(\Master_0|ATCONV|addr_s2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV|addr_s2[10]~31 ),
	.combout(\Master_0|ATCONV|addr_s2[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[11]~32 .lut_mask = 16'hA5A5;
defparam \Master_0|ATCONV|addr_s2[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N27
dffeas \Master_0|ATCONV|addr_s2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|addr_s2[11]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ID_M[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|addr_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|addr_s2[11] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|addr_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
cycloneive_lcell_comb \Master_0|ADDR_M[11]~113 (
// Equation(s):
// \Master_0|ADDR_M[11]~113_combout  = \Master_0|ATCONV|addr_y [5] $ (((\Master_0|ATCONV|addr_y [4] & (\Master_0|ATCONV|cnt [1] & \Master_0|ATCONV|Add6~1_combout ))))

	.dataa(\Master_0|ATCONV|addr_y [4]),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|addr_y [5]),
	.datad(\Master_0|ATCONV|Add6~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~113 .lut_mask = 16'h78F0;
defparam \Master_0|ADDR_M[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N22
cycloneive_lcell_comb \Master_0|ADDR_M[11]~114 (
// Equation(s):
// \Master_0|ADDR_M[11]~114_combout  = (\Master_0|ADDR_M[6]~74_combout  & ((\Master_0|ATCONV|addr_s2 [11]) # ((!\Master_0|ATCONV|cnt [2] & \Master_0|ADDR_M[11]~113_combout )))) # (!\Master_0|ADDR_M[6]~74_combout  & (((!\Master_0|ATCONV|cnt [2] & 
// \Master_0|ADDR_M[11]~113_combout ))))

	.dataa(\Master_0|ADDR_M[6]~74_combout ),
	.datab(\Master_0|ATCONV|addr_s2 [11]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ADDR_M[11]~113_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~114 .lut_mask = 16'h8F88;
defparam \Master_0|ADDR_M[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|Selector4~0 (
// Equation(s):
// \Master_0|ATCONV|Selector4~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & \Master_0|ATCONV|addr_y [5])

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|addr_y [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector4~0 .lut_mask = 16'hAA00;
defparam \Master_0|ATCONV|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N18
cycloneive_lcell_comb \Master_0|ADDR_M[11]~115 (
// Equation(s):
// \Master_0|ADDR_M[11]~115_combout  = (\Master_0|ATCONV|Selector4~0_combout  & (((\Master_0|ATCONV|Selector3~0_combout )))) # (!\Master_0|ATCONV|Selector4~0_combout  & (\Master_0|ADDR_M[11]~114_combout  & ((\Master_0|ADDR_M[0]~30_combout ))))

	.dataa(\Master_0|ADDR_M[11]~114_combout ),
	.datab(\Master_0|ATCONV|Selector4~0_combout ),
	.datac(\Master_0|ATCONV|Selector3~0_combout ),
	.datad(\Master_0|ADDR_M[0]~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~115 .lut_mask = 16'hE2C0;
defparam \Master_0|ADDR_M[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
cycloneive_lcell_comb \Master_0|ADDR_M[11]~116 (
// Equation(s):
// \Master_0|ADDR_M[11]~116_combout  = (\Master_0|ADDR_M[11]~112_combout  & ((\Master_0|ADDR_M[11]~89_combout ) # ((\Master_0|ADDR_M[11]~115_combout  & !\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ADDR_M[11]~112_combout  & 
// (\Master_0|ADDR_M[11]~115_combout  & ((!\Master_0|ATCONV|Selector2~0_combout ))))

	.dataa(\Master_0|ADDR_M[11]~112_combout ),
	.datab(\Master_0|ADDR_M[11]~115_combout ),
	.datac(\Master_0|ADDR_M[11]~89_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[11]~116 .lut_mask = 16'hA0EC;
defparam \Master_0|ADDR_M[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
cycloneive_lcell_comb \u_BUS|Mux58~0 (
// Equation(s):
// \u_BUS|Mux58~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|ADDR_M[11]~116_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[11]~116_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux58~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y34_N15
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N24
cycloneive_lcell_comb \u_BUS|Mux90~2 (
// Equation(s):
// \u_BUS|Mux90~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\ROM_Q_IMG[15]~input_o ))) # (!\Master_0|ATCONV|Selector2~0_combout  & (\SRAM_Q_L0[15]~input_o )))) # (!\Master_0|ID_M[0]~0_combout  & 
// (((\ROM_Q_IMG[15]~input_o ))))

	.dataa(\Master_0|ID_M[0]~0_combout ),
	.datab(\SRAM_Q_L0[15]~input_o ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\ROM_Q_IMG[15]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux90~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux90~2 .lut_mask = 16'hFD08;
defparam \u_BUS|Mux90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N26
cycloneive_lcell_comb \u_BUS|Mux90~3 (
// Equation(s):
// \u_BUS|Mux90~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[15]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux90~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux90~2_combout ))))

	.dataa(\SRAM_Q_L1[15]~input_o ),
	.datab(\Master_0|ATCONV|Equal3~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux90~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux90~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux90~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux90~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N2
cycloneive_lcell_comb \u_BUS|Mux89~2 (
// Equation(s):
// \u_BUS|Mux89~2_combout  = (!\Master_0|ID_M[1]~2_combout  & ((\Master_0|ID_M[0]~1_combout  & ((\SRAM_Q_L0[14]~input_o ))) # (!\Master_0|ID_M[0]~1_combout  & (\ROM_Q_IMG[14]~input_o ))))

	.dataa(\ROM_Q_IMG[14]~input_o ),
	.datab(\SRAM_Q_L0[14]~input_o ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux89~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux89~2 .lut_mask = 16'h00CA;
defparam \u_BUS|Mux89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N8
cycloneive_lcell_comb \u_BUS|Mux89~3 (
// Equation(s):
// \u_BUS|Mux89~3_combout  = (\u_BUS|Mux89~2_combout ) # ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[14]~input_o  & \Master_0|ATCONV|state.LAYER1~q )))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\SRAM_Q_L1[14]~input_o ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux89~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux89~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux89~3 .lut_mask = 16'hFF80;
defparam \u_BUS|Mux89~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux88~2 (
// Equation(s):
// \u_BUS|Mux88~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\ROM_Q_IMG[13]~input_o ))) # (!\Master_0|ATCONV|Selector2~0_combout  & (\SRAM_Q_L0[13]~input_o )))) # (!\Master_0|ID_M[0]~0_combout  & 
// (((\ROM_Q_IMG[13]~input_o ))))

	.dataa(\SRAM_Q_L0[13]~input_o ),
	.datab(\ROM_Q_IMG[13]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux88~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux88~2 .lut_mask = 16'hCCAC;
defparam \u_BUS|Mux88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N6
cycloneive_lcell_comb \u_BUS|Mux88~3 (
// Equation(s):
// \u_BUS|Mux88~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[13]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux88~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux88~2_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\SRAM_Q_L1[13]~input_o ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux88~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux88~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux88~3 .lut_mask = 16'hDF80;
defparam \u_BUS|Mux88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N18
cycloneive_lcell_comb \u_BUS|Mux87~2 (
// Equation(s):
// \u_BUS|Mux87~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[12]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\SRAM_Q_L0[12]~input_o ))))) # (!\Master_0|ID_M[0]~0_combout  & 
// (\ROM_Q_IMG[12]~input_o ))

	.dataa(\ROM_Q_IMG[12]~input_o ),
	.datab(\SRAM_Q_L0[12]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux87~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux87~2 .lut_mask = 16'hAACA;
defparam \u_BUS|Mux87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N4
cycloneive_lcell_comb \u_BUS|Mux87~3 (
// Equation(s):
// \u_BUS|Mux87~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[12]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux87~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux87~2_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\SRAM_Q_L1[12]~input_o ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux87~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux87~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux87~3 .lut_mask = 16'hDF80;
defparam \u_BUS|Mux87~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N20
cycloneive_lcell_comb \u_BUS|Mux86~2 (
// Equation(s):
// \u_BUS|Mux86~2_combout  = (!\Master_0|ID_M[1]~2_combout  & ((\Master_0|ID_M[0]~1_combout  & ((\SRAM_Q_L0[11]~input_o ))) # (!\Master_0|ID_M[0]~1_combout  & (\ROM_Q_IMG[11]~input_o ))))

	.dataa(\ROM_Q_IMG[11]~input_o ),
	.datab(\SRAM_Q_L0[11]~input_o ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux86~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux86~2 .lut_mask = 16'h0C0A;
defparam \u_BUS|Mux86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N28
cycloneive_lcell_comb \u_BUS|Mux86~3 (
// Equation(s):
// \u_BUS|Mux86~3_combout  = (\u_BUS|Mux86~2_combout ) # ((\SRAM_Q_L1[11]~input_o  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout )))

	.dataa(\SRAM_Q_L1[11]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux86~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux86~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux86~3 .lut_mask = 16'hFF80;
defparam \u_BUS|Mux86~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N12
cycloneive_lcell_comb \u_BUS|Mux85~2 (
// Equation(s):
// \u_BUS|Mux85~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[10]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\SRAM_Q_L0[10]~input_o ))))) # (!\Master_0|ID_M[0]~0_combout  & 
// (\ROM_Q_IMG[10]~input_o ))

	.dataa(\ROM_Q_IMG[10]~input_o ),
	.datab(\SRAM_Q_L0[10]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux85~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux85~2 .lut_mask = 16'hAACA;
defparam \u_BUS|Mux85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N26
cycloneive_lcell_comb \u_BUS|Mux85~3 (
// Equation(s):
// \u_BUS|Mux85~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[10]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux85~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux85~2_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\SRAM_Q_L1[10]~input_o ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux85~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux85~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux85~3 .lut_mask = 16'hDF80;
defparam \u_BUS|Mux85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N22
cycloneive_lcell_comb \u_BUS|Mux84~2 (
// Equation(s):
// \u_BUS|Mux84~2_combout  = (!\Master_0|ID_M[1]~2_combout  & ((\Master_0|ID_M[0]~1_combout  & ((\SRAM_Q_L0[9]~input_o ))) # (!\Master_0|ID_M[0]~1_combout  & (\ROM_Q_IMG[9]~input_o ))))

	.dataa(\ROM_Q_IMG[9]~input_o ),
	.datab(\SRAM_Q_L0[9]~input_o ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux84~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux84~2 .lut_mask = 16'h0C0A;
defparam \u_BUS|Mux84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N0
cycloneive_lcell_comb \u_BUS|Mux84~3 (
// Equation(s):
// \u_BUS|Mux84~3_combout  = (\u_BUS|Mux84~2_combout ) # ((\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \SRAM_Q_L1[9]~input_o )))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\SRAM_Q_L1[9]~input_o ),
	.datad(\u_BUS|Mux84~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux84~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux84~3 .lut_mask = 16'hFF80;
defparam \u_BUS|Mux84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N6
cycloneive_lcell_comb \u_BUS|Mux83~2 (
// Equation(s):
// \u_BUS|Mux83~2_combout  = (\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[8]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[0]~0_combout  & ((\SRAM_Q_L0[8]~input_o ))) # (!\Master_0|ID_M[0]~0_combout  & (\ROM_Q_IMG[8]~input_o 
// ))))

	.dataa(\ROM_Q_IMG[8]~input_o ),
	.datab(\SRAM_Q_L0[8]~input_o ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ID_M[0]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux83~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux83~2 .lut_mask = 16'hACAA;
defparam \u_BUS|Mux83~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y49_N18
cycloneive_lcell_comb \u_BUS|Mux83~3 (
// Equation(s):
// \u_BUS|Mux83~3_combout  = (\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[8]~input_o )) # (!\Master_0|ATCONV|Equal3~0_combout  & ((\u_BUS|Mux83~2_combout ))))) # (!\Master_0|ATCONV|state.LAYER1~q  & 
// (((\u_BUS|Mux83~2_combout ))))

	.dataa(\SRAM_Q_L1[8]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux83~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux83~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux83~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux83~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y49_N8
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N16
cycloneive_lcell_comb \u_BUS|Mux82~2 (
// Equation(s):
// \u_BUS|Mux82~2_combout  = (\Master_0|ATCONV|Selector2~0_combout  & (((\ROM_Q_IMG[7]~input_o )))) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[0]~0_combout  & (\SRAM_Q_L0[7]~input_o )) # (!\Master_0|ID_M[0]~0_combout  & 
// ((\ROM_Q_IMG[7]~input_o )))))

	.dataa(\SRAM_Q_L0[7]~input_o ),
	.datab(\ROM_Q_IMG[7]~input_o ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ID_M[0]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux82~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux82~2 .lut_mask = 16'hCACC;
defparam \u_BUS|Mux82~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux82~3 (
// Equation(s):
// \u_BUS|Mux82~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[7]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux82~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux82~2_combout ))))

	.dataa(\SRAM_Q_L1[7]~input_o ),
	.datab(\Master_0|ATCONV|Equal3~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux82~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux82~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux82~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux82~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N10
cycloneive_lcell_comb \u_BUS|Mux81~2 (
// Equation(s):
// \u_BUS|Mux81~2_combout  = (\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[6]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[0]~0_combout  & ((\SRAM_Q_L0[6]~input_o ))) # (!\Master_0|ID_M[0]~0_combout  & (\ROM_Q_IMG[6]~input_o 
// ))))

	.dataa(\ROM_Q_IMG[6]~input_o ),
	.datab(\SRAM_Q_L0[6]~input_o ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ID_M[0]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux81~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux81~2 .lut_mask = 16'hACAA;
defparam \u_BUS|Mux81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N30
cycloneive_lcell_comb \u_BUS|Mux81~3 (
// Equation(s):
// \u_BUS|Mux81~3_combout  = (\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q  & (\SRAM_Q_L1[6]~input_o )) # (!\Master_0|ATCONV|state.LAYER1~q  & ((\u_BUS|Mux81~2_combout ))))) # (!\Master_0|ATCONV|Equal3~0_combout  & 
// (((\u_BUS|Mux81~2_combout ))))

	.dataa(\SRAM_Q_L1[6]~input_o ),
	.datab(\Master_0|ATCONV|Equal3~0_combout ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\u_BUS|Mux81~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux81~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux81~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N10
cycloneive_lcell_comb \u_BUS|Mux80~2 (
// Equation(s):
// \u_BUS|Mux80~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\ROM_Q_IMG[5]~input_o ))) # (!\Master_0|ATCONV|Selector2~0_combout  & (\SRAM_Q_L0[5]~input_o )))) # (!\Master_0|ID_M[0]~0_combout  & 
// (((\ROM_Q_IMG[5]~input_o ))))

	.dataa(\SRAM_Q_L0[5]~input_o ),
	.datab(\ROM_Q_IMG[5]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux80~2 .lut_mask = 16'hCCAC;
defparam \u_BUS|Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N6
cycloneive_lcell_comb \u_BUS|Mux80~3 (
// Equation(s):
// \u_BUS|Mux80~3_combout  = (\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[5]~input_o )) # (!\Master_0|ATCONV|Equal3~0_combout  & ((\u_BUS|Mux80~2_combout ))))) # (!\Master_0|ATCONV|state.LAYER1~q  & 
// (((\u_BUS|Mux80~2_combout ))))

	.dataa(\SRAM_Q_L1[5]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux80~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux80~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N12
cycloneive_lcell_comb \u_BUS|Mux79~2 (
// Equation(s):
// \u_BUS|Mux79~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\ROM_Q_IMG[4]~input_o ))) # (!\Master_0|ATCONV|Selector2~0_combout  & (\SRAM_Q_L0[4]~input_o )))) # (!\Master_0|ID_M[0]~0_combout  & 
// (((\ROM_Q_IMG[4]~input_o ))))

	.dataa(\SRAM_Q_L0[4]~input_o ),
	.datab(\ROM_Q_IMG[4]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux79~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux79~2 .lut_mask = 16'hCCAC;
defparam \u_BUS|Mux79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N20
cycloneive_lcell_comb \u_BUS|Mux79~3 (
// Equation(s):
// \u_BUS|Mux79~3_combout  = (\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[4]~input_o )) # (!\Master_0|ATCONV|Equal3~0_combout  & ((\u_BUS|Mux79~2_combout ))))) # (!\Master_0|ATCONV|state.LAYER1~q  & 
// (((\u_BUS|Mux79~2_combout ))))

	.dataa(\SRAM_Q_L1[4]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux79~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux79~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux79~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y40_N15
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y48_N15
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N2
cycloneive_lcell_comb \u_BUS|Mux78~2 (
// Equation(s):
// \u_BUS|Mux78~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[3]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\SRAM_Q_L0[3]~input_o ))))) # (!\Master_0|ID_M[0]~0_combout  & 
// (\ROM_Q_IMG[3]~input_o ))

	.dataa(\ROM_Q_IMG[3]~input_o ),
	.datab(\SRAM_Q_L0[3]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux78~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux78~2 .lut_mask = 16'hAACA;
defparam \u_BUS|Mux78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N4
cycloneive_lcell_comb \u_BUS|Mux78~3 (
// Equation(s):
// \u_BUS|Mux78~3_combout  = (\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[3]~input_o )) # (!\Master_0|ATCONV|Equal3~0_combout  & ((\u_BUS|Mux78~2_combout ))))) # (!\Master_0|ATCONV|state.LAYER1~q  & 
// (((\u_BUS|Mux78~2_combout ))))

	.dataa(\SRAM_Q_L1[3]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux78~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux78~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux78~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux77~2 (
// Equation(s):
// \u_BUS|Mux77~2_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[2]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\SRAM_Q_L0[2]~input_o ))))) # (!\Master_0|ID_M[0]~0_combout  & 
// (\ROM_Q_IMG[2]~input_o ))

	.dataa(\ROM_Q_IMG[2]~input_o ),
	.datab(\SRAM_Q_L0[2]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux77~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux77~2 .lut_mask = 16'hAACA;
defparam \u_BUS|Mux77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N30
cycloneive_lcell_comb \u_BUS|Mux77~3 (
// Equation(s):
// \u_BUS|Mux77~3_combout  = (\Master_0|ATCONV|state.LAYER1~q  & ((\Master_0|ATCONV|Equal3~0_combout  & (\SRAM_Q_L1[2]~input_o )) # (!\Master_0|ATCONV|Equal3~0_combout  & ((\u_BUS|Mux77~2_combout ))))) # (!\Master_0|ATCONV|state.LAYER1~q  & 
// (((\u_BUS|Mux77~2_combout ))))

	.dataa(\SRAM_Q_L1[2]~input_o ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux77~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux77~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux77~3 .lut_mask = 16'hBF80;
defparam \u_BUS|Mux77~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N26
cycloneive_lcell_comb \Master_0|idata[0]~0 (
// Equation(s):
// \Master_0|idata[0]~0_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & ((\SRAM_Q_L1[0]~input_o ))) # (!\Master_0|ID_M[1]~2_combout  & (\ROM_Q_IMG[0]~input_o ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\ROM_Q_IMG[0]~input_o ),
	.datac(\SRAM_Q_L1[0]~input_o ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[0]~0 .lut_mask = 16'hA088;
defparam \Master_0|idata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y49_N15
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N18
cycloneive_lcell_comb \Master_0|idata[1]~1 (
// Equation(s):
// \Master_0|idata[1]~1_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & ((\SRAM_Q_L1[1]~input_o ))) # (!\Master_0|ID_M[1]~2_combout  & (\ROM_Q_IMG[1]~input_o ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\ROM_Q_IMG[1]~input_o ),
	.datac(\SRAM_Q_L1[1]~input_o ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[1]~1 .lut_mask = 16'hA088;
defparam \Master_0|idata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N2
cycloneive_lcell_comb \Master_0|ATCONV|Add8~1 (
// Equation(s):
// \Master_0|ATCONV|Add8~1_cout  = CARRY((!\Master_0|idata[0]~0_combout  & !\Master_0|idata[1]~1_combout ))

	.dataa(\Master_0|idata[0]~0_combout ),
	.datab(\Master_0|idata[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|ATCONV|Add8~1_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~1 .lut_mask = 16'h0011;
defparam \Master_0|ATCONV|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N4
cycloneive_lcell_comb \Master_0|ATCONV|Add8~2 (
// Equation(s):
// \Master_0|ATCONV|Add8~2_combout  = (\u_BUS|Mux77~3_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ATCONV|Add8~1_cout ) # (GND))) # (!\Master_0|ATCONV|Selector2~0_combout  & (!\Master_0|ATCONV|Add8~1_cout )))) # (!\u_BUS|Mux77~3_combout  
// & (((!\Master_0|ATCONV|Add8~1_cout ))))
// \Master_0|ATCONV|Add8~3  = CARRY(((\u_BUS|Mux77~3_combout  & \Master_0|ATCONV|Selector2~0_combout )) # (!\Master_0|ATCONV|Add8~1_cout ))

	.dataa(\u_BUS|Mux77~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~1_cout ),
	.combout(\Master_0|ATCONV|Add8~2_combout ),
	.cout(\Master_0|ATCONV|Add8~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~2 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|Add8~4 (
// Equation(s):
// \Master_0|ATCONV|Add8~4_combout  = (\Master_0|ATCONV|Add8~3  & (((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux78~3_combout )))) # (!\Master_0|ATCONV|Add8~3  & ((((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux78~3_combout )))))
// \Master_0|ATCONV|Add8~5  = CARRY((!\Master_0|ATCONV|Add8~3  & ((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux78~3_combout ))))

	.dataa(\u_BUS|Mux78~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~3 ),
	.combout(\Master_0|ATCONV|Add8~4_combout ),
	.cout(\Master_0|ATCONV|Add8~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~4 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|Add8~6 (
// Equation(s):
// \Master_0|ATCONV|Add8~6_combout  = (\u_BUS|Mux79~3_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ATCONV|Add8~5 ) # (GND))) # (!\Master_0|ATCONV|Selector2~0_combout  & (!\Master_0|ATCONV|Add8~5 )))) # (!\u_BUS|Mux79~3_combout  & 
// (((!\Master_0|ATCONV|Add8~5 ))))
// \Master_0|ATCONV|Add8~7  = CARRY(((\u_BUS|Mux79~3_combout  & \Master_0|ATCONV|Selector2~0_combout )) # (!\Master_0|ATCONV|Add8~5 ))

	.dataa(\u_BUS|Mux79~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~5 ),
	.combout(\Master_0|ATCONV|Add8~6_combout ),
	.cout(\Master_0|ATCONV|Add8~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~6 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|Add8~8 (
// Equation(s):
// \Master_0|ATCONV|Add8~8_combout  = (\Master_0|ATCONV|Add8~7  & (((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux80~3_combout )))) # (!\Master_0|ATCONV|Add8~7  & ((((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux80~3_combout )))))
// \Master_0|ATCONV|Add8~9  = CARRY((!\Master_0|ATCONV|Add8~7  & ((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux80~3_combout ))))

	.dataa(\u_BUS|Mux80~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~7 ),
	.combout(\Master_0|ATCONV|Add8~8_combout ),
	.cout(\Master_0|ATCONV|Add8~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~8 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|Add8~10 (
// Equation(s):
// \Master_0|ATCONV|Add8~10_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\u_BUS|Mux81~3_combout  & ((\Master_0|ATCONV|Add8~9 ) # (GND))) # (!\u_BUS|Mux81~3_combout  & (!\Master_0|ATCONV|Add8~9 )))) # (!\Master_0|ATCONV|Selector2~0_combout  & 
// (((!\Master_0|ATCONV|Add8~9 ))))
// \Master_0|ATCONV|Add8~11  = CARRY(((\Master_0|ATCONV|Selector2~0_combout  & \u_BUS|Mux81~3_combout )) # (!\Master_0|ATCONV|Add8~9 ))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux81~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~9 ),
	.combout(\Master_0|ATCONV|Add8~10_combout ),
	.cout(\Master_0|ATCONV|Add8~11 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~10 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|Add8~12 (
// Equation(s):
// \Master_0|ATCONV|Add8~12_combout  = (\Master_0|ATCONV|Add8~11  & (((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux82~3_combout )))) # (!\Master_0|ATCONV|Add8~11  & ((((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux82~3_combout )))))
// \Master_0|ATCONV|Add8~13  = CARRY((!\Master_0|ATCONV|Add8~11  & ((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux82~3_combout ))))

	.dataa(\u_BUS|Mux82~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~11 ),
	.combout(\Master_0|ATCONV|Add8~12_combout ),
	.cout(\Master_0|ATCONV|Add8~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~12 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|Add8~14 (
// Equation(s):
// \Master_0|ATCONV|Add8~14_combout  = (\u_BUS|Mux83~3_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ATCONV|Add8~13 ) # (GND))) # (!\Master_0|ATCONV|Selector2~0_combout  & (!\Master_0|ATCONV|Add8~13 )))) # (!\u_BUS|Mux83~3_combout  & 
// (((!\Master_0|ATCONV|Add8~13 ))))
// \Master_0|ATCONV|Add8~15  = CARRY(((\u_BUS|Mux83~3_combout  & \Master_0|ATCONV|Selector2~0_combout )) # (!\Master_0|ATCONV|Add8~13 ))

	.dataa(\u_BUS|Mux83~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~13 ),
	.combout(\Master_0|ATCONV|Add8~14_combout ),
	.cout(\Master_0|ATCONV|Add8~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~14 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|Add8~16 (
// Equation(s):
// \Master_0|ATCONV|Add8~16_combout  = (\Master_0|ATCONV|Add8~15  & (((!\u_BUS|Mux84~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ATCONV|Add8~15  & ((((!\u_BUS|Mux84~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout )))))
// \Master_0|ATCONV|Add8~17  = CARRY((!\Master_0|ATCONV|Add8~15  & ((!\u_BUS|Mux84~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux84~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~15 ),
	.combout(\Master_0|ATCONV|Add8~16_combout ),
	.cout(\Master_0|ATCONV|Add8~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~16 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|Add8~18 (
// Equation(s):
// \Master_0|ATCONV|Add8~18_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\u_BUS|Mux85~3_combout  & ((\Master_0|ATCONV|Add8~17 ) # (GND))) # (!\u_BUS|Mux85~3_combout  & (!\Master_0|ATCONV|Add8~17 )))) # (!\Master_0|ATCONV|Selector2~0_combout  & 
// (((!\Master_0|ATCONV|Add8~17 ))))
// \Master_0|ATCONV|Add8~19  = CARRY(((\Master_0|ATCONV|Selector2~0_combout  & \u_BUS|Mux85~3_combout )) # (!\Master_0|ATCONV|Add8~17 ))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux85~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~17 ),
	.combout(\Master_0|ATCONV|Add8~18_combout ),
	.cout(\Master_0|ATCONV|Add8~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~18 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|Add8~20 (
// Equation(s):
// \Master_0|ATCONV|Add8~20_combout  = (\Master_0|ATCONV|Add8~19  & (((!\u_BUS|Mux86~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout )))) # (!\Master_0|ATCONV|Add8~19  & ((((!\u_BUS|Mux86~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout )))))
// \Master_0|ATCONV|Add8~21  = CARRY((!\Master_0|ATCONV|Add8~19  & ((!\u_BUS|Mux86~3_combout ) # (!\Master_0|ATCONV|Selector2~0_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux86~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~19 ),
	.combout(\Master_0|ATCONV|Add8~20_combout ),
	.cout(\Master_0|ATCONV|Add8~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~20 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Add8~22 (
// Equation(s):
// \Master_0|ATCONV|Add8~22_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\u_BUS|Mux87~3_combout  & ((\Master_0|ATCONV|Add8~21 ) # (GND))) # (!\u_BUS|Mux87~3_combout  & (!\Master_0|ATCONV|Add8~21 )))) # (!\Master_0|ATCONV|Selector2~0_combout  & 
// (((!\Master_0|ATCONV|Add8~21 ))))
// \Master_0|ATCONV|Add8~23  = CARRY(((\Master_0|ATCONV|Selector2~0_combout  & \u_BUS|Mux87~3_combout )) # (!\Master_0|ATCONV|Add8~21 ))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux87~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~21 ),
	.combout(\Master_0|ATCONV|Add8~22_combout ),
	.cout(\Master_0|ATCONV|Add8~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~22 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|Add8~24 (
// Equation(s):
// \Master_0|ATCONV|Add8~24_combout  = (\Master_0|ATCONV|Add8~23  & (((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux88~3_combout )))) # (!\Master_0|ATCONV|Add8~23  & ((((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux88~3_combout )))))
// \Master_0|ATCONV|Add8~25  = CARRY((!\Master_0|ATCONV|Add8~23  & ((!\Master_0|ATCONV|Selector2~0_combout ) # (!\u_BUS|Mux88~3_combout ))))

	.dataa(\u_BUS|Mux88~3_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~23 ),
	.combout(\Master_0|ATCONV|Add8~24_combout ),
	.cout(\Master_0|ATCONV|Add8~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~24 .lut_mask = 16'h7807;
defparam \Master_0|ATCONV|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Add8~26 (
// Equation(s):
// \Master_0|ATCONV|Add8~26_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\u_BUS|Mux89~3_combout  & ((\Master_0|ATCONV|Add8~25 ) # (GND))) # (!\u_BUS|Mux89~3_combout  & (!\Master_0|ATCONV|Add8~25 )))) # (!\Master_0|ATCONV|Selector2~0_combout  & 
// (((!\Master_0|ATCONV|Add8~25 ))))
// \Master_0|ATCONV|Add8~27  = CARRY(((\Master_0|ATCONV|Selector2~0_combout  & \u_BUS|Mux89~3_combout )) # (!\Master_0|ATCONV|Add8~25 ))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\u_BUS|Mux89~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add8~25 ),
	.combout(\Master_0|ATCONV|Add8~26_combout ),
	.cout(\Master_0|ATCONV|Add8~27 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~26 .lut_mask = 16'h878F;
defparam \Master_0|ATCONV|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Add8~28 (
// Equation(s):
// \Master_0|ATCONV|Add8~28_combout  = \Master_0|ATCONV|Add8~27  $ (((\Master_0|ATCONV|Selector2~0_combout  & \u_BUS|Mux90~3_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(gnd),
	.datad(\u_BUS|Mux90~3_combout ),
	.cin(\Master_0|ATCONV|Add8~27 ),
	.combout(\Master_0|ATCONV|Add8~28_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add8~28 .lut_mask = 16'h3CF0;
defparam \Master_0|ATCONV|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~2 (
// Equation(s):
// \Master_0|ATCONV|Mux48~2_combout  = (\Master_0|ATCONV|cnt [1]) # ((\Master_0|ATCONV|cnt [2] & \Master_0|ATCONV|cnt [0]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~2 .lut_mask = 16'hFFC0;
defparam \Master_0|ATCONV|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~3 (
// Equation(s):
// \Master_0|ATCONV|Mux48~3_combout  = (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|Mux48~2_combout ) # ((\Master_0|ATCONV|Selector2~0_combout ) # (!\Master_0|ATCONV|cnt [2]))))

	.dataa(\Master_0|ATCONV|Mux48~2_combout ),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~3 .lut_mask = 16'h3323;
defparam \Master_0|ATCONV|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~18 (
// Equation(s):
// \Master_0|ATCONV|Mux48~18_combout  = (\Master_0|ATCONV|Mux48~3_combout ) # ((!\Master_0|ATCONV|cnt [0] & (!\Master_0|ATCONV|cnt [2] & !\Master_0|ATCONV|cnt [1])))

	.dataa(\Master_0|ATCONV|Mux48~3_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~18 .lut_mask = 16'hAAAB;
defparam \Master_0|ATCONV|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~4 (
// Equation(s):
// \Master_0|ATCONV|Mux48~4_combout  = (\Master_0|ATCONV|Mux48~18_combout  & ((\Master_0|ADDR_M[6]~74_combout  & (\u_BUS|Mux90~3_combout )) # (!\Master_0|ADDR_M[6]~74_combout  & ((\Master_0|ATCONV|Add8~28_combout )))))

	.dataa(\u_BUS|Mux90~3_combout ),
	.datab(\Master_0|ADDR_M[6]~74_combout ),
	.datac(\Master_0|ATCONV|Add8~28_combout ),
	.datad(\Master_0|ATCONV|Mux48~18_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~4 .lut_mask = 16'hB800;
defparam \Master_0|ATCONV|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|Mux49~0 (
// Equation(s):
// \Master_0|ATCONV|Mux49~0_combout  = (\Master_0|ATCONV|Mux48~18_combout  & ((\Master_0|ADDR_M[6]~74_combout  & (\u_BUS|Mux89~3_combout )) # (!\Master_0|ADDR_M[6]~74_combout  & ((\Master_0|ATCONV|Add8~28_combout )))))

	.dataa(\u_BUS|Mux89~3_combout ),
	.datab(\Master_0|ADDR_M[6]~74_combout ),
	.datac(\Master_0|ATCONV|Add8~28_combout ),
	.datad(\Master_0|ATCONV|Mux48~18_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux49~0 .lut_mask = 16'hB800;
defparam \Master_0|ATCONV|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|Mux50~0 (
// Equation(s):
// \Master_0|ATCONV|Mux50~0_combout  = (\Master_0|ATCONV|Mux48~18_combout  & ((\Master_0|ADDR_M[6]~74_combout  & (\u_BUS|Mux88~3_combout )) # (!\Master_0|ADDR_M[6]~74_combout  & ((\Master_0|ATCONV|Add8~28_combout )))))

	.dataa(\u_BUS|Mux88~3_combout ),
	.datab(\Master_0|ADDR_M[6]~74_combout ),
	.datac(\Master_0|ATCONV|Add8~28_combout ),
	.datad(\Master_0|ATCONV|Mux48~18_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux50~0 .lut_mask = 16'hB800;
defparam \Master_0|ATCONV|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux51~1 (
// Equation(s):
// \Master_0|ATCONV|Mux51~1_combout  = (\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|cnt [3]) # ((\Master_0|ATCONV|cnt [0] & !\Master_0|ATCONV|cnt [2])))) # (!\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|cnt [2]) # ((\Master_0|ATCONV|cnt [0] & 
// \Master_0|ATCONV|cnt [3]))))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux51~1 .lut_mask = 16'hFE58;
defparam \Master_0|ATCONV|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux51~0 (
// Equation(s):
// \Master_0|ATCONV|Mux51~0_combout  = (\Master_0|ATCONV|cnt [0] & (((\Master_0|ATCONV|Add8~26_combout )))) # (!\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Selector2~0_combout  & (\u_BUS|Mux87~3_combout )))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\u_BUS|Mux87~3_combout ),
	.datad(\Master_0|ATCONV|Add8~26_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux51~0 .lut_mask = 16'hEC20;
defparam \Master_0|ATCONV|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux51~2 (
// Equation(s):
// \Master_0|ATCONV|Mux51~2_combout  = (\Master_0|ATCONV|Mux51~1_combout  & (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|Mux51~0_combout )))) # (!\Master_0|ATCONV|Mux51~1_combout  & (((\Master_0|ATCONV|Add8~28_combout ))))

	.dataa(\Master_0|ATCONV|Mux51~1_combout ),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|Add8~28_combout ),
	.datad(\Master_0|ATCONV|Mux51~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux51~2 .lut_mask = 16'h7250;
defparam \Master_0|ATCONV|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux52~1 (
// Equation(s):
// \Master_0|ATCONV|Mux52~1_combout  = (!\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|cnt [0]) # (\Master_0|ATCONV|Selector2~0_combout )))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux52~1 .lut_mask = 16'h5550;
defparam \Master_0|ATCONV|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux52~2 (
// Equation(s):
// \Master_0|ATCONV|Mux52~2_combout  = (\Master_0|ATCONV|Mux52~1_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Add8~24_combout )) # (!\Master_0|ATCONV|cnt [0] & ((\u_BUS|Mux86~3_combout )))))

	.dataa(\Master_0|ATCONV|Mux52~1_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Add8~24_combout ),
	.datad(\u_BUS|Mux86~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux52~2 .lut_mask = 16'hA280;
defparam \Master_0|ATCONV|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux52~0 (
// Equation(s):
// \Master_0|ATCONV|Mux52~0_combout  = (\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Add8~26_combout )) # (!\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|Add8~28_combout )))))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|Add8~26_combout ),
	.datad(\Master_0|ATCONV|Add8~28_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux52~0 .lut_mask = 16'hC480;
defparam \Master_0|ATCONV|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N4
cycloneive_lcell_comb \Master_0|ATCONV|Mux52~3 (
// Equation(s):
// \Master_0|ATCONV|Mux52~3_combout  = (\Master_0|ATCONV|cnt [2] & (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|Mux52~2_combout ) # (\Master_0|ATCONV|Mux52~0_combout ))))

	.dataa(\Master_0|ATCONV|cnt [2]),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|Mux52~2_combout ),
	.datad(\Master_0|ATCONV|Mux52~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux52~3 .lut_mask = 16'h2220;
defparam \Master_0|ATCONV|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~6 (
// Equation(s):
// \Master_0|ATCONV|Mux48~6_combout  = (\Master_0|ATCONV|cnt [0] & (((\Master_0|ATCONV|cnt [1])))) # (!\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Add8~28_combout  & ((!\Master_0|ATCONV|cnt [1]) # (!\Master_0|ATCONV|cnt [3]))))

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(\Master_0|ATCONV|cnt [1]),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|Add8~28_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~6 .lut_mask = 16'hC7C0;
defparam \Master_0|ATCONV|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~7 (
// Equation(s):
// \Master_0|ATCONV|Mux48~7_combout  = (\Master_0|ATCONV|Add8~24_combout  & !\Master_0|ATCONV|cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|Add8~24_combout ),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~7 .lut_mask = 16'h00F0;
defparam \Master_0|ATCONV|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N2
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~5 (
// Equation(s):
// \Master_0|ATCONV|Mux48~5_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|Add8~26_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~5 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~8 (
// Equation(s):
// \Master_0|ATCONV|Mux48~8_combout  = (\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|Mux48~6_combout  & (\Master_0|ATCONV|Mux48~7_combout )) # (!\Master_0|ATCONV|Mux48~6_combout  & ((\Master_0|ATCONV|Mux48~5_combout ))))) # (!\Master_0|ATCONV|cnt [0] & 
// (\Master_0|ATCONV|Mux48~6_combout ))

	.dataa(\Master_0|ATCONV|cnt [0]),
	.datab(\Master_0|ATCONV|Mux48~6_combout ),
	.datac(\Master_0|ATCONV|Mux48~7_combout ),
	.datad(\Master_0|ATCONV|Mux48~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~8 .lut_mask = 16'hE6C4;
defparam \Master_0|ATCONV|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|Mux52~4 (
// Equation(s):
// \Master_0|ATCONV|Mux52~4_combout  = (\Master_0|ATCONV|Mux52~3_combout ) # ((!\Master_0|ATCONV|cnt [2] & \Master_0|ATCONV|Mux48~8_combout ))

	.dataa(\Master_0|ATCONV|cnt [2]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|Mux52~3_combout ),
	.datad(\Master_0|ATCONV|Mux48~8_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux52~4 .lut_mask = 16'hF5F0;
defparam \Master_0|ATCONV|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux47~0 (
// Equation(s):
// \Master_0|ATCONV|Mux47~0_combout  = \Master_0|ATCONV|cnt [2] $ (\Master_0|ATCONV|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux47~0 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y49_N16
cycloneive_lcell_comb \Master_0|idata[10]~2 (
// Equation(s):
// \Master_0|idata[10]~2_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[10]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux85~2_combout )))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\SRAM_Q_L1[10]~input_o ),
	.datac(\u_BUS|Mux85~2_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[10]~2 .lut_mask = 16'h88A0;
defparam \Master_0|idata[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux57~0 (
// Equation(s):
// \Master_0|ATCONV|Mux57~0_combout  = (!\Master_0|ATCONV|cnt [1] & (((!\Master_0|ATCONV|cnt [0] & !\Master_0|ATCONV|cnt [3])) # (!\Master_0|ATCONV|cnt [2])))

	.dataa(\Master_0|ATCONV|cnt [2]),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux57~0 .lut_mask = 16'h0057;
defparam \Master_0|ATCONV|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux57~1 (
// Equation(s):
// \Master_0|ATCONV|Mux57~1_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [1]) # (!\Master_0|ATCONV|cnt [0]))) # (!\Master_0|ATCONV|cnt [2] & (!\Master_0|ATCONV|cnt [0] & \Master_0|ATCONV|cnt [1]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [2]),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|cnt [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux57~1 .lut_mask = 16'hCF0C;
defparam \Master_0|ATCONV|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~9 (
// Equation(s):
// \Master_0|ATCONV|Mux48~9_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|Add8~22_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~9 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux53~0 (
// Equation(s):
// \Master_0|ATCONV|Mux53~0_combout  = (\Master_0|ATCONV|Mux48~2_combout  & ((\Master_0|ATCONV|Mux57~1_combout  & ((\Master_0|ATCONV|Mux48~5_combout ))) # (!\Master_0|ATCONV|Mux57~1_combout  & (\Master_0|ATCONV|Mux48~9_combout )))) # 
// (!\Master_0|ATCONV|Mux48~2_combout  & (!\Master_0|ATCONV|Mux57~1_combout ))

	.dataa(\Master_0|ATCONV|Mux48~2_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Mux48~9_combout ),
	.datad(\Master_0|ATCONV|Mux48~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux53~0 .lut_mask = 16'hB931;
defparam \Master_0|ATCONV|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|Mux53~1 (
// Equation(s):
// \Master_0|ATCONV|Mux53~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux53~0_combout  & ((\Master_0|ATCONV|Add8~26_combout ))) # (!\Master_0|ATCONV|Mux53~0_combout  & (\Master_0|idata[10]~2_combout )))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux53~0_combout ))))

	.dataa(\Master_0|idata[10]~2_combout ),
	.datab(\Master_0|ATCONV|Mux57~0_combout ),
	.datac(\Master_0|ATCONV|Add8~26_combout ),
	.datad(\Master_0|ATCONV|Mux53~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux53~1 .lut_mask = 16'hF388;
defparam \Master_0|ATCONV|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|Mux53~2 (
// Equation(s):
// \Master_0|ATCONV|Mux53~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux53~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~7_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux53~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~7_combout ),
	.datad(\Master_0|ATCONV|Mux53~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux53~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N30
cycloneive_lcell_comb \Master_0|idata[9]~3 (
// Equation(s):
// \Master_0|idata[9]~3_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\u_BUS|Mux84~2_combout ) # ((\SRAM_Q_L1[9]~input_o  & \Master_0|ID_M[1]~2_combout ))))

	.dataa(\SRAM_Q_L1[9]~input_o ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\u_BUS|Mux84~2_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[9]~3 .lut_mask = 16'hC8C0;
defparam \Master_0|idata[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|Mux54~0 (
// Equation(s):
// \Master_0|ATCONV|Mux54~0_combout  = (\Master_0|ATCONV|Mux57~1_combout  & (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Mux48~2_combout )) # (!\Master_0|ATCONV|Mux57~1_combout  & ((!\Master_0|ATCONV|Mux48~2_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|Mux57~1_combout ),
	.datad(\Master_0|ATCONV|Mux48~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux54~0 .lut_mask = 16'h300F;
defparam \Master_0|ATCONV|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~10 (
// Equation(s):
// \Master_0|ATCONV|Mux48~10_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|Add8~20_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~10 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux54~1 (
// Equation(s):
// \Master_0|ATCONV|Mux54~1_combout  = (\Master_0|ATCONV|Mux54~0_combout  & (((\Master_0|ATCONV|Add8~24_combout )) # (!\Master_0|ATCONV|Mux57~1_combout ))) # (!\Master_0|ATCONV|Mux54~0_combout  & (!\Master_0|ATCONV|Mux57~1_combout  & 
// ((\Master_0|ATCONV|Mux48~10_combout ))))

	.dataa(\Master_0|ATCONV|Mux54~0_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Add8~24_combout ),
	.datad(\Master_0|ATCONV|Mux48~10_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux54~1 .lut_mask = 16'hB3A2;
defparam \Master_0|ATCONV|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|Mux54~2 (
// Equation(s):
// \Master_0|ATCONV|Mux54~2_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux54~1_combout  & (\Master_0|ATCONV|Add8~24_combout )) # (!\Master_0|ATCONV|Mux54~1_combout  & ((\Master_0|idata[9]~3_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux54~1_combout ))))

	.dataa(\Master_0|ATCONV|Add8~24_combout ),
	.datab(\Master_0|ATCONV|Mux57~0_combout ),
	.datac(\Master_0|idata[9]~3_combout ),
	.datad(\Master_0|ATCONV|Mux54~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux54~2 .lut_mask = 16'hBBC0;
defparam \Master_0|ATCONV|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|Mux54~3 (
// Equation(s):
// \Master_0|ATCONV|Mux54~3_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux54~2_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~9_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux54~2_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~9_combout ),
	.datad(\Master_0|ATCONV|Mux54~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux54~3 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N4
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~11 (
// Equation(s):
// \Master_0|ATCONV|Mux48~11_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~18_combout )

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|Add8~18_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~11 .lut_mask = 16'h5500;
defparam \Master_0|ATCONV|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux55~0 (
// Equation(s):
// \Master_0|ATCONV|Mux55~0_combout  = (\Master_0|ATCONV|Mux54~0_combout  & (((\Master_0|ATCONV|Add8~22_combout )) # (!\Master_0|ATCONV|Mux57~1_combout ))) # (!\Master_0|ATCONV|Mux54~0_combout  & (!\Master_0|ATCONV|Mux57~1_combout  & 
// (\Master_0|ATCONV|Mux48~11_combout )))

	.dataa(\Master_0|ATCONV|Mux54~0_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Mux48~11_combout ),
	.datad(\Master_0|ATCONV|Add8~22_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux55~0 .lut_mask = 16'hBA32;
defparam \Master_0|ATCONV|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N20
cycloneive_lcell_comb \Master_0|idata[8]~4 (
// Equation(s):
// \Master_0|idata[8]~4_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[8]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux83~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\SRAM_Q_L1[8]~input_o ),
	.datad(\u_BUS|Mux83~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[8]~4 .lut_mask = 16'hC480;
defparam \Master_0|idata[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|Mux55~1 (
// Equation(s):
// \Master_0|ATCONV|Mux55~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux55~0_combout  & (\Master_0|ATCONV|Add8~22_combout )) # (!\Master_0|ATCONV|Mux55~0_combout  & ((\Master_0|idata[8]~4_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux55~0_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~22_combout ),
	.datac(\Master_0|ATCONV|Mux55~0_combout ),
	.datad(\Master_0|idata[8]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux55~1 .lut_mask = 16'hDAD0;
defparam \Master_0|ATCONV|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|Mux55~2 (
// Equation(s):
// \Master_0|ATCONV|Mux55~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux55~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~10_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux55~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~10_combout ),
	.datad(\Master_0|ATCONV|Mux55~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux55~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N22
cycloneive_lcell_comb \Master_0|idata[7]~5 (
// Equation(s):
// \Master_0|idata[7]~5_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[7]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux82~2_combout )))))

	.dataa(\SRAM_Q_L1[7]~input_o ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\u_BUS|Mux82~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[7]~5 .lut_mask = 16'h8C80;
defparam \Master_0|idata[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~12 (
// Equation(s):
// \Master_0|ATCONV|Mux48~12_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~16_combout )

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|Add8~16_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~12 .lut_mask = 16'h5500;
defparam \Master_0|ATCONV|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux56~0 (
// Equation(s):
// \Master_0|ATCONV|Mux56~0_combout  = (\Master_0|ATCONV|Mux54~0_combout  & (((\Master_0|ATCONV|Add8~20_combout )) # (!\Master_0|ATCONV|Mux57~1_combout ))) # (!\Master_0|ATCONV|Mux54~0_combout  & (!\Master_0|ATCONV|Mux57~1_combout  & 
// ((\Master_0|ATCONV|Mux48~12_combout ))))

	.dataa(\Master_0|ATCONV|Mux54~0_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Add8~20_combout ),
	.datad(\Master_0|ATCONV|Mux48~12_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux56~0 .lut_mask = 16'hB3A2;
defparam \Master_0|ATCONV|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux56~1 (
// Equation(s):
// \Master_0|ATCONV|Mux56~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux56~0_combout  & ((\Master_0|ATCONV|Add8~20_combout ))) # (!\Master_0|ATCONV|Mux56~0_combout  & (\Master_0|idata[7]~5_combout )))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux56~0_combout ))))

	.dataa(\Master_0|idata[7]~5_combout ),
	.datab(\Master_0|ATCONV|Mux57~0_combout ),
	.datac(\Master_0|ATCONV|Add8~20_combout ),
	.datad(\Master_0|ATCONV|Mux56~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux56~1 .lut_mask = 16'hF388;
defparam \Master_0|ATCONV|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|Mux56~2 (
// Equation(s):
// \Master_0|ATCONV|Mux56~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux56~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~11_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux56~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~11_combout ),
	.datad(\Master_0|ATCONV|Mux56~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux56~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N8
cycloneive_lcell_comb \Master_0|idata[6]~6 (
// Equation(s):
// \Master_0|idata[6]~6_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[6]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux81~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\SRAM_Q_L1[6]~input_o ),
	.datad(\u_BUS|Mux81~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[6]~6 .lut_mask = 16'hC480;
defparam \Master_0|idata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~13 (
// Equation(s):
// \Master_0|ATCONV|Mux48~13_combout  = (\Master_0|ATCONV|Add8~14_combout  & !\Master_0|ATCONV|cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|Add8~14_combout ),
	.datad(\Master_0|ATCONV|cnt [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~13 .lut_mask = 16'h00F0;
defparam \Master_0|ATCONV|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux57~2 (
// Equation(s):
// \Master_0|ATCONV|Mux57~2_combout  = (\Master_0|ATCONV|Mux54~0_combout  & ((\Master_0|ATCONV|Add8~18_combout ) # ((!\Master_0|ATCONV|Mux57~1_combout )))) # (!\Master_0|ATCONV|Mux54~0_combout  & (((!\Master_0|ATCONV|Mux57~1_combout  & 
// \Master_0|ATCONV|Mux48~13_combout ))))

	.dataa(\Master_0|ATCONV|Mux54~0_combout ),
	.datab(\Master_0|ATCONV|Add8~18_combout ),
	.datac(\Master_0|ATCONV|Mux57~1_combout ),
	.datad(\Master_0|ATCONV|Mux48~13_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux57~2 .lut_mask = 16'h8F8A;
defparam \Master_0|ATCONV|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|Mux57~3 (
// Equation(s):
// \Master_0|ATCONV|Mux57~3_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux57~2_combout  & (\Master_0|ATCONV|Add8~18_combout )) # (!\Master_0|ATCONV|Mux57~2_combout  & ((\Master_0|idata[6]~6_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux57~2_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~18_combout ),
	.datac(\Master_0|idata[6]~6_combout ),
	.datad(\Master_0|ATCONV|Mux57~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux57~3 .lut_mask = 16'hDDA0;
defparam \Master_0|ATCONV|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N2
cycloneive_lcell_comb \Master_0|ATCONV|Mux57~4 (
// Equation(s):
// \Master_0|ATCONV|Mux57~4_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux57~3_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~12_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux57~3_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|Mux48~12_combout ),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|Mux57~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux57~4 .lut_mask = 16'hEF40;
defparam \Master_0|ATCONV|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~14 (
// Equation(s):
// \Master_0|ATCONV|Mux48~14_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~12_combout )

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|Add8~12_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~14 .lut_mask = 16'h5500;
defparam \Master_0|ATCONV|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|Mux58~0 (
// Equation(s):
// \Master_0|ATCONV|Mux58~0_combout  = (\Master_0|ATCONV|Mux54~0_combout  & (((\Master_0|ATCONV|Add8~16_combout )) # (!\Master_0|ATCONV|Mux57~1_combout ))) # (!\Master_0|ATCONV|Mux54~0_combout  & (!\Master_0|ATCONV|Mux57~1_combout  & 
// (\Master_0|ATCONV|Mux48~14_combout )))

	.dataa(\Master_0|ATCONV|Mux54~0_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Mux48~14_combout ),
	.datad(\Master_0|ATCONV|Add8~16_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux58~0 .lut_mask = 16'hBA32;
defparam \Master_0|ATCONV|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N24
cycloneive_lcell_comb \Master_0|idata[5]~7 (
// Equation(s):
// \Master_0|idata[5]~7_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[5]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux80~2_combout )))))

	.dataa(\SRAM_Q_L1[5]~input_o ),
	.datab(\Master_0|ATCONV|Selector2~0_combout ),
	.datac(\u_BUS|Mux80~2_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[5]~7 .lut_mask = 16'h88C0;
defparam \Master_0|idata[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Mux58~1 (
// Equation(s):
// \Master_0|ATCONV|Mux58~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux58~0_combout  & (\Master_0|ATCONV|Add8~16_combout )) # (!\Master_0|ATCONV|Mux58~0_combout  & ((\Master_0|idata[5]~7_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux58~0_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~16_combout ),
	.datac(\Master_0|ATCONV|Mux58~0_combout ),
	.datad(\Master_0|idata[5]~7_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux58~1 .lut_mask = 16'hDAD0;
defparam \Master_0|ATCONV|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|Mux58~2 (
// Equation(s):
// \Master_0|ATCONV|Mux58~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux58~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~13_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux58~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|Mux48~13_combout ),
	.datac(\Master_0|ATCONV|cnt [0]),
	.datad(\Master_0|ATCONV|Mux58~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux58~2 .lut_mask = 16'hEF40;
defparam \Master_0|ATCONV|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N4
cycloneive_lcell_comb \Master_0|idata[4]~8 (
// Equation(s):
// \Master_0|idata[4]~8_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[4]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux79~2_combout )))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\SRAM_Q_L1[4]~input_o ),
	.datac(\u_BUS|Mux79~2_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[4]~8 .lut_mask = 16'h88A0;
defparam \Master_0|idata[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~15 (
// Equation(s):
// \Master_0|ATCONV|Mux48~15_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~10_combout )

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|Add8~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~15 .lut_mask = 16'h5050;
defparam \Master_0|ATCONV|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|Mux59~0 (
// Equation(s):
// \Master_0|ATCONV|Mux59~0_combout  = (\Master_0|ATCONV|Mux57~1_combout  & (\Master_0|ATCONV|Add8~14_combout  & (\Master_0|ATCONV|Mux54~0_combout ))) # (!\Master_0|ATCONV|Mux57~1_combout  & (((\Master_0|ATCONV|Mux54~0_combout ) # 
// (\Master_0|ATCONV|Mux48~15_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~1_combout ),
	.datab(\Master_0|ATCONV|Add8~14_combout ),
	.datac(\Master_0|ATCONV|Mux54~0_combout ),
	.datad(\Master_0|ATCONV|Mux48~15_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux59~0 .lut_mask = 16'hD5D0;
defparam \Master_0|ATCONV|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|Mux59~1 (
// Equation(s):
// \Master_0|ATCONV|Mux59~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux59~0_combout  & (\Master_0|ATCONV|Add8~14_combout )) # (!\Master_0|ATCONV|Mux59~0_combout  & ((\Master_0|idata[4]~8_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux59~0_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~14_combout ),
	.datac(\Master_0|idata[4]~8_combout ),
	.datad(\Master_0|ATCONV|Mux59~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux59~1 .lut_mask = 16'hDDA0;
defparam \Master_0|ATCONV|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|Mux59~2 (
// Equation(s):
// \Master_0|ATCONV|Mux59~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux59~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~14_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux59~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~14_combout ),
	.datad(\Master_0|ATCONV|Mux59~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux59~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N20
cycloneive_lcell_comb \Master_0|idata[3]~9 (
// Equation(s):
// \Master_0|idata[3]~9_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[3]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux78~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\SRAM_Q_L1[3]~input_o ),
	.datac(\u_BUS|Mux78~2_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[3]~9 .lut_mask = 16'hD800;
defparam \Master_0|idata[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~16 (
// Equation(s):
// \Master_0|ATCONV|Mux48~16_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|Add8~8_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~16 .lut_mask = 16'h0F00;
defparam \Master_0|ATCONV|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|Mux60~0 (
// Equation(s):
// \Master_0|ATCONV|Mux60~0_combout  = (\Master_0|ATCONV|Mux48~2_combout  & ((\Master_0|ATCONV|Mux57~1_combout  & ((\Master_0|ATCONV|Mux48~14_combout ))) # (!\Master_0|ATCONV|Mux57~1_combout  & (\Master_0|ATCONV|Mux48~16_combout )))) # 
// (!\Master_0|ATCONV|Mux48~2_combout  & (!\Master_0|ATCONV|Mux57~1_combout ))

	.dataa(\Master_0|ATCONV|Mux48~2_combout ),
	.datab(\Master_0|ATCONV|Mux57~1_combout ),
	.datac(\Master_0|ATCONV|Mux48~16_combout ),
	.datad(\Master_0|ATCONV|Mux48~14_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux60~0 .lut_mask = 16'hB931;
defparam \Master_0|ATCONV|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|Mux60~1 (
// Equation(s):
// \Master_0|ATCONV|Mux60~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux60~0_combout  & ((\Master_0|ATCONV|Add8~12_combout ))) # (!\Master_0|ATCONV|Mux60~0_combout  & (\Master_0|idata[3]~9_combout )))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux60~0_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|idata[3]~9_combout ),
	.datac(\Master_0|ATCONV|Add8~12_combout ),
	.datad(\Master_0|ATCONV|Mux60~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux60~1 .lut_mask = 16'hF588;
defparam \Master_0|ATCONV|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Mux60~2 (
// Equation(s):
// \Master_0|ATCONV|Mux60~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux60~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~15_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux60~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~15_combout ),
	.datad(\Master_0|ATCONV|Mux60~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux60~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N22
cycloneive_lcell_comb \Master_0|idata[2]~10 (
// Equation(s):
// \Master_0|idata[2]~10_combout  = (\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[2]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux77~2_combout )))))

	.dataa(\SRAM_Q_L1[2]~input_o ),
	.datab(\u_BUS|Mux77~2_combout ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata[2]~10 .lut_mask = 16'hA0C0;
defparam \Master_0|idata[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux48~17 (
// Equation(s):
// \Master_0|ATCONV|Mux48~17_combout  = (!\Master_0|ATCONV|cnt [3] & \Master_0|ATCONV|Add8~6_combout )

	.dataa(\Master_0|ATCONV|cnt [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV|Add8~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux48~17 .lut_mask = 16'h5050;
defparam \Master_0|ATCONV|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N2
cycloneive_lcell_comb \Master_0|ATCONV|Mux61~0 (
// Equation(s):
// \Master_0|ATCONV|Mux61~0_combout  = (\Master_0|ATCONV|Mux57~1_combout  & (\Master_0|ATCONV|Mux48~2_combout  & ((\Master_0|ATCONV|Mux48~15_combout )))) # (!\Master_0|ATCONV|Mux57~1_combout  & (((\Master_0|ATCONV|Mux48~17_combout )) # 
// (!\Master_0|ATCONV|Mux48~2_combout )))

	.dataa(\Master_0|ATCONV|Mux57~1_combout ),
	.datab(\Master_0|ATCONV|Mux48~2_combout ),
	.datac(\Master_0|ATCONV|Mux48~17_combout ),
	.datad(\Master_0|ATCONV|Mux48~15_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux61~0 .lut_mask = 16'hD951;
defparam \Master_0|ATCONV|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|Mux61~1 (
// Equation(s):
// \Master_0|ATCONV|Mux61~1_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux61~0_combout  & (\Master_0|ATCONV|Add8~10_combout )) # (!\Master_0|ATCONV|Mux61~0_combout  & ((\Master_0|idata[2]~10_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux61~0_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~10_combout ),
	.datac(\Master_0|idata[2]~10_combout ),
	.datad(\Master_0|ATCONV|Mux61~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux61~1 .lut_mask = 16'hDDA0;
defparam \Master_0|ATCONV|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux61~2 (
// Equation(s):
// \Master_0|ATCONV|Mux61~2_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux61~1_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~16_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux61~1_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~16_combout ),
	.datad(\Master_0|ATCONV|Mux61~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux61~2 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|Mux62~0 (
// Equation(s):
// \Master_0|ATCONV|Mux62~0_combout  = (!\Master_0|ATCONV|cnt [3] & ((\Master_0|ATCONV|Mux57~1_combout ) # (\Master_0|ATCONV|Add8~4_combout )))

	.dataa(\Master_0|ATCONV|Mux57~1_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|cnt [3]),
	.datad(\Master_0|ATCONV|Add8~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux62~0 .lut_mask = 16'h0F0A;
defparam \Master_0|ATCONV|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|Mux62~1 (
// Equation(s):
// \Master_0|ATCONV|Mux62~1_combout  = (\Master_0|ATCONV|Mux48~2_combout  & (\Master_0|ATCONV|Mux62~0_combout  & ((\Master_0|ATCONV|Add8~8_combout ) # (!\Master_0|ATCONV|Mux57~1_combout )))) # (!\Master_0|ATCONV|Mux48~2_combout  & 
// (!\Master_0|ATCONV|Mux57~1_combout ))

	.dataa(\Master_0|ATCONV|Mux57~1_combout ),
	.datab(\Master_0|ATCONV|Mux48~2_combout ),
	.datac(\Master_0|ATCONV|Add8~8_combout ),
	.datad(\Master_0|ATCONV|Mux62~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux62~1 .lut_mask = 16'hD511;
defparam \Master_0|ATCONV|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|Mux62~2 (
// Equation(s):
// \Master_0|ATCONV|Mux62~2_combout  = (\Master_0|ATCONV|Mux57~0_combout  & ((\Master_0|ATCONV|Mux62~1_combout  & (\Master_0|ATCONV|Add8~8_combout )) # (!\Master_0|ATCONV|Mux62~1_combout  & ((\Master_0|idata[1]~1_combout ))))) # 
// (!\Master_0|ATCONV|Mux57~0_combout  & (((\Master_0|ATCONV|Mux62~1_combout ))))

	.dataa(\Master_0|ATCONV|Mux57~0_combout ),
	.datab(\Master_0|ATCONV|Add8~8_combout ),
	.datac(\Master_0|ATCONV|Mux62~1_combout ),
	.datad(\Master_0|idata[1]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux62~2 .lut_mask = 16'hDAD0;
defparam \Master_0|ATCONV|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|Mux62~3 (
// Equation(s):
// \Master_0|ATCONV|Mux62~3_combout  = (\Master_0|ATCONV|Mux47~0_combout  & (((\Master_0|ATCONV|Mux62~2_combout )))) # (!\Master_0|ATCONV|Mux47~0_combout  & ((\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Mux48~17_combout )) # (!\Master_0|ATCONV|cnt [0] & 
// ((\Master_0|ATCONV|Mux62~2_combout )))))

	.dataa(\Master_0|ATCONV|Mux47~0_combout ),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Mux48~17_combout ),
	.datad(\Master_0|ATCONV|Mux62~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux62~3 .lut_mask = 16'hFB40;
defparam \Master_0|ATCONV|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N4
cycloneive_lcell_comb \Master_0|ATCONV|Mux63~2 (
// Equation(s):
// \Master_0|ATCONV|Mux63~2_combout  = (\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [3]) # (\Master_0|ATCONV|cnt [1] $ (!\Master_0|ATCONV|cnt [0])))) # (!\Master_0|ATCONV|cnt [2] & ((\Master_0|ATCONV|cnt [1] & (\Master_0|ATCONV|cnt [3])) # 
// (!\Master_0|ATCONV|cnt [1] & ((\Master_0|ATCONV|cnt [0])))))

	.dataa(\Master_0|ATCONV|cnt [1]),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|cnt [2]),
	.datad(\Master_0|ATCONV|cnt [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux63~2 .lut_mask = 16'hEDD8;
defparam \Master_0|ATCONV|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N8
cycloneive_lcell_comb \Master_0|ATCONV|Mux63~0 (
// Equation(s):
// \Master_0|ATCONV|Mux63~0_combout  = (\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|Add8~4_combout ))) # (!\Master_0|ATCONV|cnt [0] & (\Master_0|idata[0]~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|idata[0]~0_combout ),
	.datad(\Master_0|ATCONV|Add8~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux63~0 .lut_mask = 16'hFC30;
defparam \Master_0|ATCONV|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N10
cycloneive_lcell_comb \Master_0|ATCONV|Mux63~1 (
// Equation(s):
// \Master_0|ATCONV|Mux63~1_combout  = (\Master_0|ATCONV|cnt [0] & ((\Master_0|ATCONV|Add8~2_combout ))) # (!\Master_0|ATCONV|cnt [0] & (\Master_0|ATCONV|Add8~6_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|cnt [0]),
	.datac(\Master_0|ATCONV|Add8~6_combout ),
	.datad(\Master_0|ATCONV|Add8~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux63~1 .lut_mask = 16'hFC30;
defparam \Master_0|ATCONV|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y47_N22
cycloneive_lcell_comb \Master_0|ATCONV|Mux63~3 (
// Equation(s):
// \Master_0|ATCONV|Mux63~3_combout  = (\Master_0|ATCONV|Mux63~2_combout  & (!\Master_0|ATCONV|cnt [3] & (\Master_0|ATCONV|Mux63~0_combout ))) # (!\Master_0|ATCONV|Mux63~2_combout  & (((\Master_0|ATCONV|Mux63~1_combout ))))

	.dataa(\Master_0|ATCONV|Mux63~2_combout ),
	.datab(\Master_0|ATCONV|cnt [3]),
	.datac(\Master_0|ATCONV|Mux63~0_combout ),
	.datad(\Master_0|ATCONV|Mux63~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Mux63~3 .lut_mask = 16'h7520;
defparam \Master_0|ATCONV|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N0
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[0]~16 (
// Equation(s):
// \Master_0|ATCONV|psum_r[0]~16_combout  = (\Master_0|ATCONV|psum_r [0] & (\Master_0|ATCONV|Mux63~3_combout  $ (VCC))) # (!\Master_0|ATCONV|psum_r [0] & (\Master_0|ATCONV|Mux63~3_combout  & VCC))
// \Master_0|ATCONV|psum_r[0]~17  = CARRY((\Master_0|ATCONV|psum_r [0] & \Master_0|ATCONV|Mux63~3_combout ))

	.dataa(\Master_0|ATCONV|psum_r [0]),
	.datab(\Master_0|ATCONV|Mux63~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|psum_r[0]~16_combout ),
	.cout(\Master_0|ATCONV|psum_r[0]~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[0]~16 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV|psum_r[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y48_N1
dffeas \Master_0|ATCONV|psum_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[0]~16_combout ),
	.asdata(\Master_0|ATCONV|Mux63~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N2
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[1]~18 (
// Equation(s):
// \Master_0|ATCONV|psum_r[1]~18_combout  = (\Master_0|ATCONV|Mux62~3_combout  & ((\Master_0|ATCONV|psum_r [1] & (\Master_0|ATCONV|psum_r[0]~17  & VCC)) # (!\Master_0|ATCONV|psum_r [1] & (!\Master_0|ATCONV|psum_r[0]~17 )))) # 
// (!\Master_0|ATCONV|Mux62~3_combout  & ((\Master_0|ATCONV|psum_r [1] & (!\Master_0|ATCONV|psum_r[0]~17 )) # (!\Master_0|ATCONV|psum_r [1] & ((\Master_0|ATCONV|psum_r[0]~17 ) # (GND)))))
// \Master_0|ATCONV|psum_r[1]~19  = CARRY((\Master_0|ATCONV|Mux62~3_combout  & (!\Master_0|ATCONV|psum_r [1] & !\Master_0|ATCONV|psum_r[0]~17 )) # (!\Master_0|ATCONV|Mux62~3_combout  & ((!\Master_0|ATCONV|psum_r[0]~17 ) # (!\Master_0|ATCONV|psum_r [1]))))

	.dataa(\Master_0|ATCONV|Mux62~3_combout ),
	.datab(\Master_0|ATCONV|psum_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[0]~17 ),
	.combout(\Master_0|ATCONV|psum_r[1]~18_combout ),
	.cout(\Master_0|ATCONV|psum_r[1]~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[1]~18 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N3
dffeas \Master_0|ATCONV|psum_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[1]~18_combout ),
	.asdata(\Master_0|ATCONV|Mux62~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N4
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[2]~20 (
// Equation(s):
// \Master_0|ATCONV|psum_r[2]~20_combout  = ((\Master_0|ATCONV|psum_r [2] $ (\Master_0|ATCONV|Mux61~2_combout  $ (!\Master_0|ATCONV|psum_r[1]~19 )))) # (GND)
// \Master_0|ATCONV|psum_r[2]~21  = CARRY((\Master_0|ATCONV|psum_r [2] & ((\Master_0|ATCONV|Mux61~2_combout ) # (!\Master_0|ATCONV|psum_r[1]~19 ))) # (!\Master_0|ATCONV|psum_r [2] & (\Master_0|ATCONV|Mux61~2_combout  & !\Master_0|ATCONV|psum_r[1]~19 )))

	.dataa(\Master_0|ATCONV|psum_r [2]),
	.datab(\Master_0|ATCONV|Mux61~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[1]~19 ),
	.combout(\Master_0|ATCONV|psum_r[2]~20_combout ),
	.cout(\Master_0|ATCONV|psum_r[2]~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[2]~20 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N5
dffeas \Master_0|ATCONV|psum_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[2]~20_combout ),
	.asdata(\Master_0|ATCONV|Mux61~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N6
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[3]~22 (
// Equation(s):
// \Master_0|ATCONV|psum_r[3]~22_combout  = (\Master_0|ATCONV|Mux60~2_combout  & ((\Master_0|ATCONV|psum_r [3] & (\Master_0|ATCONV|psum_r[2]~21  & VCC)) # (!\Master_0|ATCONV|psum_r [3] & (!\Master_0|ATCONV|psum_r[2]~21 )))) # 
// (!\Master_0|ATCONV|Mux60~2_combout  & ((\Master_0|ATCONV|psum_r [3] & (!\Master_0|ATCONV|psum_r[2]~21 )) # (!\Master_0|ATCONV|psum_r [3] & ((\Master_0|ATCONV|psum_r[2]~21 ) # (GND)))))
// \Master_0|ATCONV|psum_r[3]~23  = CARRY((\Master_0|ATCONV|Mux60~2_combout  & (!\Master_0|ATCONV|psum_r [3] & !\Master_0|ATCONV|psum_r[2]~21 )) # (!\Master_0|ATCONV|Mux60~2_combout  & ((!\Master_0|ATCONV|psum_r[2]~21 ) # (!\Master_0|ATCONV|psum_r [3]))))

	.dataa(\Master_0|ATCONV|Mux60~2_combout ),
	.datab(\Master_0|ATCONV|psum_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[2]~21 ),
	.combout(\Master_0|ATCONV|psum_r[3]~22_combout ),
	.cout(\Master_0|ATCONV|psum_r[3]~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[3]~22 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N7
dffeas \Master_0|ATCONV|psum_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[3]~22_combout ),
	.asdata(\Master_0|ATCONV|Mux60~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N8
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[4]~24 (
// Equation(s):
// \Master_0|ATCONV|psum_r[4]~24_combout  = ((\Master_0|ATCONV|Mux59~2_combout  $ (\Master_0|ATCONV|psum_r [4] $ (!\Master_0|ATCONV|psum_r[3]~23 )))) # (GND)
// \Master_0|ATCONV|psum_r[4]~25  = CARRY((\Master_0|ATCONV|Mux59~2_combout  & ((\Master_0|ATCONV|psum_r [4]) # (!\Master_0|ATCONV|psum_r[3]~23 ))) # (!\Master_0|ATCONV|Mux59~2_combout  & (\Master_0|ATCONV|psum_r [4] & !\Master_0|ATCONV|psum_r[3]~23 )))

	.dataa(\Master_0|ATCONV|Mux59~2_combout ),
	.datab(\Master_0|ATCONV|psum_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[3]~23 ),
	.combout(\Master_0|ATCONV|psum_r[4]~24_combout ),
	.cout(\Master_0|ATCONV|psum_r[4]~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[4]~24 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N9
dffeas \Master_0|ATCONV|psum_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[4]~24_combout ),
	.asdata(\Master_0|ATCONV|Mux59~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N10
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[5]~26 (
// Equation(s):
// \Master_0|ATCONV|psum_r[5]~26_combout  = (\Master_0|ATCONV|psum_r [5] & ((\Master_0|ATCONV|Mux58~2_combout  & (\Master_0|ATCONV|psum_r[4]~25  & VCC)) # (!\Master_0|ATCONV|Mux58~2_combout  & (!\Master_0|ATCONV|psum_r[4]~25 )))) # (!\Master_0|ATCONV|psum_r 
// [5] & ((\Master_0|ATCONV|Mux58~2_combout  & (!\Master_0|ATCONV|psum_r[4]~25 )) # (!\Master_0|ATCONV|Mux58~2_combout  & ((\Master_0|ATCONV|psum_r[4]~25 ) # (GND)))))
// \Master_0|ATCONV|psum_r[5]~27  = CARRY((\Master_0|ATCONV|psum_r [5] & (!\Master_0|ATCONV|Mux58~2_combout  & !\Master_0|ATCONV|psum_r[4]~25 )) # (!\Master_0|ATCONV|psum_r [5] & ((!\Master_0|ATCONV|psum_r[4]~25 ) # (!\Master_0|ATCONV|Mux58~2_combout ))))

	.dataa(\Master_0|ATCONV|psum_r [5]),
	.datab(\Master_0|ATCONV|Mux58~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[4]~25 ),
	.combout(\Master_0|ATCONV|psum_r[5]~26_combout ),
	.cout(\Master_0|ATCONV|psum_r[5]~27 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[5]~26 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N11
dffeas \Master_0|ATCONV|psum_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[5]~26_combout ),
	.asdata(\Master_0|ATCONV|Mux58~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N12
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[6]~28 (
// Equation(s):
// \Master_0|ATCONV|psum_r[6]~28_combout  = ((\Master_0|ATCONV|psum_r [6] $ (\Master_0|ATCONV|Mux57~4_combout  $ (!\Master_0|ATCONV|psum_r[5]~27 )))) # (GND)
// \Master_0|ATCONV|psum_r[6]~29  = CARRY((\Master_0|ATCONV|psum_r [6] & ((\Master_0|ATCONV|Mux57~4_combout ) # (!\Master_0|ATCONV|psum_r[5]~27 ))) # (!\Master_0|ATCONV|psum_r [6] & (\Master_0|ATCONV|Mux57~4_combout  & !\Master_0|ATCONV|psum_r[5]~27 )))

	.dataa(\Master_0|ATCONV|psum_r [6]),
	.datab(\Master_0|ATCONV|Mux57~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[5]~27 ),
	.combout(\Master_0|ATCONV|psum_r[6]~28_combout ),
	.cout(\Master_0|ATCONV|psum_r[6]~29 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[6]~28 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N13
dffeas \Master_0|ATCONV|psum_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[6]~28_combout ),
	.asdata(\Master_0|ATCONV|Mux57~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[6] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N14
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[7]~30 (
// Equation(s):
// \Master_0|ATCONV|psum_r[7]~30_combout  = (\Master_0|ATCONV|Mux56~2_combout  & ((\Master_0|ATCONV|psum_r [7] & (\Master_0|ATCONV|psum_r[6]~29  & VCC)) # (!\Master_0|ATCONV|psum_r [7] & (!\Master_0|ATCONV|psum_r[6]~29 )))) # 
// (!\Master_0|ATCONV|Mux56~2_combout  & ((\Master_0|ATCONV|psum_r [7] & (!\Master_0|ATCONV|psum_r[6]~29 )) # (!\Master_0|ATCONV|psum_r [7] & ((\Master_0|ATCONV|psum_r[6]~29 ) # (GND)))))
// \Master_0|ATCONV|psum_r[7]~31  = CARRY((\Master_0|ATCONV|Mux56~2_combout  & (!\Master_0|ATCONV|psum_r [7] & !\Master_0|ATCONV|psum_r[6]~29 )) # (!\Master_0|ATCONV|Mux56~2_combout  & ((!\Master_0|ATCONV|psum_r[6]~29 ) # (!\Master_0|ATCONV|psum_r [7]))))

	.dataa(\Master_0|ATCONV|Mux56~2_combout ),
	.datab(\Master_0|ATCONV|psum_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[6]~29 ),
	.combout(\Master_0|ATCONV|psum_r[7]~30_combout ),
	.cout(\Master_0|ATCONV|psum_r[7]~31 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[7]~30 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N15
dffeas \Master_0|ATCONV|psum_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[7]~30_combout ),
	.asdata(\Master_0|ATCONV|Mux56~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[7] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N16
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[8]~32 (
// Equation(s):
// \Master_0|ATCONV|psum_r[8]~32_combout  = ((\Master_0|ATCONV|psum_r [8] $ (\Master_0|ATCONV|Mux55~2_combout  $ (!\Master_0|ATCONV|psum_r[7]~31 )))) # (GND)
// \Master_0|ATCONV|psum_r[8]~33  = CARRY((\Master_0|ATCONV|psum_r [8] & ((\Master_0|ATCONV|Mux55~2_combout ) # (!\Master_0|ATCONV|psum_r[7]~31 ))) # (!\Master_0|ATCONV|psum_r [8] & (\Master_0|ATCONV|Mux55~2_combout  & !\Master_0|ATCONV|psum_r[7]~31 )))

	.dataa(\Master_0|ATCONV|psum_r [8]),
	.datab(\Master_0|ATCONV|Mux55~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[7]~31 ),
	.combout(\Master_0|ATCONV|psum_r[8]~32_combout ),
	.cout(\Master_0|ATCONV|psum_r[8]~33 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[8]~32 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N17
dffeas \Master_0|ATCONV|psum_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[8]~32_combout ),
	.asdata(\Master_0|ATCONV|Mux55~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[8] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N18
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[9]~34 (
// Equation(s):
// \Master_0|ATCONV|psum_r[9]~34_combout  = (\Master_0|ATCONV|Mux54~3_combout  & ((\Master_0|ATCONV|psum_r [9] & (\Master_0|ATCONV|psum_r[8]~33  & VCC)) # (!\Master_0|ATCONV|psum_r [9] & (!\Master_0|ATCONV|psum_r[8]~33 )))) # 
// (!\Master_0|ATCONV|Mux54~3_combout  & ((\Master_0|ATCONV|psum_r [9] & (!\Master_0|ATCONV|psum_r[8]~33 )) # (!\Master_0|ATCONV|psum_r [9] & ((\Master_0|ATCONV|psum_r[8]~33 ) # (GND)))))
// \Master_0|ATCONV|psum_r[9]~35  = CARRY((\Master_0|ATCONV|Mux54~3_combout  & (!\Master_0|ATCONV|psum_r [9] & !\Master_0|ATCONV|psum_r[8]~33 )) # (!\Master_0|ATCONV|Mux54~3_combout  & ((!\Master_0|ATCONV|psum_r[8]~33 ) # (!\Master_0|ATCONV|psum_r [9]))))

	.dataa(\Master_0|ATCONV|Mux54~3_combout ),
	.datab(\Master_0|ATCONV|psum_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[8]~33 ),
	.combout(\Master_0|ATCONV|psum_r[9]~34_combout ),
	.cout(\Master_0|ATCONV|psum_r[9]~35 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[9]~34 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N19
dffeas \Master_0|ATCONV|psum_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[9]~34_combout ),
	.asdata(\Master_0|ATCONV|Mux54~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[9] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N20
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[10]~36 (
// Equation(s):
// \Master_0|ATCONV|psum_r[10]~36_combout  = ((\Master_0|ATCONV|Mux53~2_combout  $ (\Master_0|ATCONV|psum_r [10] $ (!\Master_0|ATCONV|psum_r[9]~35 )))) # (GND)
// \Master_0|ATCONV|psum_r[10]~37  = CARRY((\Master_0|ATCONV|Mux53~2_combout  & ((\Master_0|ATCONV|psum_r [10]) # (!\Master_0|ATCONV|psum_r[9]~35 ))) # (!\Master_0|ATCONV|Mux53~2_combout  & (\Master_0|ATCONV|psum_r [10] & !\Master_0|ATCONV|psum_r[9]~35 )))

	.dataa(\Master_0|ATCONV|Mux53~2_combout ),
	.datab(\Master_0|ATCONV|psum_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[9]~35 ),
	.combout(\Master_0|ATCONV|psum_r[10]~36_combout ),
	.cout(\Master_0|ATCONV|psum_r[10]~37 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[10]~36 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N21
dffeas \Master_0|ATCONV|psum_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[10]~36_combout ),
	.asdata(\Master_0|ATCONV|Mux53~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[10] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N22
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[11]~38 (
// Equation(s):
// \Master_0|ATCONV|psum_r[11]~38_combout  = (\Master_0|ATCONV|psum_r [11] & ((\Master_0|ATCONV|Mux52~4_combout  & (\Master_0|ATCONV|psum_r[10]~37  & VCC)) # (!\Master_0|ATCONV|Mux52~4_combout  & (!\Master_0|ATCONV|psum_r[10]~37 )))) # 
// (!\Master_0|ATCONV|psum_r [11] & ((\Master_0|ATCONV|Mux52~4_combout  & (!\Master_0|ATCONV|psum_r[10]~37 )) # (!\Master_0|ATCONV|Mux52~4_combout  & ((\Master_0|ATCONV|psum_r[10]~37 ) # (GND)))))
// \Master_0|ATCONV|psum_r[11]~39  = CARRY((\Master_0|ATCONV|psum_r [11] & (!\Master_0|ATCONV|Mux52~4_combout  & !\Master_0|ATCONV|psum_r[10]~37 )) # (!\Master_0|ATCONV|psum_r [11] & ((!\Master_0|ATCONV|psum_r[10]~37 ) # (!\Master_0|ATCONV|Mux52~4_combout 
// ))))

	.dataa(\Master_0|ATCONV|psum_r [11]),
	.datab(\Master_0|ATCONV|Mux52~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[10]~37 ),
	.combout(\Master_0|ATCONV|psum_r[11]~38_combout ),
	.cout(\Master_0|ATCONV|psum_r[11]~39 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[11]~38 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N23
dffeas \Master_0|ATCONV|psum_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[11]~38_combout ),
	.asdata(\Master_0|ATCONV|Mux52~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[11] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N24
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[12]~40 (
// Equation(s):
// \Master_0|ATCONV|psum_r[12]~40_combout  = ((\Master_0|ATCONV|psum_r [12] $ (\Master_0|ATCONV|Mux51~2_combout  $ (!\Master_0|ATCONV|psum_r[11]~39 )))) # (GND)
// \Master_0|ATCONV|psum_r[12]~41  = CARRY((\Master_0|ATCONV|psum_r [12] & ((\Master_0|ATCONV|Mux51~2_combout ) # (!\Master_0|ATCONV|psum_r[11]~39 ))) # (!\Master_0|ATCONV|psum_r [12] & (\Master_0|ATCONV|Mux51~2_combout  & !\Master_0|ATCONV|psum_r[11]~39 )))

	.dataa(\Master_0|ATCONV|psum_r [12]),
	.datab(\Master_0|ATCONV|Mux51~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[11]~39 ),
	.combout(\Master_0|ATCONV|psum_r[12]~40_combout ),
	.cout(\Master_0|ATCONV|psum_r[12]~41 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[12]~40 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N25
dffeas \Master_0|ATCONV|psum_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[12]~40_combout ),
	.asdata(\Master_0|ATCONV|Mux51~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[12] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N26
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[13]~42 (
// Equation(s):
// \Master_0|ATCONV|psum_r[13]~42_combout  = (\Master_0|ATCONV|psum_r [13] & ((\Master_0|ATCONV|Mux50~0_combout  & (\Master_0|ATCONV|psum_r[12]~41  & VCC)) # (!\Master_0|ATCONV|Mux50~0_combout  & (!\Master_0|ATCONV|psum_r[12]~41 )))) # 
// (!\Master_0|ATCONV|psum_r [13] & ((\Master_0|ATCONV|Mux50~0_combout  & (!\Master_0|ATCONV|psum_r[12]~41 )) # (!\Master_0|ATCONV|Mux50~0_combout  & ((\Master_0|ATCONV|psum_r[12]~41 ) # (GND)))))
// \Master_0|ATCONV|psum_r[13]~43  = CARRY((\Master_0|ATCONV|psum_r [13] & (!\Master_0|ATCONV|Mux50~0_combout  & !\Master_0|ATCONV|psum_r[12]~41 )) # (!\Master_0|ATCONV|psum_r [13] & ((!\Master_0|ATCONV|psum_r[12]~41 ) # (!\Master_0|ATCONV|Mux50~0_combout 
// ))))

	.dataa(\Master_0|ATCONV|psum_r [13]),
	.datab(\Master_0|ATCONV|Mux50~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[12]~41 ),
	.combout(\Master_0|ATCONV|psum_r[13]~42_combout ),
	.cout(\Master_0|ATCONV|psum_r[13]~43 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[13]~42 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV|psum_r[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N27
dffeas \Master_0|ATCONV|psum_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[13]~42_combout ),
	.asdata(\Master_0|ATCONV|Mux50~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[13] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N28
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[14]~44 (
// Equation(s):
// \Master_0|ATCONV|psum_r[14]~44_combout  = ((\Master_0|ATCONV|psum_r [14] $ (\Master_0|ATCONV|Mux49~0_combout  $ (!\Master_0|ATCONV|psum_r[13]~43 )))) # (GND)
// \Master_0|ATCONV|psum_r[14]~45  = CARRY((\Master_0|ATCONV|psum_r [14] & ((\Master_0|ATCONV|Mux49~0_combout ) # (!\Master_0|ATCONV|psum_r[13]~43 ))) # (!\Master_0|ATCONV|psum_r [14] & (\Master_0|ATCONV|Mux49~0_combout  & !\Master_0|ATCONV|psum_r[13]~43 )))

	.dataa(\Master_0|ATCONV|psum_r [14]),
	.datab(\Master_0|ATCONV|Mux49~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_r[13]~43 ),
	.combout(\Master_0|ATCONV|psum_r[14]~44_combout ),
	.cout(\Master_0|ATCONV|psum_r[14]~45 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[14]~44 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV|psum_r[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N29
dffeas \Master_0|ATCONV|psum_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[14]~44_combout ),
	.asdata(\Master_0|ATCONV|Mux49~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[14] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y48_N30
cycloneive_lcell_comb \Master_0|ATCONV|psum_r[15]~46 (
// Equation(s):
// \Master_0|ATCONV|psum_r[15]~46_combout  = \Master_0|ATCONV|Mux48~4_combout  $ (\Master_0|ATCONV|psum_r[14]~45  $ (\Master_0|ATCONV|psum_r [15]))

	.dataa(\Master_0|ATCONV|Mux48~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|psum_r [15]),
	.cin(\Master_0|ATCONV|psum_r[14]~45 ),
	.combout(\Master_0|ATCONV|psum_r[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[15]~46 .lut_mask = 16'hA55A;
defparam \Master_0|ATCONV|psum_r[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y48_N31
dffeas \Master_0|ATCONV|psum_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV|psum_r[15]~46_combout ),
	.asdata(\Master_0|ATCONV|Mux48~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|ATCONV|Equal6~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|psum_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_r[15] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|psum_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[2]~0 (
// Equation(s):
// \Master_0|ATCONV|psum_out[2]~0_combout  = \Master_0|ATCONV|psum_r [2] $ (VCC)
// \Master_0|ATCONV|psum_out[2]~1  = CARRY(\Master_0|ATCONV|psum_r [2])

	.dataa(\Master_0|ATCONV|psum_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|psum_out[2]~0_combout ),
	.cout(\Master_0|ATCONV|psum_out[2]~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[2]~0 .lut_mask = 16'h55AA;
defparam \Master_0|ATCONV|psum_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[3]~2 (
// Equation(s):
// \Master_0|ATCONV|psum_out[3]~2_combout  = (\Master_0|ATCONV|psum_r [3] & (!\Master_0|ATCONV|psum_out[2]~1 )) # (!\Master_0|ATCONV|psum_r [3] & ((\Master_0|ATCONV|psum_out[2]~1 ) # (GND)))
// \Master_0|ATCONV|psum_out[3]~3  = CARRY((!\Master_0|ATCONV|psum_out[2]~1 ) # (!\Master_0|ATCONV|psum_r [3]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|psum_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[2]~1 ),
	.combout(\Master_0|ATCONV|psum_out[3]~2_combout ),
	.cout(\Master_0|ATCONV|psum_out[3]~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[3]~2 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|psum_out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[4]~4 (
// Equation(s):
// \Master_0|ATCONV|psum_out[4]~4_combout  = (\Master_0|ATCONV|psum_r [4] & ((GND) # (!\Master_0|ATCONV|psum_out[3]~3 ))) # (!\Master_0|ATCONV|psum_r [4] & (\Master_0|ATCONV|psum_out[3]~3  $ (GND)))
// \Master_0|ATCONV|psum_out[4]~5  = CARRY((\Master_0|ATCONV|psum_r [4]) # (!\Master_0|ATCONV|psum_out[3]~3 ))

	.dataa(\Master_0|ATCONV|psum_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[3]~3 ),
	.combout(\Master_0|ATCONV|psum_out[4]~4_combout ),
	.cout(\Master_0|ATCONV|psum_out[4]~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[4]~4 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV|psum_out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[5]~6 (
// Equation(s):
// \Master_0|ATCONV|psum_out[5]~6_combout  = (\Master_0|ATCONV|psum_r [5] & (\Master_0|ATCONV|psum_out[4]~5  & VCC)) # (!\Master_0|ATCONV|psum_r [5] & (!\Master_0|ATCONV|psum_out[4]~5 ))
// \Master_0|ATCONV|psum_out[5]~7  = CARRY((!\Master_0|ATCONV|psum_r [5] & !\Master_0|ATCONV|psum_out[4]~5 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|psum_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[4]~5 ),
	.combout(\Master_0|ATCONV|psum_out[5]~6_combout ),
	.cout(\Master_0|ATCONV|psum_out[5]~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[5]~6 .lut_mask = 16'hC303;
defparam \Master_0|ATCONV|psum_out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[6]~8 (
// Equation(s):
// \Master_0|ATCONV|psum_out[6]~8_combout  = (\Master_0|ATCONV|psum_r [6] & ((GND) # (!\Master_0|ATCONV|psum_out[5]~7 ))) # (!\Master_0|ATCONV|psum_r [6] & (\Master_0|ATCONV|psum_out[5]~7  $ (GND)))
// \Master_0|ATCONV|psum_out[6]~9  = CARRY((\Master_0|ATCONV|psum_r [6]) # (!\Master_0|ATCONV|psum_out[5]~7 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|psum_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[5]~7 ),
	.combout(\Master_0|ATCONV|psum_out[6]~8_combout ),
	.cout(\Master_0|ATCONV|psum_out[6]~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[6]~8 .lut_mask = 16'h3CCF;
defparam \Master_0|ATCONV|psum_out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[7]~10 (
// Equation(s):
// \Master_0|ATCONV|psum_out[7]~10_combout  = (\Master_0|ATCONV|psum_r [7] & (\Master_0|ATCONV|psum_out[6]~9  & VCC)) # (!\Master_0|ATCONV|psum_r [7] & (!\Master_0|ATCONV|psum_out[6]~9 ))
// \Master_0|ATCONV|psum_out[7]~11  = CARRY((!\Master_0|ATCONV|psum_r [7] & !\Master_0|ATCONV|psum_out[6]~9 ))

	.dataa(\Master_0|ATCONV|psum_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[6]~9 ),
	.combout(\Master_0|ATCONV|psum_out[7]~10_combout ),
	.cout(\Master_0|ATCONV|psum_out[7]~11 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[7]~10 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV|psum_out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[8]~12 (
// Equation(s):
// \Master_0|ATCONV|psum_out[8]~12_combout  = (\Master_0|ATCONV|psum_r [8] & ((GND) # (!\Master_0|ATCONV|psum_out[7]~11 ))) # (!\Master_0|ATCONV|psum_r [8] & (\Master_0|ATCONV|psum_out[7]~11  $ (GND)))
// \Master_0|ATCONV|psum_out[8]~13  = CARRY((\Master_0|ATCONV|psum_r [8]) # (!\Master_0|ATCONV|psum_out[7]~11 ))

	.dataa(\Master_0|ATCONV|psum_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[7]~11 ),
	.combout(\Master_0|ATCONV|psum_out[8]~12_combout ),
	.cout(\Master_0|ATCONV|psum_out[8]~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[8]~12 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV|psum_out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[9]~14 (
// Equation(s):
// \Master_0|ATCONV|psum_out[9]~14_combout  = (\Master_0|ATCONV|psum_r [9] & (\Master_0|ATCONV|psum_out[8]~13  & VCC)) # (!\Master_0|ATCONV|psum_r [9] & (!\Master_0|ATCONV|psum_out[8]~13 ))
// \Master_0|ATCONV|psum_out[9]~15  = CARRY((!\Master_0|ATCONV|psum_r [9] & !\Master_0|ATCONV|psum_out[8]~13 ))

	.dataa(\Master_0|ATCONV|psum_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[8]~13 ),
	.combout(\Master_0|ATCONV|psum_out[9]~14_combout ),
	.cout(\Master_0|ATCONV|psum_out[9]~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[9]~14 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV|psum_out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[10]~16 (
// Equation(s):
// \Master_0|ATCONV|psum_out[10]~16_combout  = (\Master_0|ATCONV|psum_r [10] & ((GND) # (!\Master_0|ATCONV|psum_out[9]~15 ))) # (!\Master_0|ATCONV|psum_r [10] & (\Master_0|ATCONV|psum_out[9]~15  $ (GND)))
// \Master_0|ATCONV|psum_out[10]~17  = CARRY((\Master_0|ATCONV|psum_r [10]) # (!\Master_0|ATCONV|psum_out[9]~15 ))

	.dataa(\Master_0|ATCONV|psum_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[9]~15 ),
	.combout(\Master_0|ATCONV|psum_out[10]~16_combout ),
	.cout(\Master_0|ATCONV|psum_out[10]~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[10]~16 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV|psum_out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[11]~18 (
// Equation(s):
// \Master_0|ATCONV|psum_out[11]~18_combout  = (\Master_0|ATCONV|psum_r [11] & (\Master_0|ATCONV|psum_out[10]~17  & VCC)) # (!\Master_0|ATCONV|psum_r [11] & (!\Master_0|ATCONV|psum_out[10]~17 ))
// \Master_0|ATCONV|psum_out[11]~19  = CARRY((!\Master_0|ATCONV|psum_r [11] & !\Master_0|ATCONV|psum_out[10]~17 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|psum_r [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[10]~17 ),
	.combout(\Master_0|ATCONV|psum_out[11]~18_combout ),
	.cout(\Master_0|ATCONV|psum_out[11]~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[11]~18 .lut_mask = 16'hC303;
defparam \Master_0|ATCONV|psum_out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[12]~20 (
// Equation(s):
// \Master_0|ATCONV|psum_out[12]~20_combout  = (\Master_0|ATCONV|psum_r [12] & ((GND) # (!\Master_0|ATCONV|psum_out[11]~19 ))) # (!\Master_0|ATCONV|psum_r [12] & (\Master_0|ATCONV|psum_out[11]~19  $ (GND)))
// \Master_0|ATCONV|psum_out[12]~21  = CARRY((\Master_0|ATCONV|psum_r [12]) # (!\Master_0|ATCONV|psum_out[11]~19 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|psum_r [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[11]~19 ),
	.combout(\Master_0|ATCONV|psum_out[12]~20_combout ),
	.cout(\Master_0|ATCONV|psum_out[12]~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[12]~20 .lut_mask = 16'h3CCF;
defparam \Master_0|ATCONV|psum_out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[13]~22 (
// Equation(s):
// \Master_0|ATCONV|psum_out[13]~22_combout  = (\Master_0|ATCONV|psum_r [13] & (\Master_0|ATCONV|psum_out[12]~21  & VCC)) # (!\Master_0|ATCONV|psum_r [13] & (!\Master_0|ATCONV|psum_out[12]~21 ))
// \Master_0|ATCONV|psum_out[13]~23  = CARRY((!\Master_0|ATCONV|psum_r [13] & !\Master_0|ATCONV|psum_out[12]~21 ))

	.dataa(\Master_0|ATCONV|psum_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[12]~21 ),
	.combout(\Master_0|ATCONV|psum_out[13]~22_combout ),
	.cout(\Master_0|ATCONV|psum_out[13]~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[13]~22 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV|psum_out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[14]~24 (
// Equation(s):
// \Master_0|ATCONV|psum_out[14]~24_combout  = (\Master_0|ATCONV|psum_r [14] & ((GND) # (!\Master_0|ATCONV|psum_out[13]~23 ))) # (!\Master_0|ATCONV|psum_r [14] & (\Master_0|ATCONV|psum_out[13]~23  $ (GND)))
// \Master_0|ATCONV|psum_out[14]~25  = CARRY((\Master_0|ATCONV|psum_r [14]) # (!\Master_0|ATCONV|psum_out[13]~23 ))

	.dataa(\Master_0|ATCONV|psum_r [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|psum_out[13]~23 ),
	.combout(\Master_0|ATCONV|psum_out[14]~24_combout ),
	.cout(\Master_0|ATCONV|psum_out[14]~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[14]~24 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV|psum_out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \Master_0|ATCONV|psum_out[15]~26 (
// Equation(s):
// \Master_0|ATCONV|psum_out[15]~26_combout  = \Master_0|ATCONV|psum_out[14]~25  $ (\Master_0|ATCONV|psum_r [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|psum_r [15]),
	.cin(\Master_0|ATCONV|psum_out[14]~25 ),
	.combout(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|psum_out[15]~26 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|psum_out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneive_lcell_comb \u_BUS|Mux31~0 (
// Equation(s):
// \u_BUS|Mux31~0_combout  = (\Master_0|ATCONV|psum_out[15]~26_combout  & (\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|psum_r [0] & \Master_0|ID_M[0]~1_combout )))

	.dataa(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(\Master_0|ATCONV|psum_r [0]),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux31~0 .lut_mask = 16'h8000;
defparam \u_BUS|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneive_lcell_comb \u_BUS|Mux32~0 (
// Equation(s):
// \u_BUS|Mux32~0_combout  = (\Master_0|ATCONV|psum_out[15]~26_combout  & (\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|psum_r [1] & \Master_0|ID_M[0]~1_combout )))

	.dataa(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.datab(\Master_0|ATCONV|state.LAYER0~q ),
	.datac(\Master_0|ATCONV|psum_r [1]),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux32~0 .lut_mask = 16'h8000;
defparam \u_BUS|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \u_BUS|Mux33~0 (
// Equation(s):
// \u_BUS|Mux33~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|psum_out[2]~0_combout  & (\Master_0|ATCONV|psum_out[15]~26_combout  & \Master_0|ID_M[0]~1_combout )))

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(\Master_0|ATCONV|psum_out[2]~0_combout ),
	.datac(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux33~0 .lut_mask = 16'h8000;
defparam \u_BUS|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
cycloneive_lcell_comb \u_BUS|Mux34~0 (
// Equation(s):
// \u_BUS|Mux34~0_combout  = (\Master_0|ATCONV|state.LAYER0~q  & (\Master_0|ATCONV|psum_out[3]~2_combout  & (\Master_0|ATCONV|psum_out[15]~26_combout  & \Master_0|ID_M[0]~1_combout )))

	.dataa(\Master_0|ATCONV|state.LAYER0~q ),
	.datab(\Master_0|ATCONV|psum_out[3]~2_combout ),
	.datac(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux34~0 .lut_mask = 16'h8000;
defparam \u_BUS|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \Master_0|WDATA_M[14]~2 (
// Equation(s):
// \Master_0|WDATA_M[14]~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & ((!\Master_0|ATCONV|state.LAYER0~q ) # (!\Master_0|ATCONV|Equal2~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal2~0_combout ),
	.datad(\Master_0|ATCONV|state.LAYER0~q ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~2 .lut_mask = 16'h0888;
defparam \Master_0|WDATA_M[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneive_lcell_comb \Master_0|WDATA_M[14]~14 (
// Equation(s):
// \Master_0|WDATA_M[14]~14_combout  = (\Master_0|ATCONV|psum_out[15]~26_combout  & (\Master_0|ATCONV|state.LAYER0~q  & \Master_0|ATCONV|Equal2~0_combout ))

	.dataa(\Master_0|ATCONV|psum_out[15]~26_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER0~q ),
	.datad(\Master_0|ATCONV|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~14 .lut_mask = 16'hA000;
defparam \Master_0|WDATA_M[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N28
cycloneive_lcell_comb \u_BUS|Mux76~0 (
// Equation(s):
// \u_BUS|Mux76~0_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & (\ROM_Q_IMG[1]~input_o )) # (!\Master_0|ATCONV|Selector2~0_combout  & ((\SRAM_Q_L0[1]~input_o ))))) # (!\Master_0|ID_M[0]~0_combout  & 
// (\ROM_Q_IMG[1]~input_o ))

	.dataa(\ROM_Q_IMG[1]~input_o ),
	.datab(\SRAM_Q_L0[1]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux76~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux76~0 .lut_mask = 16'hAACA;
defparam \u_BUS|Mux76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N24
cycloneive_lcell_comb \Master_0|layer0_Q[1]~14 (
// Equation(s):
// \Master_0|layer0_Q[1]~14_combout  = (!\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \u_BUS|Mux76~0_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux76~0_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[1]~14 .lut_mask = 16'h4400;
defparam \Master_0|layer0_Q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N14
cycloneive_lcell_comb \Master_0|ATCONV|Selector3~1 (
// Equation(s):
// \Master_0|ATCONV|Selector3~1_combout  = (\Master_0|ATCONV|state.LAYER1~q  & !\Master_0|ATCONV|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Selector3~1 .lut_mask = 16'h00F0;
defparam \Master_0|ATCONV|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N14
cycloneive_lcell_comb \Master_0|layer0_Q[15]~1 (
// Equation(s):
// \Master_0|layer0_Q[15]~1_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[15]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux90~2_combout )))))

	.dataa(\SRAM_Q_L1[15]~input_o ),
	.datab(\u_BUS|Mux90~2_combout ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ATCONV|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[15]~1 .lut_mask = 16'hAC00;
defparam \Master_0|layer0_Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N29
dffeas \Master_0|ATCONV|max[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer0_Q[15]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[15] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N20
cycloneive_lcell_comb \Master_0|layer0_Q[14]~2 (
// Equation(s):
// \Master_0|layer0_Q[14]~2_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\u_BUS|Mux89~2_combout ) # ((\Master_0|ID_M[1]~2_combout  & \SRAM_Q_L1[14]~input_o ))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\SRAM_Q_L1[14]~input_o ),
	.datac(\Master_0|ATCONV|Selector3~1_combout ),
	.datad(\u_BUS|Mux89~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[14]~2 .lut_mask = 16'hF080;
defparam \Master_0|layer0_Q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N21
dffeas \Master_0|ATCONV|max[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[14]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[14] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N22
cycloneive_lcell_comb \Master_0|layer0_Q[13]~3 (
// Equation(s):
// \Master_0|layer0_Q[13]~3_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[13]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux88~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\SRAM_Q_L1[13]~input_o ),
	.datac(\Master_0|ATCONV|Selector3~1_combout ),
	.datad(\u_BUS|Mux88~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[13]~3 .lut_mask = 16'hD080;
defparam \Master_0|layer0_Q[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N23
dffeas \Master_0|ATCONV|max[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[13]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[13] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N28
cycloneive_lcell_comb \Master_0|layer0_Q[12]~4 (
// Equation(s):
// \Master_0|layer0_Q[12]~4_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[12]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux87~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\SRAM_Q_L1[12]~input_o ),
	.datac(\Master_0|ATCONV|Selector3~1_combout ),
	.datad(\u_BUS|Mux87~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[12]~4 .lut_mask = 16'hD080;
defparam \Master_0|layer0_Q[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N29
dffeas \Master_0|ATCONV|max[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[12] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N18
cycloneive_lcell_comb \Master_0|layer0_Q[11]~5 (
// Equation(s):
// \Master_0|layer0_Q[11]~5_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\u_BUS|Mux86~2_combout ) # ((\SRAM_Q_L1[11]~input_o  & \Master_0|ID_M[1]~2_combout ))))

	.dataa(\SRAM_Q_L1[11]~input_o ),
	.datab(\u_BUS|Mux86~2_combout ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ATCONV|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[11]~5 .lut_mask = 16'hEC00;
defparam \Master_0|layer0_Q[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y49_N19
dffeas \Master_0|ATCONV|max[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[11] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N10
cycloneive_lcell_comb \Master_0|layer0_Q[10]~6 (
// Equation(s):
// \Master_0|layer0_Q[10]~6_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[10]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux85~2_combout )))))

	.dataa(\Master_0|ID_M[1]~2_combout ),
	.datab(\SRAM_Q_L1[10]~input_o ),
	.datac(\Master_0|ATCONV|Selector3~1_combout ),
	.datad(\u_BUS|Mux85~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[10]~6 .lut_mask = 16'hD080;
defparam \Master_0|layer0_Q[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N11
dffeas \Master_0|ATCONV|max[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[10] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N16
cycloneive_lcell_comb \Master_0|layer0_Q[9]~7 (
// Equation(s):
// \Master_0|layer0_Q[9]~7_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\u_BUS|Mux84~2_combout ) # ((\SRAM_Q_L1[9]~input_o  & \Master_0|ID_M[1]~2_combout ))))

	.dataa(\SRAM_Q_L1[9]~input_o ),
	.datab(\Master_0|ATCONV|Selector3~1_combout ),
	.datac(\u_BUS|Mux84~2_combout ),
	.datad(\Master_0|ID_M[1]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[9]~7 .lut_mask = 16'hC8C0;
defparam \Master_0|layer0_Q[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N17
dffeas \Master_0|ATCONV|max[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[9] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N4
cycloneive_lcell_comb \Master_0|layer0_Q[8]~8 (
// Equation(s):
// \Master_0|layer0_Q[8]~8_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[8]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux83~2_combout )))))

	.dataa(\Master_0|ATCONV|Selector3~1_combout ),
	.datab(\SRAM_Q_L1[8]~input_o ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\u_BUS|Mux83~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[8]~8 .lut_mask = 16'h8A80;
defparam \Master_0|layer0_Q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N11
dffeas \Master_0|ATCONV|max[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer0_Q[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[8] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N2
cycloneive_lcell_comb \Master_0|layer0_Q[7]~9 (
// Equation(s):
// \Master_0|layer0_Q[7]~9_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & (\SRAM_Q_L1[7]~input_o )) # (!\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux82~2_combout )))))

	.dataa(\SRAM_Q_L1[7]~input_o ),
	.datab(\u_BUS|Mux82~2_combout ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ATCONV|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[7]~9 .lut_mask = 16'hAC00;
defparam \Master_0|layer0_Q[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N19
dffeas \Master_0|ATCONV|max[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer0_Q[7]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[7] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N28
cycloneive_lcell_comb \Master_0|layer0_Q[6]~10 (
// Equation(s):
// \Master_0|layer0_Q[6]~10_combout  = (\Master_0|ATCONV|Selector3~1_combout  & ((\Master_0|ID_M[1]~2_combout  & ((\SRAM_Q_L1[6]~input_o ))) # (!\Master_0|ID_M[1]~2_combout  & (\u_BUS|Mux81~2_combout ))))

	.dataa(\u_BUS|Mux81~2_combout ),
	.datab(\SRAM_Q_L1[6]~input_o ),
	.datac(\Master_0|ID_M[1]~2_combout ),
	.datad(\Master_0|ATCONV|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[6]~10 .lut_mask = 16'hCA00;
defparam \Master_0|layer0_Q[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N31
dffeas \Master_0|ATCONV|max[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer0_Q[6]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[6] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N8
cycloneive_lcell_comb \Master_0|layer0_Q[5]~11 (
// Equation(s):
// \Master_0|layer0_Q[5]~11_combout  = (!\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \u_BUS|Mux80~2_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux80~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[5]~11 .lut_mask = 16'h4400;
defparam \Master_0|layer0_Q[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N9
dffeas \Master_0|ATCONV|max[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N16
cycloneive_lcell_comb \Master_0|layer0_Q[4]~0 (
// Equation(s):
// \Master_0|layer0_Q[4]~0_combout  = (!\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \u_BUS|Mux79~2_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux79~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[4]~0 .lut_mask = 16'h4400;
defparam \Master_0|layer0_Q[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N17
dffeas \Master_0|ATCONV|max[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N26
cycloneive_lcell_comb \Master_0|layer0_Q[3]~12 (
// Equation(s):
// \Master_0|layer0_Q[3]~12_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (!\Master_0|ATCONV|Equal3~0_combout  & \u_BUS|Mux78~2_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\u_BUS|Mux78~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[3]~12 .lut_mask = 16'h0C00;
defparam \Master_0|layer0_Q[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N17
dffeas \Master_0|ATCONV|max[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|layer0_Q[3]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N22
cycloneive_lcell_comb \Master_0|layer0_Q[2]~13 (
// Equation(s):
// \Master_0|layer0_Q[2]~13_combout  = (!\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \u_BUS|Mux77~2_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux77~2_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[2]~13 .lut_mask = 16'h4400;
defparam \Master_0|layer0_Q[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N23
dffeas \Master_0|ATCONV|max[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N2
cycloneive_lcell_comb \u_BUS|Mux75~0 (
// Equation(s):
// \u_BUS|Mux75~0_combout  = (\Master_0|ID_M[0]~0_combout  & ((\Master_0|ATCONV|Selector2~0_combout  & ((\ROM_Q_IMG[0]~input_o ))) # (!\Master_0|ATCONV|Selector2~0_combout  & (\SRAM_Q_L0[0]~input_o )))) # (!\Master_0|ID_M[0]~0_combout  & 
// (((\ROM_Q_IMG[0]~input_o ))))

	.dataa(\SRAM_Q_L0[0]~input_o ),
	.datab(\ROM_Q_IMG[0]~input_o ),
	.datac(\Master_0|ID_M[0]~0_combout ),
	.datad(\Master_0|ATCONV|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux75~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux75~0 .lut_mask = 16'hCCAC;
defparam \u_BUS|Mux75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N14
cycloneive_lcell_comb \Master_0|layer0_Q[0]~15 (
// Equation(s):
// \Master_0|layer0_Q[0]~15_combout  = (!\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \u_BUS|Mux75~0_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux75~0_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[0]~15 .lut_mask = 16'h4400;
defparam \Master_0|layer0_Q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N15
dffeas \Master_0|ATCONV|max[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[0]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N0
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~1 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~1_cout  = CARRY((!\Master_0|ATCONV|max [0] & \Master_0|layer0_Q[0]~15_combout ))

	.dataa(\Master_0|ATCONV|max [0]),
	.datab(\Master_0|layer0_Q[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~1_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~1 .lut_mask = 16'h0044;
defparam \Master_0|ATCONV|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N2
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~3 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~3_cout  = CARRY((\Master_0|layer0_Q[1]~14_combout  & (\Master_0|ATCONV|max [1] & !\Master_0|ATCONV|LessThan4~1_cout )) # (!\Master_0|layer0_Q[1]~14_combout  & ((\Master_0|ATCONV|max [1]) # (!\Master_0|ATCONV|LessThan4~1_cout 
// ))))

	.dataa(\Master_0|layer0_Q[1]~14_combout ),
	.datab(\Master_0|ATCONV|max [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~1_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~3_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~3 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N4
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~5 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~5_cout  = CARRY((\Master_0|layer0_Q[2]~13_combout  & ((!\Master_0|ATCONV|LessThan4~3_cout ) # (!\Master_0|ATCONV|max [2]))) # (!\Master_0|layer0_Q[2]~13_combout  & (!\Master_0|ATCONV|max [2] & !\Master_0|ATCONV|LessThan4~3_cout 
// )))

	.dataa(\Master_0|layer0_Q[2]~13_combout ),
	.datab(\Master_0|ATCONV|max [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~3_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~5_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~5 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N6
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~7 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~7_cout  = CARRY((\Master_0|ATCONV|max [3] & ((!\Master_0|ATCONV|LessThan4~5_cout ) # (!\Master_0|layer0_Q[3]~12_combout ))) # (!\Master_0|ATCONV|max [3] & (!\Master_0|layer0_Q[3]~12_combout  & !\Master_0|ATCONV|LessThan4~5_cout 
// )))

	.dataa(\Master_0|ATCONV|max [3]),
	.datab(\Master_0|layer0_Q[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~5_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~7_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~7 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N8
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~9 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~9_cout  = CARRY((\Master_0|ATCONV|max [4] & (\Master_0|layer0_Q[4]~0_combout  & !\Master_0|ATCONV|LessThan4~7_cout )) # (!\Master_0|ATCONV|max [4] & ((\Master_0|layer0_Q[4]~0_combout ) # (!\Master_0|ATCONV|LessThan4~7_cout ))))

	.dataa(\Master_0|ATCONV|max [4]),
	.datab(\Master_0|layer0_Q[4]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~7_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~9_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~9 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N10
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~11 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~11_cout  = CARRY((\Master_0|layer0_Q[5]~11_combout  & (\Master_0|ATCONV|max [5] & !\Master_0|ATCONV|LessThan4~9_cout )) # (!\Master_0|layer0_Q[5]~11_combout  & ((\Master_0|ATCONV|max [5]) # (!\Master_0|ATCONV|LessThan4~9_cout 
// ))))

	.dataa(\Master_0|layer0_Q[5]~11_combout ),
	.datab(\Master_0|ATCONV|max [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~9_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~11_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~11 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N12
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~13 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~13_cout  = CARRY((\Master_0|ATCONV|max [6] & (\Master_0|layer0_Q[6]~10_combout  & !\Master_0|ATCONV|LessThan4~11_cout )) # (!\Master_0|ATCONV|max [6] & ((\Master_0|layer0_Q[6]~10_combout ) # (!\Master_0|ATCONV|LessThan4~11_cout 
// ))))

	.dataa(\Master_0|ATCONV|max [6]),
	.datab(\Master_0|layer0_Q[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~11_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~13_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~13 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N14
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~15 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~15_cout  = CARRY((\Master_0|layer0_Q[7]~9_combout  & (\Master_0|ATCONV|max [7] & !\Master_0|ATCONV|LessThan4~13_cout )) # (!\Master_0|layer0_Q[7]~9_combout  & ((\Master_0|ATCONV|max [7]) # (!\Master_0|ATCONV|LessThan4~13_cout 
// ))))

	.dataa(\Master_0|layer0_Q[7]~9_combout ),
	.datab(\Master_0|ATCONV|max [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~13_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~15_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~15 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N16
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~17 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~17_cout  = CARRY((\Master_0|ATCONV|max [8] & (\Master_0|layer0_Q[8]~8_combout  & !\Master_0|ATCONV|LessThan4~15_cout )) # (!\Master_0|ATCONV|max [8] & ((\Master_0|layer0_Q[8]~8_combout ) # (!\Master_0|ATCONV|LessThan4~15_cout 
// ))))

	.dataa(\Master_0|ATCONV|max [8]),
	.datab(\Master_0|layer0_Q[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~15_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~17_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~17 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N18
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~19 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~19_cout  = CARRY((\Master_0|ATCONV|max [9] & ((!\Master_0|ATCONV|LessThan4~17_cout ) # (!\Master_0|layer0_Q[9]~7_combout ))) # (!\Master_0|ATCONV|max [9] & (!\Master_0|layer0_Q[9]~7_combout  & !\Master_0|ATCONV|LessThan4~17_cout 
// )))

	.dataa(\Master_0|ATCONV|max [9]),
	.datab(\Master_0|layer0_Q[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~17_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~19_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~19 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N20
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~21 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~21_cout  = CARRY((\Master_0|ATCONV|max [10] & (\Master_0|layer0_Q[10]~6_combout  & !\Master_0|ATCONV|LessThan4~19_cout )) # (!\Master_0|ATCONV|max [10] & ((\Master_0|layer0_Q[10]~6_combout ) # 
// (!\Master_0|ATCONV|LessThan4~19_cout ))))

	.dataa(\Master_0|ATCONV|max [10]),
	.datab(\Master_0|layer0_Q[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~19_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~21_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~21 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N22
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~23 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~23_cout  = CARRY((\Master_0|ATCONV|max [11] & ((!\Master_0|ATCONV|LessThan4~21_cout ) # (!\Master_0|layer0_Q[11]~5_combout ))) # (!\Master_0|ATCONV|max [11] & (!\Master_0|layer0_Q[11]~5_combout  & 
// !\Master_0|ATCONV|LessThan4~21_cout )))

	.dataa(\Master_0|ATCONV|max [11]),
	.datab(\Master_0|layer0_Q[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~21_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~23_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~23 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N24
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~25 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~25_cout  = CARRY((\Master_0|ATCONV|max [12] & (\Master_0|layer0_Q[12]~4_combout  & !\Master_0|ATCONV|LessThan4~23_cout )) # (!\Master_0|ATCONV|max [12] & ((\Master_0|layer0_Q[12]~4_combout ) # 
// (!\Master_0|ATCONV|LessThan4~23_cout ))))

	.dataa(\Master_0|ATCONV|max [12]),
	.datab(\Master_0|layer0_Q[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~23_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~25_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~25 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV|LessThan4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N26
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~27 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~27_cout  = CARRY((\Master_0|ATCONV|max [13] & ((!\Master_0|ATCONV|LessThan4~25_cout ) # (!\Master_0|layer0_Q[13]~3_combout ))) # (!\Master_0|ATCONV|max [13] & (!\Master_0|layer0_Q[13]~3_combout  & 
// !\Master_0|ATCONV|LessThan4~25_cout )))

	.dataa(\Master_0|ATCONV|max [13]),
	.datab(\Master_0|layer0_Q[13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~25_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~27_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~27 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N28
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~29 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~29_cout  = CARRY((\Master_0|layer0_Q[14]~2_combout  & ((!\Master_0|ATCONV|LessThan4~27_cout ) # (!\Master_0|ATCONV|max [14]))) # (!\Master_0|layer0_Q[14]~2_combout  & (!\Master_0|ATCONV|max [14] & 
// !\Master_0|ATCONV|LessThan4~27_cout )))

	.dataa(\Master_0|layer0_Q[14]~2_combout ),
	.datab(\Master_0|ATCONV|max [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|LessThan4~27_cout ),
	.combout(),
	.cout(\Master_0|ATCONV|LessThan4~29_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~29 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV|LessThan4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N30
cycloneive_lcell_comb \Master_0|ATCONV|LessThan4~30 (
// Equation(s):
// \Master_0|ATCONV|LessThan4~30_combout  = (\Master_0|ATCONV|max [15] & (\Master_0|ATCONV|LessThan4~29_cout  & \Master_0|layer0_Q[15]~1_combout )) # (!\Master_0|ATCONV|max [15] & ((\Master_0|ATCONV|LessThan4~29_cout ) # (\Master_0|layer0_Q[15]~1_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [15]),
	.datac(gnd),
	.datad(\Master_0|layer0_Q[15]~1_combout ),
	.cin(\Master_0|ATCONV|LessThan4~29_cout ),
	.combout(\Master_0|ATCONV|LessThan4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|LessThan4~30 .lut_mask = 16'hF330;
defparam \Master_0|ATCONV|LessThan4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N4
cycloneive_lcell_comb \Master_0|ATCONV|max[6]~0 (
// Equation(s):
// \Master_0|ATCONV|max[6]~0_combout  = ((\Master_0|ATCONV|Equal6~0_combout ) # (\Master_0|ATCONV|LessThan4~30_combout )) # (!\Master_0|ATCONV|state.LAYER1~q )

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal6~0_combout ),
	.datad(\Master_0|ATCONV|LessThan4~30_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV|max[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|max[6]~0 .lut_mask = 16'hFFF3;
defparam \Master_0|ATCONV|max[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N25
dffeas \Master_0|ATCONV|max[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|layer0_Q[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV|max[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV|max [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV|max[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV|max[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N12
cycloneive_lcell_comb \Master_0|ATCONV|Equal4~0 (
// Equation(s):
// \Master_0|ATCONV|Equal4~0_combout  = (!\Master_0|ATCONV|max [1] & (!\Master_0|ATCONV|max [3] & (!\Master_0|ATCONV|max [2] & !\Master_0|ATCONV|max [0])))

	.dataa(\Master_0|ATCONV|max [1]),
	.datab(\Master_0|ATCONV|max [3]),
	.datac(\Master_0|ATCONV|max [2]),
	.datad(\Master_0|ATCONV|max [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Equal4~0 .lut_mask = 16'h0001;
defparam \Master_0|ATCONV|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneive_lcell_comb \Master_0|ATCONV|Add11~0 (
// Equation(s):
// \Master_0|ATCONV|Add11~0_combout  = (\Master_0|ATCONV|Equal4~0_combout  & (\Master_0|ATCONV|max [4] & VCC)) # (!\Master_0|ATCONV|Equal4~0_combout  & (\Master_0|ATCONV|max [4] $ (VCC)))
// \Master_0|ATCONV|Add11~1  = CARRY((!\Master_0|ATCONV|Equal4~0_combout  & \Master_0|ATCONV|max [4]))

	.dataa(\Master_0|ATCONV|Equal4~0_combout ),
	.datab(\Master_0|ATCONV|max [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV|Add11~0_combout ),
	.cout(\Master_0|ATCONV|Add11~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~0 .lut_mask = 16'h9944;
defparam \Master_0|ATCONV|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneive_lcell_comb \Master_0|WDATA_M[4]~3 (
// Equation(s):
// \Master_0|WDATA_M[4]~3_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~0_combout ) # ((\Master_0|ATCONV|psum_out[4]~4_combout  & \Master_0|WDATA_M[14]~14_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (\Master_0|ATCONV|psum_out[4]~4_combout  & (\Master_0|WDATA_M[14]~14_combout )))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|ATCONV|psum_out[4]~4_combout ),
	.datac(\Master_0|WDATA_M[14]~14_combout ),
	.datad(\Master_0|ATCONV|Add11~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4]~3 .lut_mask = 16'hEAC0;
defparam \Master_0|WDATA_M[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
cycloneive_lcell_comb \u_BUS|Mux35~0 (
// Equation(s):
// \u_BUS|Mux35~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[4]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[4]~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux35~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneive_lcell_comb \Master_0|ATCONV|Add11~2 (
// Equation(s):
// \Master_0|ATCONV|Add11~2_combout  = (\Master_0|ATCONV|max [5] & (!\Master_0|ATCONV|Add11~1 )) # (!\Master_0|ATCONV|max [5] & ((\Master_0|ATCONV|Add11~1 ) # (GND)))
// \Master_0|ATCONV|Add11~3  = CARRY((!\Master_0|ATCONV|Add11~1 ) # (!\Master_0|ATCONV|max [5]))

	.dataa(\Master_0|ATCONV|max [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~1 ),
	.combout(\Master_0|ATCONV|Add11~2_combout ),
	.cout(\Master_0|ATCONV|Add11~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~2 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N18
cycloneive_lcell_comb \Master_0|WDATA_M[5]~4 (
// Equation(s):
// \Master_0|WDATA_M[5]~4_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~2_combout ) # ((\Master_0|ATCONV|psum_out[5]~6_combout  & \Master_0|WDATA_M[14]~14_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (\Master_0|ATCONV|psum_out[5]~6_combout  & (\Master_0|WDATA_M[14]~14_combout )))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|ATCONV|psum_out[5]~6_combout ),
	.datac(\Master_0|WDATA_M[14]~14_combout ),
	.datad(\Master_0|ATCONV|Add11~2_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[5]~4 .lut_mask = 16'hEAC0;
defparam \Master_0|WDATA_M[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N8
cycloneive_lcell_comb \u_BUS|Mux36~0 (
// Equation(s):
// \u_BUS|Mux36~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[5]~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux36~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneive_lcell_comb \Master_0|ATCONV|Add11~4 (
// Equation(s):
// \Master_0|ATCONV|Add11~4_combout  = (\Master_0|ATCONV|max [6] & (\Master_0|ATCONV|Add11~3  $ (GND))) # (!\Master_0|ATCONV|max [6] & (!\Master_0|ATCONV|Add11~3  & VCC))
// \Master_0|ATCONV|Add11~5  = CARRY((\Master_0|ATCONV|max [6] & !\Master_0|ATCONV|Add11~3 ))

	.dataa(\Master_0|ATCONV|max [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~3 ),
	.combout(\Master_0|ATCONV|Add11~4_combout ),
	.cout(\Master_0|ATCONV|Add11~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~4 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneive_lcell_comb \Master_0|WDATA_M[6]~5 (
// Equation(s):
// \Master_0|WDATA_M[6]~5_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~4_combout ) # ((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[6]~8_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (\Master_0|WDATA_M[14]~14_combout  & ((\Master_0|ATCONV|psum_out[6]~8_combout ))))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|WDATA_M[14]~14_combout ),
	.datac(\Master_0|ATCONV|Add11~4_combout ),
	.datad(\Master_0|ATCONV|psum_out[6]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[6]~5 .lut_mask = 16'hECA0;
defparam \Master_0|WDATA_M[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \u_BUS|Mux37~0 (
// Equation(s):
// \u_BUS|Mux37~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[6]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[6]~5_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux37~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneive_lcell_comb \Master_0|ATCONV|Add11~6 (
// Equation(s):
// \Master_0|ATCONV|Add11~6_combout  = (\Master_0|ATCONV|max [7] & (!\Master_0|ATCONV|Add11~5 )) # (!\Master_0|ATCONV|max [7] & ((\Master_0|ATCONV|Add11~5 ) # (GND)))
// \Master_0|ATCONV|Add11~7  = CARRY((!\Master_0|ATCONV|Add11~5 ) # (!\Master_0|ATCONV|max [7]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~5 ),
	.combout(\Master_0|ATCONV|Add11~6_combout ),
	.cout(\Master_0|ATCONV|Add11~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~6 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N22
cycloneive_lcell_comb \Master_0|WDATA_M[7]~6 (
// Equation(s):
// \Master_0|WDATA_M[7]~6_combout  = (\Master_0|WDATA_M[14]~14_combout  & ((\Master_0|ATCONV|psum_out[7]~10_combout ) # ((\Master_0|ATCONV|Add11~6_combout  & \Master_0|WDATA_M[14]~2_combout )))) # (!\Master_0|WDATA_M[14]~14_combout  & 
// (\Master_0|ATCONV|Add11~6_combout  & ((\Master_0|WDATA_M[14]~2_combout ))))

	.dataa(\Master_0|WDATA_M[14]~14_combout ),
	.datab(\Master_0|ATCONV|Add11~6_combout ),
	.datac(\Master_0|ATCONV|psum_out[7]~10_combout ),
	.datad(\Master_0|WDATA_M[14]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[7]~6 .lut_mask = 16'hECA0;
defparam \Master_0|WDATA_M[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N28
cycloneive_lcell_comb \u_BUS|Mux38~0 (
// Equation(s):
// \u_BUS|Mux38~0_combout  = (\Master_0|WDATA_M[7]~6_combout  & \Master_0|ID_M[0]~1_combout )

	.dataa(\Master_0|WDATA_M[7]~6_combout ),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux38~0 .lut_mask = 16'hA0A0;
defparam \u_BUS|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneive_lcell_comb \Master_0|ATCONV|Add11~8 (
// Equation(s):
// \Master_0|ATCONV|Add11~8_combout  = (\Master_0|ATCONV|max [8] & (\Master_0|ATCONV|Add11~7  $ (GND))) # (!\Master_0|ATCONV|max [8] & (!\Master_0|ATCONV|Add11~7  & VCC))
// \Master_0|ATCONV|Add11~9  = CARRY((\Master_0|ATCONV|max [8] & !\Master_0|ATCONV|Add11~7 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~7 ),
	.combout(\Master_0|ATCONV|Add11~8_combout ),
	.cout(\Master_0|ATCONV|Add11~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~8 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N10
cycloneive_lcell_comb \Master_0|WDATA_M[8]~7 (
// Equation(s):
// \Master_0|WDATA_M[8]~7_combout  = (\Master_0|WDATA_M[14]~14_combout  & ((\Master_0|ATCONV|psum_out[8]~12_combout ) # ((\Master_0|ATCONV|Add11~8_combout  & \Master_0|WDATA_M[14]~2_combout )))) # (!\Master_0|WDATA_M[14]~14_combout  & 
// (\Master_0|ATCONV|Add11~8_combout  & ((\Master_0|WDATA_M[14]~2_combout ))))

	.dataa(\Master_0|WDATA_M[14]~14_combout ),
	.datab(\Master_0|ATCONV|Add11~8_combout ),
	.datac(\Master_0|ATCONV|psum_out[8]~12_combout ),
	.datad(\Master_0|WDATA_M[14]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[8]~7 .lut_mask = 16'hECA0;
defparam \Master_0|WDATA_M[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N12
cycloneive_lcell_comb \u_BUS|Mux39~0 (
// Equation(s):
// \u_BUS|Mux39~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[8]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[8]~7_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux39~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneive_lcell_comb \Master_0|ATCONV|Add11~10 (
// Equation(s):
// \Master_0|ATCONV|Add11~10_combout  = (\Master_0|ATCONV|max [9] & (!\Master_0|ATCONV|Add11~9 )) # (!\Master_0|ATCONV|max [9] & ((\Master_0|ATCONV|Add11~9 ) # (GND)))
// \Master_0|ATCONV|Add11~11  = CARRY((!\Master_0|ATCONV|Add11~9 ) # (!\Master_0|ATCONV|max [9]))

	.dataa(\Master_0|ATCONV|max [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~9 ),
	.combout(\Master_0|ATCONV|Add11~10_combout ),
	.cout(\Master_0|ATCONV|Add11~11 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~10 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneive_lcell_comb \Master_0|WDATA_M[9]~8 (
// Equation(s):
// \Master_0|WDATA_M[9]~8_combout  = (\Master_0|ATCONV|Add11~10_combout  & ((\Master_0|WDATA_M[14]~2_combout ) # ((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[9]~14_combout )))) # (!\Master_0|ATCONV|Add11~10_combout  & 
// (\Master_0|WDATA_M[14]~14_combout  & ((\Master_0|ATCONV|psum_out[9]~14_combout ))))

	.dataa(\Master_0|ATCONV|Add11~10_combout ),
	.datab(\Master_0|WDATA_M[14]~14_combout ),
	.datac(\Master_0|WDATA_M[14]~2_combout ),
	.datad(\Master_0|ATCONV|psum_out[9]~14_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[9]~8 .lut_mask = 16'hECA0;
defparam \Master_0|WDATA_M[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneive_lcell_comb \u_BUS|Mux40~0 (
// Equation(s):
// \u_BUS|Mux40~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[9]~8_combout )

	.dataa(gnd),
	.datab(\Master_0|ID_M[0]~1_combout ),
	.datac(\Master_0|WDATA_M[9]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux40~0 .lut_mask = 16'hC0C0;
defparam \u_BUS|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneive_lcell_comb \Master_0|ATCONV|Add11~12 (
// Equation(s):
// \Master_0|ATCONV|Add11~12_combout  = (\Master_0|ATCONV|max [10] & (\Master_0|ATCONV|Add11~11  $ (GND))) # (!\Master_0|ATCONV|max [10] & (!\Master_0|ATCONV|Add11~11  & VCC))
// \Master_0|ATCONV|Add11~13  = CARRY((\Master_0|ATCONV|max [10] & !\Master_0|ATCONV|Add11~11 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~11 ),
	.combout(\Master_0|ATCONV|Add11~12_combout ),
	.cout(\Master_0|ATCONV|Add11~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~12 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneive_lcell_comb \Master_0|WDATA_M[10]~9 (
// Equation(s):
// \Master_0|WDATA_M[10]~9_combout  = (\Master_0|ATCONV|psum_out[10]~16_combout  & ((\Master_0|WDATA_M[14]~14_combout ) # ((\Master_0|WDATA_M[14]~2_combout  & \Master_0|ATCONV|Add11~12_combout )))) # (!\Master_0|ATCONV|psum_out[10]~16_combout  & 
// (\Master_0|WDATA_M[14]~2_combout  & (\Master_0|ATCONV|Add11~12_combout )))

	.dataa(\Master_0|ATCONV|psum_out[10]~16_combout ),
	.datab(\Master_0|WDATA_M[14]~2_combout ),
	.datac(\Master_0|ATCONV|Add11~12_combout ),
	.datad(\Master_0|WDATA_M[14]~14_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[10]~9 .lut_mask = 16'hEAC0;
defparam \Master_0|WDATA_M[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneive_lcell_comb \u_BUS|Mux41~0 (
// Equation(s):
// \u_BUS|Mux41~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[10]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[10]~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux41~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \Master_0|ATCONV|Add11~14 (
// Equation(s):
// \Master_0|ATCONV|Add11~14_combout  = (\Master_0|ATCONV|max [11] & (!\Master_0|ATCONV|Add11~13 )) # (!\Master_0|ATCONV|max [11] & ((\Master_0|ATCONV|Add11~13 ) # (GND)))
// \Master_0|ATCONV|Add11~15  = CARRY((!\Master_0|ATCONV|Add11~13 ) # (!\Master_0|ATCONV|max [11]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~13 ),
	.combout(\Master_0|ATCONV|Add11~14_combout ),
	.cout(\Master_0|ATCONV|Add11~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~14 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \Master_0|WDATA_M[11]~10 (
// Equation(s):
// \Master_0|WDATA_M[11]~10_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~14_combout ) # ((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[11]~18_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[11]~18_combout ))))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|ATCONV|Add11~14_combout ),
	.datac(\Master_0|WDATA_M[14]~14_combout ),
	.datad(\Master_0|ATCONV|psum_out[11]~18_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[11]~10 .lut_mask = 16'hF888;
defparam \Master_0|WDATA_M[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \u_BUS|Mux42~0 (
// Equation(s):
// \u_BUS|Mux42~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[11]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[11]~10_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux42~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \Master_0|ATCONV|Add11~16 (
// Equation(s):
// \Master_0|ATCONV|Add11~16_combout  = (\Master_0|ATCONV|max [12] & (\Master_0|ATCONV|Add11~15  $ (GND))) # (!\Master_0|ATCONV|max [12] & (!\Master_0|ATCONV|Add11~15  & VCC))
// \Master_0|ATCONV|Add11~17  = CARRY((\Master_0|ATCONV|max [12] & !\Master_0|ATCONV|Add11~15 ))

	.dataa(\Master_0|ATCONV|max [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~15 ),
	.combout(\Master_0|ATCONV|Add11~16_combout ),
	.cout(\Master_0|ATCONV|Add11~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~16 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \Master_0|WDATA_M[12]~11 (
// Equation(s):
// \Master_0|WDATA_M[12]~11_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~16_combout ) # ((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[12]~20_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[12]~20_combout ))))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|ATCONV|Add11~16_combout ),
	.datac(\Master_0|WDATA_M[14]~14_combout ),
	.datad(\Master_0|ATCONV|psum_out[12]~20_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[12]~11 .lut_mask = 16'hF888;
defparam \Master_0|WDATA_M[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \u_BUS|Mux43~0 (
// Equation(s):
// \u_BUS|Mux43~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[12]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[12]~11_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux43~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneive_lcell_comb \Master_0|ATCONV|Add11~18 (
// Equation(s):
// \Master_0|ATCONV|Add11~18_combout  = (\Master_0|ATCONV|max [13] & (!\Master_0|ATCONV|Add11~17 )) # (!\Master_0|ATCONV|max [13] & ((\Master_0|ATCONV|Add11~17 ) # (GND)))
// \Master_0|ATCONV|Add11~19  = CARRY((!\Master_0|ATCONV|Add11~17 ) # (!\Master_0|ATCONV|max [13]))

	.dataa(\Master_0|ATCONV|max [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~17 ),
	.combout(\Master_0|ATCONV|Add11~18_combout ),
	.cout(\Master_0|ATCONV|Add11~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~18 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
cycloneive_lcell_comb \Master_0|WDATA_M[13]~12 (
// Equation(s):
// \Master_0|WDATA_M[13]~12_combout  = (\Master_0|WDATA_M[14]~14_combout  & ((\Master_0|ATCONV|psum_out[13]~22_combout ) # ((\Master_0|ATCONV|Add11~18_combout  & \Master_0|WDATA_M[14]~2_combout )))) # (!\Master_0|WDATA_M[14]~14_combout  & 
// (((\Master_0|ATCONV|Add11~18_combout  & \Master_0|WDATA_M[14]~2_combout ))))

	.dataa(\Master_0|WDATA_M[14]~14_combout ),
	.datab(\Master_0|ATCONV|psum_out[13]~22_combout ),
	.datac(\Master_0|ATCONV|Add11~18_combout ),
	.datad(\Master_0|WDATA_M[14]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[13]~12 .lut_mask = 16'hF888;
defparam \Master_0|WDATA_M[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \u_BUS|Mux44~0 (
// Equation(s):
// \u_BUS|Mux44~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[13]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[13]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux44~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \Master_0|ATCONV|Add11~20 (
// Equation(s):
// \Master_0|ATCONV|Add11~20_combout  = (\Master_0|ATCONV|max [14] & (\Master_0|ATCONV|Add11~19  $ (GND))) # (!\Master_0|ATCONV|max [14] & (!\Master_0|ATCONV|Add11~19  & VCC))
// \Master_0|ATCONV|Add11~21  = CARRY((\Master_0|ATCONV|max [14] & !\Master_0|ATCONV|Add11~19 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|max [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV|Add11~19 ),
	.combout(\Master_0|ATCONV|Add11~20_combout ),
	.cout(\Master_0|ATCONV|Add11~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~20 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \Master_0|WDATA_M[14]~13 (
// Equation(s):
// \Master_0|WDATA_M[14]~13_combout  = (\Master_0|WDATA_M[14]~2_combout  & ((\Master_0|ATCONV|Add11~20_combout ) # ((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[14]~24_combout )))) # (!\Master_0|WDATA_M[14]~2_combout  & 
// (((\Master_0|WDATA_M[14]~14_combout  & \Master_0|ATCONV|psum_out[14]~24_combout ))))

	.dataa(\Master_0|WDATA_M[14]~2_combout ),
	.datab(\Master_0|ATCONV|Add11~20_combout ),
	.datac(\Master_0|WDATA_M[14]~14_combout ),
	.datad(\Master_0|ATCONV|psum_out[14]~24_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~13 .lut_mask = 16'hF888;
defparam \Master_0|WDATA_M[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
cycloneive_lcell_comb \u_BUS|Mux45~0 (
// Equation(s):
// \u_BUS|Mux45~0_combout  = (\Master_0|ID_M[0]~1_combout  & \Master_0|WDATA_M[14]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|WDATA_M[14]~13_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux45~0 .lut_mask = 16'hF000;
defparam \u_BUS|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N0
cycloneive_lcell_comb \Slave_1|SRAM_ceb (
// Equation(s):
// \Slave_1|SRAM_ceb~combout  = (\Master_0|ATCONV|Selector3~0_combout  & (((!\Master_0|ATCONV|Equal3~0_combout  & \Master_0|ATCONV|state.LAYER1~q )) # (!\Master_0|ATCONV|Selector2~0_combout ))) # (!\Master_0|ATCONV|Selector3~0_combout  & 
// (!\Master_0|ATCONV|Equal3~0_combout  & ((\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ATCONV|Selector3~0_combout ),
	.datab(\Master_0|ATCONV|Equal3~0_combout ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_ceb~combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_ceb .lut_mask = 16'h3B0A;
defparam \Slave_1|SRAM_ceb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y47_N6
cycloneive_lcell_comb \u_BUS|Mux30~0 (
// Equation(s):
// \u_BUS|Mux30~0_combout  = (\Master_0|ATCONV|Selector3~0_combout  & (!\Master_0|ATCONV|Selector2~0_combout  & ((\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ATCONV|Selector3~0_combout ),
	.datab(\Master_0|ATCONV|Equal3~0_combout ),
	.datac(\Master_0|ATCONV|Selector2~0_combout ),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux30~0 .lut_mask = 16'h080A;
defparam \u_BUS|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N30
cycloneive_lcell_comb \u_BUS|Mux17~0 (
// Equation(s):
// \u_BUS|Mux17~0_combout  = (\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux60~0_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[0]~33_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ID_M[1]~2_combout ),
	.datac(\Master_0|ADDR_M[0]~33_combout ),
	.datad(\u_BUS|Mux60~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux17~0 .lut_mask = 16'hCC40;
defparam \u_BUS|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneive_lcell_comb \u_BUS|Mux18~2 (
// Equation(s):
// \u_BUS|Mux18~2_combout  = (\Master_0|ADDR_M[1]~53_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout ))

	.dataa(\Master_0|ADDR_M[1]~53_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux18~2 .lut_mask = 16'h8080;
defparam \u_BUS|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneive_lcell_comb \u_BUS|Mux19~2 (
// Equation(s):
// \u_BUS|Mux19~2_combout  = (\Master_0|ADDR_M[2]~58_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout ))

	.dataa(\Master_0|ADDR_M[2]~58_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux19~2 .lut_mask = 16'h8080;
defparam \u_BUS|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneive_lcell_comb \u_BUS|Mux20~2 (
// Equation(s):
// \u_BUS|Mux20~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ADDR_M[3]~63_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[3]~63_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux20~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneive_lcell_comb \u_BUS|Mux21~2 (
// Equation(s):
// \u_BUS|Mux21~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ADDR_M[4]~68_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[4]~68_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux21~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \u_BUS|Mux22~2 (
// Equation(s):
// \u_BUS|Mux22~2_combout  = (\Master_0|ADDR_M[5]~72_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout ))

	.dataa(\Master_0|ADDR_M[5]~72_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux22~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N16
cycloneive_lcell_comb \u_BUS|Mux23~0 (
// Equation(s):
// \u_BUS|Mux23~0_combout  = (\Master_0|ID_M[1]~2_combout  & ((\u_BUS|Mux66~5_combout ) # ((!\Master_0|ATCONV|Selector2~0_combout  & \Master_0|ADDR_M[6]~76_combout ))))

	.dataa(\Master_0|ATCONV|Selector2~0_combout ),
	.datab(\Master_0|ID_M[1]~2_combout ),
	.datac(\u_BUS|Mux66~5_combout ),
	.datad(\Master_0|ADDR_M[6]~76_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux23~0 .lut_mask = 16'hC4C0;
defparam \u_BUS|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N4
cycloneive_lcell_comb \u_BUS|Mux24~2 (
// Equation(s):
// \u_BUS|Mux24~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout  & \Master_0|ADDR_M[7]~92_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ADDR_M[7]~92_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux24~2 .lut_mask = 16'hC000;
defparam \u_BUS|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \u_BUS|Mux25~2 (
// Equation(s):
// \u_BUS|Mux25~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ADDR_M[8]~99_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ADDR_M[8]~99_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux25~2 .lut_mask = 16'hA000;
defparam \u_BUS|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
cycloneive_lcell_comb \u_BUS|Mux26~2 (
// Equation(s):
// \u_BUS|Mux26~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout  & \Master_0|ADDR_M[9]~105_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ADDR_M[9]~105_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux26~2 .lut_mask = 16'hC000;
defparam \u_BUS|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N12
cycloneive_lcell_comb \u_BUS|Mux27~2 (
// Equation(s):
// \u_BUS|Mux27~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout  & \Master_0|ADDR_M[10]~110_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ADDR_M[10]~110_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux27~2 .lut_mask = 16'hC000;
defparam \u_BUS|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N18
cycloneive_lcell_comb \u_BUS|Mux28~2 (
// Equation(s):
// \u_BUS|Mux28~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout  & \Master_0|ADDR_M[11]~116_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ADDR_M[11]~116_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux28~2 .lut_mask = 16'hC000;
defparam \u_BUS|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \u_BUS|Mux5~2 (
// Equation(s):
// \u_BUS|Mux5~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|WDATA_M[4]~3_combout  & \Master_0|ATCONV|state.LAYER1~q ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|WDATA_M[4]~3_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N2
cycloneive_lcell_comb \u_BUS|Mux6~2 (
// Equation(s):
// \u_BUS|Mux6~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|WDATA_M[5]~4_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|WDATA_M[5]~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneive_lcell_comb \u_BUS|Mux7~2 (
// Equation(s):
// \u_BUS|Mux7~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|WDATA_M[6]~5_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|WDATA_M[6]~5_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~2 .lut_mask = 16'hA000;
defparam \u_BUS|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N20
cycloneive_lcell_comb \u_BUS|Mux8~2 (
// Equation(s):
// \u_BUS|Mux8~2_combout  = (\Master_0|WDATA_M[7]~6_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|ATCONV|Equal3~0_combout ))

	.dataa(\Master_0|WDATA_M[7]~6_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N26
cycloneive_lcell_comb \u_BUS|Mux9~2 (
// Equation(s):
// \u_BUS|Mux9~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|WDATA_M[8]~7_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|WDATA_M[8]~7_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N6
cycloneive_lcell_comb \u_BUS|Mux10~2 (
// Equation(s):
// \u_BUS|Mux10~2_combout  = (\Master_0|ATCONV|state.LAYER1~q  & (\Master_0|ATCONV|Equal3~0_combout  & \Master_0|WDATA_M[9]~8_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|WDATA_M[9]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~2 .lut_mask = 16'hC000;
defparam \u_BUS|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \u_BUS|Mux11~2 (
// Equation(s):
// \u_BUS|Mux11~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|WDATA_M[10]~9_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|WDATA_M[10]~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \u_BUS|Mux12~2 (
// Equation(s):
// \u_BUS|Mux12~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|WDATA_M[11]~10_combout  & \Master_0|ATCONV|state.LAYER1~q ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|WDATA_M[11]~10_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \u_BUS|Mux13~2 (
// Equation(s):
// \u_BUS|Mux13~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|state.LAYER1~q  & \Master_0|WDATA_M[12]~11_combout ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(gnd),
	.datad(\Master_0|WDATA_M[12]~11_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \u_BUS|Mux14~2 (
// Equation(s):
// \u_BUS|Mux14~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|WDATA_M[13]~12_combout  & \Master_0|ATCONV|state.LAYER1~q ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|WDATA_M[13]~12_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \u_BUS|Mux15~2 (
// Equation(s):
// \u_BUS|Mux15~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|WDATA_M[14]~13_combout  & \Master_0|ATCONV|state.LAYER1~q ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|WDATA_M[14]~13_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneive_lcell_comb \Master_0|ATCONV|Add11~22 (
// Equation(s):
// \Master_0|ATCONV|Add11~22_combout  = \Master_0|ATCONV|Add11~21  $ (\Master_0|ATCONV|max [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV|max [15]),
	.cin(\Master_0|ATCONV|Add11~21 ),
	.combout(\Master_0|ATCONV|Add11~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV|Add11~22 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneive_lcell_comb \u_BUS|Mux16~2 (
// Equation(s):
// \u_BUS|Mux16~2_combout  = (\Master_0|ATCONV|Equal3~0_combout  & (\Master_0|ATCONV|Add11~22_combout  & \Master_0|ATCONV|state.LAYER1~q ))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|Add11~22_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV|state.LAYER1~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux16~2 .lut_mask = 16'h8800;
defparam \u_BUS|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \u_BUS|Mux61~2 (
// Equation(s):
// \u_BUS|Mux61~2_combout  = (\Master_0|ADDR_M[1]~53_combout  & (!\Master_0|ID_M[0]~1_combout  & ((!\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ADDR_M[1]~53_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux61~2 .lut_mask = 16'h002A;
defparam \u_BUS|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \u_BUS|Mux62~2 (
// Equation(s):
// \u_BUS|Mux62~2_combout  = (\Master_0|ADDR_M[2]~58_combout  & (!\Master_0|ID_M[0]~1_combout  & ((!\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ADDR_M[2]~58_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ATCONV|Equal3~0_combout ),
	.datad(\Master_0|ID_M[0]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux62~2 .lut_mask = 16'h002A;
defparam \u_BUS|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
cycloneive_lcell_comb \u_BUS|Mux63~2 (
// Equation(s):
// \u_BUS|Mux63~2_combout  = (!\Master_0|ID_M[0]~1_combout  & (\Master_0|ADDR_M[3]~63_combout  & ((!\Master_0|ATCONV|state.LAYER1~q ) # (!\Master_0|ATCONV|Equal3~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[3]~63_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux63~2 .lut_mask = 16'h0700;
defparam \u_BUS|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneive_lcell_comb \u_BUS|Mux64~2 (
// Equation(s):
// \u_BUS|Mux64~2_combout  = (\Master_0|ADDR_M[4]~68_combout  & (!\Master_0|ID_M[0]~1_combout  & ((!\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ADDR_M[4]~68_combout ),
	.datab(\Master_0|ID_M[0]~1_combout ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux64~2 .lut_mask = 16'h0222;
defparam \u_BUS|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \u_BUS|Mux65~2 (
// Equation(s):
// \u_BUS|Mux65~2_combout  = (\Master_0|ADDR_M[5]~72_combout  & (!\Master_0|ID_M[0]~1_combout  & ((!\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ADDR_M[5]~72_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux65~2 .lut_mask = 16'h020A;
defparam \u_BUS|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
cycloneive_lcell_comb \u_BUS|Mux67~2 (
// Equation(s):
// \u_BUS|Mux67~2_combout  = (!\Master_0|ID_M[0]~1_combout  & (\Master_0|ADDR_M[7]~92_combout  & ((!\Master_0|ATCONV|state.LAYER1~q ) # (!\Master_0|ATCONV|Equal3~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[7]~92_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux67~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux67~2 .lut_mask = 16'h0700;
defparam \u_BUS|Mux67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneive_lcell_comb \u_BUS|Mux68~2 (
// Equation(s):
// \u_BUS|Mux68~2_combout  = (\Master_0|ADDR_M[8]~99_combout  & (!\Master_0|ID_M[0]~1_combout  & ((!\Master_0|ATCONV|Equal3~0_combout ) # (!\Master_0|ATCONV|state.LAYER1~q ))))

	.dataa(\Master_0|ADDR_M[8]~99_combout ),
	.datab(\Master_0|ID_M[0]~1_combout ),
	.datac(\Master_0|ATCONV|state.LAYER1~q ),
	.datad(\Master_0|ATCONV|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux68~2 .lut_mask = 16'h0222;
defparam \u_BUS|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
cycloneive_lcell_comb \u_BUS|Mux69~2 (
// Equation(s):
// \u_BUS|Mux69~2_combout  = (!\Master_0|ID_M[0]~1_combout  & (\Master_0|ADDR_M[9]~105_combout  & ((!\Master_0|ATCONV|state.LAYER1~q ) # (!\Master_0|ATCONV|Equal3~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[9]~105_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux69~2 .lut_mask = 16'h0700;
defparam \u_BUS|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N28
cycloneive_lcell_comb \u_BUS|Mux70~2 (
// Equation(s):
// \u_BUS|Mux70~2_combout  = (!\Master_0|ID_M[0]~1_combout  & (\Master_0|ADDR_M[10]~110_combout  & ((!\Master_0|ATCONV|state.LAYER1~q ) # (!\Master_0|ATCONV|Equal3~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[10]~110_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux70~2 .lut_mask = 16'h0700;
defparam \u_BUS|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N6
cycloneive_lcell_comb \u_BUS|Mux71~2 (
// Equation(s):
// \u_BUS|Mux71~2_combout  = (!\Master_0|ID_M[0]~1_combout  & (\Master_0|ADDR_M[11]~116_combout  & ((!\Master_0|ATCONV|state.LAYER1~q ) # (!\Master_0|ATCONV|Equal3~0_combout ))))

	.dataa(\Master_0|ATCONV|Equal3~0_combout ),
	.datab(\Master_0|ATCONV|state.LAYER1~q ),
	.datac(\Master_0|ID_M[0]~1_combout ),
	.datad(\Master_0|ADDR_M[11]~116_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux71~2 .lut_mask = 16'h0700;
defparam \u_BUS|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
