{"model": "Intel(R) Core(TM) i5-3550 CPU @ 3.30GHz", "hostname": "ws2.labo7", "cpuinfo": "processor\t: 0\nvendor_id\t: GenuineIntel\ncpu family\t: 6\nmodel\t\t: 58\nmodel name\t: Intel(R) Core(TM) i5-3550 CPU @ 3.30GHz\nstepping\t: 9\nmicrocode\t: 0x7\ncpu MHz\t\t: 1600.000\ncache size\t: 6144 KB\nphysical id\t: 0\nsiblings\t: 4\ncore id\t\t: 0\ncpu cores\t: 4\napicid\t\t: 0\ninitial apicid\t: 0\nfpu\t\t: yes\nfpu_exception\t: yes\ncpuid level\t: 13\nwp\t\t: yes\nflags\t\t: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c lahf_lm ida arat xsaveopt pln pts dtherm tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms\nbogomips\t: 6584.32\nclflush size\t: 64\ncache_alignment\t: 64\naddress sizes\t: 36 bits physical, 48 bits virtual\npower management:\n\nprocessor\t: 1\nvendor_id\t: GenuineIntel\ncpu family\t: 6\nmodel\t\t: 58\nmodel name\t: Intel(R) Core(TM) i5-3550 CPU @ 3.30GHz\nstepping\t: 9\nmicrocode\t: 0x7\ncpu MHz\t\t: 2300.000\ncache size\t: 6144 KB\nphysical id\t: 0\nsiblings\t: 4\ncore id\t\t: 1\ncpu cores\t: 4\napicid\t\t: 2\ninitial apicid\t: 2\nfpu\t\t: yes\nfpu_exception\t: yes\ncpuid level\t: 13\nwp\t\t: yes\nflags\t\t: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c lahf_lm ida arat xsaveopt pln pts dtherm tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms\nbogomips\t: 6584.32\nclflush size\t: 64\ncache_alignment\t: 64\naddress sizes\t: 36 bits physical, 48 bits virtual\npower management:\n\nprocessor\t: 2\nvendor_id\t: GenuineIntel\ncpu family\t: 6\nmodel\t\t: 58\nmodel name\t: Intel(R) Core(TM) i5-3550 CPU @ 3.30GHz\nstepping\t: 9\nmicrocode\t: 0x7\ncpu MHz\t\t: 1600.000\ncache size\t: 6144 KB\nphysical id\t: 0\nsiblings\t: 4\ncore id\t\t: 2\ncpu cores\t: 4\napicid\t\t: 4\ninitial apicid\t: 4\nfpu\t\t: yes\nfpu_exception\t: yes\ncpuid level\t: 13\nwp\t\t: yes\nflags\t\t: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c lahf_lm ida arat xsaveopt pln pts dtherm tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms\nbogomips\t: 6584.32\nclflush size\t: 64\ncache_alignment\t: 64\naddress sizes\t: 36 bits physical, 48 bits virtual\npower management:\n\nprocessor\t: 3\nvendor_id\t: GenuineIntel\ncpu family\t: 6\nmodel\t\t: 58\nmodel name\t: Intel(R) Core(TM) i5-3550 CPU @ 3.30GHz\nstepping\t: 9\nmicrocode\t: 0x7\ncpu MHz\t\t: 1600.000\ncache size\t: 6144 KB\nphysical id\t: 0\nsiblings\t: 4\ncore id\t\t: 3\ncpu cores\t: 4\napicid\t\t: 6\ninitial apicid\t: 6\nfpu\t\t: yes\nfpu_exception\t: yes\ncpuid level\t: 13\nwp\t\t: yes\nflags\t\t: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c lahf_lm ida arat xsaveopt pln pts dtherm tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms\nbogomips\t: 6584.32\nclflush size\t: 64\ncache_alignment\t: 64\naddress sizes\t: 36 bits physical, 48 bits virtual\npower management:", "tests": {"ldr_implementaciones": {"params": ["100"], "implementations": ["c", "sse", "avx", "avx2"], "sizes": [[512, 512]], "results": [{"param": "100", "iterations": 1250, "time": 0.007896, "implementation": "c", "cycles": 25993810, "size": [512, 512], "maxDiff": -1, "minCycles": 25993810, "totalTime": 9.87, "img": "img/lena.bmp"}, {"param": "100", "iterations": 7140, "time": 0.0012422969187675069, "implementation": "sse", "cycles": 4092802, "size": [512, 512], "maxDiff": -1, "minCycles": 4092802, "totalTime": 8.87, "img": "img/lena.bmp"}], "filter": "ldr", "imgs": ["img/lena.bmp"]}, "sepia_implementaciones": {"params": [""], "implementations": ["c", "sse", "avx2"], "sizes": [[512, 512]], "results": [{"param": "", "iterations": 2500, "time": 0.000404, "implementation": "c", "cycles": 1327289, "size": [512, 512], "maxDiff": -1, "minCycles": 1327289, "totalTime": 1.01, "img": "img/lena.bmp"}, {"param": "", "iterations": 25000, "time": 0.00034159999999999995, "implementation": "sse", "cycles": 1124125, "size": [512, 512], "maxDiff": -1, "minCycles": 1124125, "totalTime": 8.54, "img": "img/lena.bmp"}], "filter": "sepia", "imgs": ["img/lena.bmp"]}, "ldr_precision": {"params": ["255"], "implementations": ["sse", "sse_integer"], "referenceImplementation": "c", "sizes": [[0, 0]], "singleRun": true, "filter": "ldr", "imgs": ["img/lena.bmp", "img/12d9xx.jpg", "img/18ifgk.jpg", "img/15979a.jpg", "img/colores32.bmp", "img/fine.png"], "results": [{"param": "255", "iterations": 100, "time": 0.0013, "implementation": "sse", "cycles": 4089081, "size": [512, 512], "maxDiff": 1, "minCycles": 4089081, "totalTime": 0.13, "img": "img/lena.bmp"}, {"param": "255", "iterations": 100, "time": 0.0015, "implementation": "sse_integer", "cycles": 4957505, "size": [512, 512], "maxDiff": 0, "minCycles": 4957505, "totalTime": 0.15, "img": "img/lena.bmp"}, {"param": "255", "iterations": 100, "time": 0.0124, "implementation": "sse", "cycles": 39395316, "size": [1440, 1735], "maxDiff": 1, "minCycles": 39395316, "totalTime": 1.24, "img": "img/12d9xx.jpg"}, {"param": "255", "iterations": 100, "time": 0.0149, "implementation": "sse_integer", "cycles": 47592152, "size": [1440, 1735], "maxDiff": 0, "minCycles": 47592152, "totalTime": 1.49, "img": "img/12d9xx.jpg"}, {"param": "255", "iterations": 100, "time": 0.0043, "implementation": "sse", "cycles": 13335008, "size": [1280, 666], "maxDiff": 1, "minCycles": 13335008, "totalTime": 0.43, "img": "img/18ifgk.jpg"}, {"param": "255", "iterations": 100, "time": 0.0051, "implementation": "sse_integer", "cycles": 16163363, "size": [1280, 666], "maxDiff": 0, "minCycles": 16163363, "totalTime": 0.51, "img": "img/18ifgk.jpg"}, {"param": "255", "iterations": 100, "time": 0.0073, "implementation": "sse", "cycles": 22681644, "size": [1200, 1200], "maxDiff": 1, "minCycles": 22681644, "totalTime": 0.73, "img": "img/15979a.jpg"}, {"param": "255", "iterations": 100, "time": 0.0086, "implementation": "sse_integer", "cycles": 27396024, "size": [1200, 1200], "maxDiff": 0, "minCycles": 27396024, "totalTime": 0.86, "img": "img/15979a.jpg"}, {"param": "255", "iterations": 100, "time": 0.0013, "implementation": "sse", "cycles": 4108408, "size": [512, 512], "maxDiff": 1, "minCycles": 4108408, "totalTime": 0.13, "img": "img/colores32.bmp"}, {"param": "255", "iterations": 100, "time": 0.0015, "implementation": "sse_integer", "cycles": 4999570, "size": [512, 512], "maxDiff": 0, "minCycles": 4999570, "totalTime": 0.15, "img": "img/colores32.bmp"}, {"param": "255", "iterations": 100, "time": 0.0003, "implementation": "sse", "cycles": 874194, "size": [200, 195], "maxDiff": 1, "minCycles": 874194, "totalTime": 0.03, "img": "img/fine.png"}, {"param": "255", "iterations": 100, "time": 0.0002, "implementation": "sse_integer", "cycles": 959361, "size": [200, 195], "maxDiff": 0, "minCycles": 959361, "totalTime": 0.02, "img": "img/fine.png"}]}}}