// Seed: 1987748934
module module_0 (
    output uwire id_0
);
  assign id_0 = 1;
  assign id_0 = 1'b0;
  wire id_2, id_3;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    output wand id_6,
    input wire id_7,
    output wire id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    output supply1 id_15,
    input wor id_16,
    input wor id_17,
    output uwire id_18
);
  wire id_20;
  module_0(
      id_15
  );
endmodule
