-- generated by newgenasym Mon Apr 17 14:40:30 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity HCPL_063 is
    port (    
	AH1:       IN     STD_LOGIC;    
	AN2:       IN     STD_LOGIC;    
	CAT1:      IN     STD_LOGIC;    
	CAT2:      IN     STD_LOGIC;    
	GNDDM:     IN     STD_LOGIC;    
	P3V3M:     IN     STD_LOGIC;    
	\v01*\:    OUT    STD_LOGIC;    
	\v02*\:    OUT    STD_LOGIC);
end HCPL_063;
