{"sha": "5c72c15e2ec72b8be36d9b8b6cc23468d1594373", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWM3MmMxNWUyZWM3MmI4YmUzNmQ5YjhiNmNjMjM0NjhkMTU5NDM3Mw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-05-27T11:26:20Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-05-27T11:26:20Z"}, "message": "Add define_split for sign-extended PLUS of an SImode comparison;\n\nchange comparison to DImode.\n\nFrom-SVN: r7360", "tree": {"sha": "c96ff2b3a9f2887144c1084258b9f5371cbcf165", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c96ff2b3a9f2887144c1084258b9f5371cbcf165"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5c72c15e2ec72b8be36d9b8b6cc23468d1594373", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5c72c15e2ec72b8be36d9b8b6cc23468d1594373", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5c72c15e2ec72b8be36d9b8b6cc23468d1594373", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5c72c15e2ec72b8be36d9b8b6cc23468d1594373/comments", "author": null, "committer": null, "parents": [{"sha": "1b0cb6fc469d36d98f81507153e505190a78efab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b0cb6fc469d36d98f81507153e505190a78efab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b0cb6fc469d36d98f81507153e505190a78efab"}], "stats": {"total": 18, "additions": 18, "deletions": 0}, "files": [{"sha": "41fbe683a0b3015c170149dad1a41dc8cc204ae1", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 18, "deletions": 0, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5c72c15e2ec72b8be36d9b8b6cc23468d1594373/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5c72c15e2ec72b8be36d9b8b6cc23468d1594373/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=5c72c15e2ec72b8be36d9b8b6cc23468d1594373", "patch": "@@ -165,6 +165,24 @@\n   operands[5] = GEN_INT (mult);\n }\")\n \n+(define_split\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n+\t(sign_extend:DI\n+\t (plus:SI (match_operator:SI 1 \"comparison_operator\"\n+\t\t\t\t     [(match_operand 2 \"\" \"\")\n+\t\t\t\t      (match_operand 3 \"\" \"\")])\n+\t\t  (match_operand:SI 4 \"add_operand\" \"\"))))\n+   (clobber (match_operand:DI 5 \"register_operand\" \"\"))]\n+  \"\"\n+  [(set (match_dup 5) (match_dup 6))\n+   (set (match_dup 0) (sign_extend:DI (plus:SI (match_dup 7) (match_dup 4))))]\n+  \"\n+{\n+  operands[6] = gen_rtx (GET_CODE (operands[1]), DImode,\n+\t\t\t operands[2], operands[3]);\n+  operands[7] = gen_lowpart (SImode, operands[5]);\n+}\")\n+\n (define_insn \"adddi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r,r,r,r\")\n \t(plus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ,rJ,rJ,rJ\")"}]}