{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527318849707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527318849713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 00:14:09 2018 " "Processing started: Sat May 26 00:14:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527318849713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527318849713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527318849713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1527318864989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/sys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/sys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga " "Found entity 1: sys_vga" {  } { { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318872858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318872858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sys_vga/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318872886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318872886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sys_vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318872916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318872916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_irq_mapper_001 " "Found entity 1: sys_vga_irq_mapper_001" {  } { { "sys_vga/synthesis/submodules/sys_vga_irq_mapper_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318872942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318872942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_irq_mapper " "Found entity 1: sys_vga_irq_mapper" {  } { { "sys_vga/synthesis/submodules/sys_vga_irq_mapper.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318872971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318872971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2 " "Found entity 1: sys_vga_mm_interconnect_2" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_avalon_st_adapter " "Found entity 1: sys_vga_mm_interconnect_1_avalon_st_adapter" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_rsp_mux " "Found entity 1: sys_vga_mm_interconnect_2_rsp_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_rsp_demux_001 " "Found entity 1: sys_vga_mm_interconnect_2_rsp_demux_001" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_rsp_demux " "Found entity 1: sys_vga_mm_interconnect_2_rsp_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_cmd_mux " "Found entity 1: sys_vga_mm_interconnect_2_cmd_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_cmd_demux " "Found entity 1: sys_vga_mm_interconnect_2_cmd_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sys_vga/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sys_vga/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sys_vga/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sys_vga/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873610 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sys_vga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_router_002_default_decode " "Found entity 1: sys_vga_mm_interconnect_2_router_002_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873668 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_2_router_002 " "Found entity 2: sys_vga_mm_interconnect_2_router_002" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318873688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_2_router_default_decode " "Found entity 1: sys_vga_mm_interconnect_2_router_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873691 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_2_router " "Found entity 2: sys_vga_mm_interconnect_2_router" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sys_vga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1 " "Found entity 1: sys_vga_mm_interconnect_1" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_avalon_st_adapter_003 " "Found entity 1: sys_vga_mm_interconnect_1_avalon_st_adapter_003" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_rsp_mux " "Found entity 1: sys_vga_mm_interconnect_1_rsp_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_rsp_demux " "Found entity 1: sys_vga_mm_interconnect_1_rsp_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_cmd_mux " "Found entity 1: sys_vga_mm_interconnect_1_cmd_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318873990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318873990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_cmd_demux " "Found entity 1: sys_vga_mm_interconnect_1_cmd_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_router_005_default_decode " "Found entity 1: sys_vga_mm_interconnect_1_router_005_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874041 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_1_router_005 " "Found entity 2: sys_vga_mm_interconnect_1_router_005" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_router_002_default_decode " "Found entity 1: sys_vga_mm_interconnect_1_router_002_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874069 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_1_router_002 " "Found entity 2: sys_vga_mm_interconnect_1_router_002" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_1_router_default_decode " "Found entity 1: sys_vga_mm_interconnect_1_router_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874098 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_1_router " "Found entity 2: sys_vga_mm_interconnect_1_router" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0 " "Found entity 1: sys_vga_mm_interconnect_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_rsp_mux " "Found entity 1: sys_vga_mm_interconnect_0_rsp_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_rsp_demux " "Found entity 1: sys_vga_mm_interconnect_0_rsp_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_cmd_mux " "Found entity 1: sys_vga_mm_interconnect_0_cmd_mux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_cmd_demux " "Found entity 1: sys_vga_mm_interconnect_0_cmd_demux" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_router_001_default_decode " "Found entity 1: sys_vga_mm_interconnect_0_router_001_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874264 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_0_router_001 " "Found entity 2: sys_vga_mm_interconnect_0_router_001" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sys_vga_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sys_vga_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sys_vga_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318874285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_mm_interconnect_0_router_default_decode " "Found entity 1: sys_vga_mm_interconnect_0_router_default_decode" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874288 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_mm_interconnect_0_router " "Found entity 2: sys_vga_mm_interconnect_0_router" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "sys_vga/synthesis/submodules/credit_producer.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sys_vga/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sys_vga/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_system_console.v 5 5 " "Found 5 design units, including 5 entities, in source file sys_vga/synthesis/submodules/sys_vga_system_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_system_console_sim_scfifo_w " "Found entity 1: sys_vga_system_console_sim_scfifo_w" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_system_console_scfifo_w " "Found entity 2: sys_vga_system_console_scfifo_w" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_vga_system_console_sim_scfifo_r " "Found entity 3: sys_vga_system_console_sim_scfifo_r" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""} { "Info" "ISGN_ENTITY_NAME" "4 sys_vga_system_console_scfifo_r " "Found entity 4: sys_vga_system_console_scfifo_r" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""} { "Info" "ISGN_ENTITY_NAME" "5 sys_vga_system_console " "Found entity 5: sys_vga_system_console" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_sysid_qsys_0 " "Found entity 1: sys_vga_sysid_qsys_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_sysid_qsys_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_sys_sdram_pll_0 " "Found entity 1: sys_vga_sys_sdram_pll_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sys_vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_sys_sdram_pll_0_sys_pll " "Found entity 1: sys_vga_sys_sdram_pll_0_sys_pll" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "sys_vga/synthesis/submodules/reg32_avalon_interface.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "sys_vga/synthesis/submodules/reg32.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_ram " "Found entity 1: sys_vga_ram" {  } { { "sys_vga/synthesis/submodules/sys_vga_ram.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_pushbuttons " "Found entity 1: sys_vga_pushbuttons" {  } { { "sys_vga/synthesis/submodules/sys_vga_pushbuttons.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_pll_1 " "Found entity 1: sys_vga_pll_1" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_1.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_pll_0 " "Found entity 1: sys_vga_pll_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_new_sdram_controller_0_input_efifo_module " "Found entity 1: sys_vga_new_sdram_controller_0_input_efifo_module" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874716 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_new_sdram_controller_0 " "Found entity 2: sys_vga_new_sdram_controller_0" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_hex5_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_hex5_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_hex5_hex0 " "Found entity 1: sys_vga_hex5_hex0" {  } { { "sys_vga/synthesis/submodules/sys_vga_hex5_hex0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_hex5_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v 3 3 " "Found 3 design units, including 3 entities, in source file sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_fifo_fpga_to_hps_dual_clock_fifo " "Found entity 1: sys_vga_fifo_fpga_to_hps_dual_clock_fifo" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874779 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_vga_fifo_fpga_to_hps_dcfifo_with_controls " "Found entity 2: sys_vga_fifo_fpga_to_hps_dcfifo_with_controls" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874779 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_vga_fifo_fpga_to_hps " "Found entity 3: sys_vga_fifo_fpga_to_hps" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874941 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318874972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318874975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318874975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (sys_vga) " "Found design unit 1: alt_vipvfr131_common_package (sys_vga)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875361 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875504 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875536 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875562 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875588 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875646 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875676 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875719 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1527318875861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318875955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318875984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318875984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1527318876064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_Arm_A9_HPS " "Found entity 1: sys_vga_Arm_A9_HPS" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_Arm_A9_HPS_hps_io " "Found entity 1: sys_vga_Arm_A9_HPS_hps_io" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "sys_vga/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "sys_vga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_Arm_A9_HPS_hps_io_border " "Found entity 1: sys_vga_Arm_A9_HPS_hps_io_border" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_vga_Arm_A9_HPS_fpga_interfaces " "Found entity 1: sys_vga_Arm_A9_HPS_fpga_interfaces" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/mysystem.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/mysystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem " "Found entity 1: mysystem" {  } { { "mysystem/synthesis/mysystem.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/mysystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mysystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper_001 " "Found entity 1: mysystem_irq_mapper_001" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper " "Found entity 1: mysystem_irq_mapper" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1 " "Found entity 1: mysystem_mm_interconnect_1" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318876973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318876973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877049 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_mux " "Found entity 1: mysystem_mm_interconnect_1_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_demux " "Found entity 1: mysystem_mm_interconnect_1_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_mux " "Found entity 1: mysystem_mm_interconnect_1_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_demux " "Found entity 1: mysystem_mm_interconnect_1_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877485 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877537 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router_002 " "Found entity 2: mysystem_mm_interconnect_1_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877562 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router " "Found entity 2: mysystem_mm_interconnect_1_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0 " "Found entity 1: mysystem_mm_interconnect_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_003" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_mux " "Found entity 1: mysystem_mm_interconnect_0_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_demux " "Found entity 1: mysystem_mm_interconnect_0_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_mux " "Found entity 1: mysystem_mm_interconnect_0_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_demux " "Found entity 1: mysystem_mm_interconnect_0_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_005_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_005_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877915 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_005 " "Found entity 2: mysystem_mm_interconnect_0_router_005" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877947 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_002 " "Found entity 2: mysystem_mm_interconnect_0_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527318877972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877977 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router " "Found entity 2: mysystem_mm_interconnect_0_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318877977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318877977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_system_console.v 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/mysystem_system_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_system_console_sim_scfifo_w " "Found entity 1: mysystem_system_console_sim_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_system_console.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_system_console_scfifo_w " "Found entity 2: mysystem_system_console_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_system_console.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_system_console_sim_scfifo_r " "Found entity 3: mysystem_system_console_sim_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_system_console.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_system_console_scfifo_r " "Found entity 4: mysystem_system_console_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_system_console.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_system_console " "Found entity 5: mysystem_system_console" {  } { { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_system_console.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_sdram_pll_0 " "Found entity 1: mysystem_sys_sdram_pll_0" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_sdram_pll_0_sys_pll " "Found entity 1: mysystem_sys_sdram_pll_0_sys_pll" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "mysystem/synthesis/submodules/reg32_avalon_interface.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "mysystem/synthesis/submodules/reg32.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_ram " "Found entity 1: mysystem_ram" {  } { { "mysystem/synthesis/submodules/mysystem_ram.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_pushbuttons " "Found entity 1: mysystem_pushbuttons" {  } { { "mysystem/synthesis/submodules/mysystem_pushbuttons.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_new_sdram_controller_0_input_efifo_module " "Found entity 1: mysystem_new_sdram_controller_0_input_efifo_module" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878239 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_new_sdram_controller_0 " "Found entity 2: mysystem_new_sdram_controller_0" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hex5_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hex5_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hex5_hex0 " "Found entity 1: mysystem_hex5_hex0" {  } { { "mysystem/synthesis/submodules/mysystem_hex5_hex0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_hex5_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v 3 3 " "Found 3 design units, including 3 entities, in source file mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_fifo_fpga_to_hps_dual_clock_fifo " "Found entity 1: mysystem_fifo_fpga_to_hps_dual_clock_fifo" {  } { { "mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878295 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_fifo_fpga_to_hps_dcfifo_with_controls " "Found entity 2: mysystem_fifo_fpga_to_hps_dcfifo_with_controls" {  } { { "mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878295 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_fifo_fpga_to_hps " "Found entity 3: mysystem_fifo_fpga_to_hps" {  } { { "mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_fifo_fpga_to_hps.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_Arm_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_Arm_A9_HPS " "Found entity 1: mysystem_Arm_A9_HPS" {  } { { "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_Arm_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_Arm_A9_HPS_hps_io " "Found entity 1: mysystem_Arm_A9_HPS_hps_io" {  } { { "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_Arm_A9_HPS_hps_io_border " "Found entity 1: mysystem_Arm_A9_HPS_hps_io_border" {  } { { "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_Arm_A9_HPS_fpga_interfaces " "Found entity 1: mysystem_Arm_A9_HPS_fpga_interfaces" {  } { { "mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318878979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318878979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318879007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318879007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "hex2seg.v" "" { Text "/home/daliang3/Desktop/lab1/hex2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318879031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318879031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318879045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318879045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318879045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318879045 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1527318879086 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sys_vga_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at sys_vga_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879096 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sys_vga_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at sys_vga_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879096 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sys_vga_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at sys_vga_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879096 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sys_vga_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at sys_vga_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879097 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at mysystem_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879172 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at mysystem_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879172 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at mysystem_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879172 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at mysystem_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" "" { Text "/home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/mysystem_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527318879174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527318880595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hps_to_fpga_out_csr_address lab1.v(134) " "Verilog HDL or VHDL warning at lab1.v(134): object \"hps_to_fpga_out_csr_address\" assigned a value but never read" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318880596 "|lab1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpga_to_hps_in_csr_address lab1.v(152) " "Verilog HDL or VHDL warning at lab1.v(152): object \"fpga_to_hps_in_csr_address\" assigned a value but never read" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318880596 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab1.v(63) " "Output port \"LEDR\" at lab1.v(63) has no driver" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318880599 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:f1 " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:f1\"" {  } { { "lab1.v" "f1" { Text "/home/daliang3/Desktop/lab1/lab1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318880646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga sys_vga:u0 " "Elaborating entity \"sys_vga\" for hierarchy \"sys_vga:u0\"" {  } { { "lab1.v" "u0" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318880712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_Arm_A9_HPS sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps " "Elaborating entity \"sys_vga_Arm_A9_HPS\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\"" {  } { { "sys_vga/synthesis/sys_vga.v" "arm_a9_hps" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318880926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_Arm_A9_HPS_fpga_interfaces sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sys_vga_Arm_A9_HPS_fpga_interfaces\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" "fpga_interfaces" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318880998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_Arm_A9_HPS_hps_io sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io " "Elaborating entity \"sys_vga_Arm_A9_HPS_hps_io\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" "hps_io" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_Arm_A9_HPS_hps_io_border sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border " "Elaborating entity \"sys_vga_Arm_A9_HPS_hps_io_border\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v" "border" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318881268 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881270 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881318 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1527318881321 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881401 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1527318881407 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318881409 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527318881420 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881420 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318881529 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318881529 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881570 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881583 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881583 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881583 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527318881583 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318881992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318882045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882047 ""}  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318882047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318882106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318882106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882437 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1527318882439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882534 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882534 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882534 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882534 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882534 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318882535 "|lab1|sys_vga:u0|sys_vga_Arm_A9_HPS:arm_a9_hps|sys_vga_Arm_A9_HPS_hps_io:hps_io|sys_vga_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"sys_vga:u0\|sys_vga_Arm_A9_HPS:arm_a9_hps\|sys_vga_Arm_A9_HPS_hps_io:hps_io\|sys_vga_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "sys_vga/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "alt_vip_itc_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318882990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318883012 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alt_vipitc131_IS2Vid.sv(1024) " "Verilog HDL Case Statement warning at alt_vipitc131_IS2Vid.sv(1024): incomplete case statement has no default case item" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1024 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1527318883023 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318883612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1924 " "Parameter \"lpm_numwords\" = \"1924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883613 ""}  } { { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318883613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_upq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_upq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_upq1 " "Found entity 1: dcfifo_upq1" {  } { { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318883663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318883663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_upq1 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated " "Elaborating entity \"dcfifo_upq1\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318883723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318883723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_gray2bin_qab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g_gray2bin" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318883815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318883815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "rdptr_g1p" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318883905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318883905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_upq1.tdf" "wrptr_g1p" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318883906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_us91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_us91 " "Found entity 1: altsyncram_us91" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_us91 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram " "Elaborating entity \"altsyncram_us91\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\"" {  } { { "db/dcfifo_upq1.tdf" "fifo_ram" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_upq1.tdf" "rdaclr" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_brp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_1e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_upq1.tdf" "rs_dgwp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_1e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_2e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_upq1.tdf" "ws_dgrp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_se9:dffpipe18\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe18" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_2e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_upq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318884665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318884665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_upq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "alt_vip_vfr_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318884763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885597 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1527318885599 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1527318885599 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1527318885600 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1527318885600 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885603 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885604 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885605 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885605 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885605 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885605 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885606 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885606 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885606 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1527318885606 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1527318885607 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1527318885607 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1527318885608 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1527318885616 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318885625 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885695 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318885979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318885980 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318886110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886112 ""}  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318886112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318886208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318886208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886209 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1527318886210 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318886337 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886410 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1527318886411 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318886536 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318886640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886641 ""}  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318886641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318886698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318886698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886702 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1527318886704 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318886945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887062 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318887066 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318887069 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887077 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887077 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887077 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887190 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318887198 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318887202 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887240 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887320 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318887327 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318887330 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527318887341 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527318887341 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527318887341 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527318887341 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887344 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887345 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887346 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887347 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887348 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527318887349 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_fifo_fpga_to_hps sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps " "Elaborating entity \"sys_vga_fifo_fpga_to_hps\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\"" {  } { { "sys_vga/synthesis/sys_vga.v" "fifo_fpga_to_hps" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_fifo_fpga_to_hps_dcfifo_with_controls sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"sys_vga_fifo_fpga_to_hps_dcfifo_with_controls\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "the_dcfifo_with_controls" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_fifo_fpga_to_hps_dual_clock_fifo sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo " "Elaborating entity \"sys_vga_fifo_fpga_to_hps_dual_clock_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "the_dcfifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "dual_clock_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887674 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318887674 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_2cr1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 174 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1527318887723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2cr1 " "Found entity 1: dcfifo_2cr1" {  } { { "db/dcfifo_2cr1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318887725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318887725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2cr1 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated " "Elaborating entity \"dcfifo_2cr1\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318887787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318887787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_2cr1.tdf" "rdptr_g_gray2bin" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_graycounter_eu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318887888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318887888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_2cr1.tdf" "rdptr_g1p" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_acc " "Found entity 1: a_graycounter_acc" {  } { { "db/a_graycounter_acc.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_graycounter_acc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318887982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318887982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_acc sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_graycounter_acc:wrptr_g1p " "Elaborating entity \"a_graycounter_acc\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|a_graycounter_acc:wrptr_g1p\"" {  } { { "db/dcfifo_2cr1.tdf" "wrptr_g1p" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318887984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q91 " "Found entity 1: altsyncram_6q91" {  } { { "db/altsyncram_6q91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_6q91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6q91 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|altsyncram_6q91:fifo_ram " "Elaborating entity \"altsyncram_6q91\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|altsyncram_6q91:fifo_ram\"" {  } { { "db/dcfifo_2cr1.tdf" "fifo_ram" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_2cr1.tdf" "rs_brp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_mc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_2cr1.tdf" "rs_dgwp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_gd9:dffpipe13 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_gd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_mc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_2cr1.tdf" "ws_dgrp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_hd9:dffpipe16 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_hd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe16" { Text "/home/daliang3/Desktop/lab1/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318888533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318888533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|sys_vga_fifo_fpga_to_hps_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_2cr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_2cr1.tdf" "rdempty_eq_comp" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_2cr1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "rdreq_sync_i" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 285 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318888635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"sys_vga:u0\|sys_vga_fifo_fpga_to_hps:fifo_fpga_to_hps\|sys_vga_fifo_fpga_to_hps_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888635 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_fifo_fpga_to_hps.v" 285 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318888635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_hex5_hex0 sys_vga:u0\|sys_vga_hex5_hex0:hex5_hex0 " "Elaborating entity \"sys_vga_hex5_hex0\" for hierarchy \"sys_vga:u0\|sys_vga_hex5_hex0:hex5_hex0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "hex5_hex0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_new_sdram_controller_0 sys_vga:u0\|sys_vga_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sys_vga_new_sdram_controller_0\" for hierarchy \"sys_vga:u0\|sys_vga_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "new_sdram_controller_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_new_sdram_controller_0_input_efifo_module sys_vga:u0\|sys_vga_new_sdram_controller_0:new_sdram_controller_0\|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sys_vga_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sys_vga:u0\|sys_vga_new_sdram_controller_0:new_sdram_controller_0\|sys_vga_new_sdram_controller_0_input_efifo_module:the_sys_vga_new_sdram_controller_0_input_efifo_module\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" "the_sys_vga_new_sdram_controller_0_input_efifo_module" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_pll_0 sys_vga:u0\|sys_vga_pll_0:pll_0 " "Elaborating entity \"sys_vga_pll_0\" for hierarchy \"sys_vga:u0\|sys_vga_pll_0:pll_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "pll_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_0.v" "altera_pll_i" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318888966 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1527318888981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318889017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_vga:u0\|sys_vga_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889019 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_pll_0.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318889019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_pll_1 sys_vga:u0\|sys_vga_pll_1:pll_1 " "Elaborating entity \"sys_vga_pll_1\" for hierarchy \"sys_vga:u0\|sys_vga_pll_1:pll_1\"" {  } { { "sys_vga/synthesis/sys_vga.v" "pll_1" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_1.v" "altera_pll_i" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889057 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1527318889068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_pll_1.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318889112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_vga:u0\|sys_vga_pll_1:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889114 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_pll_1.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_pll_1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318889114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_pushbuttons sys_vga:u0\|sys_vga_pushbuttons:pushbuttons " "Elaborating entity \"sys_vga_pushbuttons\" for hierarchy \"sys_vga:u0\|sys_vga_pushbuttons:pushbuttons\"" {  } { { "sys_vga/synthesis/sys_vga.v" "pushbuttons" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_ram sys_vga:u0\|sys_vga_ram:ram " "Elaborating entity \"sys_vga_ram\" for hierarchy \"sys_vga:u0\|sys_vga_ram:ram\"" {  } { { "sys_vga/synthesis/sys_vga.v" "ram" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_ram.v" "the_altsyncram" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_ram.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_vga_ram.hex " "Parameter \"init_file\" = \"sys_vga_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889280 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_ram.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318889280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_re82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_re82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_re82 " "Found entity 1: altsyncram_re82" {  } { { "db/altsyncram_re82.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_re82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318889338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318889338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_re82 sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram\|altsyncram_re82:auto_generated " "Elaborating entity \"altsyncram_re82\" for hierarchy \"sys_vga:u0\|sys_vga_ram:ram\|altsyncram:the_altsyncram\|altsyncram_re82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface sys_vga:u0\|reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"sys_vga:u0\|reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "reg32_avalon_interface_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 sys_vga:u0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1 " "Elaborating entity \"reg32\" for hierarchy \"sys_vga:u0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\"" {  } { { "sys_vga/synthesis/submodules/reg32_avalon_interface.v" "U1" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/reg32_avalon_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_sys_sdram_pll_0 sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"sys_vga_sys_sdram_pll_0\" for hierarchy \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "sys_sdram_pll_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_sys_sdram_pll_0_sys_pll sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"sys_vga_sys_sdram_pll_0_sys_pll\" for hierarchy \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" "sys_pll" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889667 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1527318889693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318889732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|sys_vga_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889734 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318889734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sys_vga:u0\|sys_vga_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_sysid_qsys_0 sys_vga:u0\|sys_vga_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"sys_vga_sysid_qsys_0\" for hierarchy \"sys_vga:u0\|sys_vga_sysid_qsys_0:sysid_qsys_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "sysid_qsys_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_system_console sys_vga:u0\|sys_vga_system_console:system_console " "Elaborating entity \"sys_vga_system_console\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\"" {  } { { "sys_vga/synthesis/sys_vga.v" "system_console" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_system_console_scfifo_w sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w " "Elaborating entity \"sys_vga_system_console_scfifo_w\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "the_sys_vga_system_console_scfifo_w" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "wfifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318889955 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318889955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/apps/Altera/current/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/daliang3/Desktop/lab1/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "/home/daliang3/Desktop/lab1/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/daliang3/Desktop/lab1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "/home/daliang3/Desktop/lab1/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "/home/daliang3/Desktop/lab1/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318890507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318890507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_w:the_sys_vga_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "/home/daliang3/Desktop/lab1/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_system_console_scfifo_r sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r " "Elaborating entity \"sys_vga_system_console_scfifo_r\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|sys_vga_system_console_scfifo_r:the_sys_vga_system_console_scfifo_r\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "the_sys_vga_system_console_scfifo_r" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "sys_vga_system_console_alt_jtag_atlantic" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318890700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic " "Instantiated megafunction \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890700 ""}  } { { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318890700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/apps/Altera/current/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sys_vga:u0\|sys_vga_system_console:system_console\|alt_jtag_atlantic:sys_vga_system_console_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "sys_vga/synthesis/submodules/sys_vga_system_console.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_system_console.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0 sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sys_vga_mm_interconnect_0\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sys_vga/synthesis/sys_vga.v" "mm_interconnect_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318890962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_router sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router:router " "Elaborating entity \"sys_vga_mm_interconnect_0_router\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router:router\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "router" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address sys_vga_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at sys_vga_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318891392 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|sys_vga_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_router_default_decode sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router:router\|sys_vga_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_0_router_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router:router\|sys_vga_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_router_001 sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sys_vga_mm_interconnect_0_router_001\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router_001:router_001\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "router_001" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_router_001_default_decode sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router_001:router_001\|sys_vga_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_router_001:router_001\|sys_vga_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_limiter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (8)" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527318891674 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:arm_a9_hps_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_cmd_demux sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sys_vga_mm_interconnect_0_cmd_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "cmd_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318891987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_cmd_mux sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sys_vga_mm_interconnect_0_cmd_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "cmd_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_rsp_demux sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sys_vga_mm_interconnect_0_rsp_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "rsp_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_0_rsp_mux sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sys_vga_mm_interconnect_0_rsp_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "rsp_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|sys_vga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318892287 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318892288 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318892288 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892371 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318892385 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318892385 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"sys_vga_mm_interconnect_1\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\"" {  } { { "sys_vga/synthesis/sys_vga.v" "mm_interconnect_1" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_fpga_to_hps_out_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "ram_s1_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318892979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent_rsp_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent_rdata_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router:router " "Elaborating entity \"sys_vga_mm_interconnect_1_router\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router:router\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "router" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router_default_decode sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router:router\|sys_vga_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_1_router_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router:router\|sys_vga_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router_002 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"sys_vga_mm_interconnect_1_router_002\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_002:router_002\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "router_002" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router_002_default_decode sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_002:router_002\|sys_vga_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_1_router_002_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_002:router_002\|sys_vga_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router_005 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"sys_vga_mm_interconnect_1_router_005\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_005:router_005\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "router_005" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_router_005_default_decode sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_005:router_005\|sys_vga_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_1_router_005_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_router_005:router_005\|sys_vga_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318893948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_cmd_demux sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"sys_vga_mm_interconnect_1_cmd_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "cmd_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_cmd_mux sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"sys_vga_mm_interconnect_1_cmd_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "cmd_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_rsp_demux sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"sys_vga_mm_interconnect_1_rsp_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "rsp_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_rsp_mux sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"sys_vga_mm_interconnect_1_rsp_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "rsp_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_rsp_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894801 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894803 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894803 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894902 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894904 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527318894904 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "fifo_hps_to_fpga_in_cmd_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318894989 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318895004 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318895004 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895105 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318895124 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527318895125 "|lab1|sys_vga:u0|sys_vga_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_avalon_st_adapter sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sys_vga_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_avalon_st_adapter_003 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"sys_vga_mm_interconnect_1_avalon_st_adapter_003\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" "avalon_st_adapter_003" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|sys_vga_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v" "error_adapter_0" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2 sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"sys_vga_mm_interconnect_2\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\"" {  } { { "sys_vga/synthesis/sys_vga.v" "mm_interconnect_2" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "system_console_avalon_jtag_slave_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "fifo_hps_to_fpga_in_csr_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hex5_hex0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hex5_hex0_s1_translator\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "hex5_hex0_s1_translator" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318895958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "system_console_avalon_jtag_slave_agent" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:system_console_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "system_console_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_router sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router:router " "Elaborating entity \"sys_vga_mm_interconnect_2_router\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router:router\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "router" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 2783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_router_default_decode sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router:router\|sys_vga_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_2_router_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router:router\|sys_vga_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_router_002 sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"sys_vga_mm_interconnect_2_router_002\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router_002:router_002\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "router_002" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_router_002_default_decode sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router_002:router_002\|sys_vga_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"sys_vga_mm_interconnect_2_router_002_default_decode\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_router_002:router_002\|sys_vga_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "system_console_avalon_jtag_slave_burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:system_console_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_cmd_demux sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"sys_vga_mm_interconnect_2_cmd_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "cmd_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318896982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_cmd_mux sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"sys_vga_mm_interconnect_2_cmd_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "cmd_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_rsp_demux sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"sys_vga_mm_interconnect_2_rsp_demux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "rsp_demux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_rsp_demux_001 sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sys_vga_mm_interconnect_2_rsp_demux_001\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "rsp_demux_001" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_mm_interconnect_2_rsp_mux sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"sys_vga_mm_interconnect_2_rsp_mux\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "rsp_mux" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 3972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|sys_vga_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" "crosser" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/sys_vga_mm_interconnect_2.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318897541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"sys_vga:u0\|sys_vga_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897541 ""}  } { { "sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318897541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_irq_mapper sys_vga:u0\|sys_vga_irq_mapper:irq_mapper " "Elaborating entity \"sys_vga_irq_mapper\" for hierarchy \"sys_vga:u0\|sys_vga_irq_mapper:irq_mapper\"" {  } { { "sys_vga/synthesis/sys_vga.v" "irq_mapper" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_vga_irq_mapper_001 sys_vga:u0\|sys_vga_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"sys_vga_irq_mapper_001\" for hierarchy \"sys_vga:u0\|sys_vga_irq_mapper_001:irq_mapper_001\"" {  } { { "sys_vga/synthesis/sys_vga.v" "irq_mapper_001" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sys_vga:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sys_vga:u0\|altera_reset_controller:rst_controller\"" {  } { { "sys_vga/synthesis/sys_vga.v" "rst_controller" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sys_vga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sys_vga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sys_vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sys_vga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sys_vga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sys_vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sys_vga:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sys_vga:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "sys_vga/synthesis/sys_vga.v" "rst_controller_002" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318897771 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1527318904301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.26.00:15:07 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2018.05.26.00:15:07 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318907818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1527318909741 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1527318911046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/daliang3/Desktop/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318911282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318911282 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"sys_vga:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_gor1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 538 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 842 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 874 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 906 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 938 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 970 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 1002 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 1034 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\] " "Synthesized away node \"sys_vga:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_upq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_us91.tdf" 1066 2 0 } } { "db/dcfifo_upq1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/dcfifo_upq1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "/apps/Altera/current/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } } { "sys_vga/synthesis/sys_vga.v" "" { Text "/home/daliang3/Desktop/lab1/sys_vga/synthesis/sys_vga.v" 504 0 0 } } { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318914573 "|lab1|sys_vga:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1527318914573 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1527318914573 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem " "Ignored assignments for entity \"mysystem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929781 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS " "Ignored assignments for entity \"mysystem_Arm_A9_HPS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929781 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929781 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_fpga_interfaces " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929782 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929783 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929783 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929783 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io_border " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929784 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_fifo_fpga_to_hps " "Ignored assignments for entity \"mysystem_fifo_fpga_to_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929784 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929784 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_hex5_hex0 " "Ignored assignments for entity \"mysystem_hex5_hex0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929785 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper " "Ignored assignments for entity \"mysystem_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929785 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper_001 " "Ignored assignments for entity \"mysystem_irq_mapper_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929785 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929785 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929785 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929786 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929786 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929786 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929786 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929787 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_005 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929788 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1 " "Ignored assignments for entity \"mysystem_mm_interconnect_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929789 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem " "Ignored assignments for entity \"mysystem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929842 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929842 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929790 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS " "Ignored assignments for entity \"mysystem_Arm_A9_HPS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_new_sdram_controller_0 " "Ignored assignments for entity \"mysystem_new_sdram_controller_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929790 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_pushbuttons " "Ignored assignments for entity \"mysystem_pushbuttons\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929790 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929790 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_ram " "Ignored assignments for entity \"mysystem_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929792 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929792 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_fpga_interfaces " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929843 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_sys_sdram_pll_0_sys_pll " "Ignored assignments for entity \"mysystem_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929793 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929793 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_system_console " "Ignored assignments for entity \"mysystem_system_console\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929794 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 2 1527318929794 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 2 1527318929794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io_border " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929844 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_fifo_fpga_to_hps " "Ignored assignments for entity \"mysystem_fifo_fpga_to_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_hex5_hex0 " "Ignored assignments for entity \"mysystem_hex5_hex0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper " "Ignored assignments for entity \"mysystem_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper_001 " "Ignored assignments for entity \"mysystem_irq_mapper_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929845 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929846 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_005 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1 " "Ignored assignments for entity \"mysystem_mm_interconnect_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929847 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929847 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem " "Ignored assignments for entity \"mysystem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929899 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929848 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929848 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem " "Ignored assignments for entity \"mysystem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929902 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS " "Ignored assignments for entity \"mysystem_Arm_A9_HPS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929903 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_new_sdram_controller_0 " "Ignored assignments for entity \"mysystem_new_sdram_controller_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_fpga_interfaces " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_pushbuttons " "Ignored assignments for entity \"mysystem_pushbuttons\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929849 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929904 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_ram " "Ignored assignments for entity \"mysystem_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929853 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929853 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929853 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929853 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_sys_sdram_pll_0_sys_pll " "Ignored assignments for entity \"mysystem_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929854 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929854 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_system_console " "Ignored assignments for entity \"mysystem_system_console\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929856 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 3 1527318929856 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 3 1527318929856 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io_border " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929905 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS " "Ignored assignments for entity \"mysystem_Arm_A9_HPS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_fifo_fpga_to_hps " "Ignored assignments for entity \"mysystem_fifo_fpga_to_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_hex5_hex0 " "Ignored assignments for entity \"mysystem_hex5_hex0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper " "Ignored assignments for entity \"mysystem_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_fpga_interfaces " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929900 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper_001 " "Ignored assignments for entity \"mysystem_irq_mapper_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929901 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io_border " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_fifo_fpga_to_hps " "Ignored assignments for entity \"mysystem_fifo_fpga_to_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929902 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_hex5_hex0 " "Ignored assignments for entity \"mysystem_hex5_hex0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_005 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper " "Ignored assignments for entity \"mysystem_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper_001 " "Ignored assignments for entity \"mysystem_irq_mapper_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929903 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1 " "Ignored assignments for entity \"mysystem_mm_interconnect_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929910 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929904 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929905 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_new_sdram_controller_0 " "Ignored assignments for entity \"mysystem_new_sdram_controller_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_pushbuttons " "Ignored assignments for entity \"mysystem_pushbuttons\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929911 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_ram " "Ignored assignments for entity \"mysystem_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_sys_sdram_pll_0_sys_pll " "Ignored assignments for entity \"mysystem_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929913 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_system_console " "Ignored assignments for entity \"mysystem_system_console\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1527318929915 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1527318929915 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_005 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929906 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1 " "Ignored assignments for entity \"mysystem_mm_interconnect_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929907 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929908 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929909 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_new_sdram_controller_0 " "Ignored assignments for entity \"mysystem_new_sdram_controller_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929925 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_pushbuttons " "Ignored assignments for entity \"mysystem_pushbuttons\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929925 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929925 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_ram " "Ignored assignments for entity \"mysystem_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929930 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929930 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929930 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929930 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_sys_sdram_pll_0_sys_pll " "Ignored assignments for entity \"mysystem_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929931 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929931 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929931 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929931 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_system_console " "Ignored assignments for entity \"mysystem_system_console\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1527318929934 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1527318929934 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527318931535 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1527318931535 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527318931535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318931634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sys_vga:u0\|sys_vga_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527318931635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527318931635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/daliang3/Desktop/lab1/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527318931723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527318931723 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "46 " "46 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527318932800 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318946777 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1527318946777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527318946784 "|lab1|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527318946784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318947746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2021 " "2021 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527318952941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sys_vga_Arm_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"sys_vga_Arm_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527318953850 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem " "Ignored assignments for entity \"mysystem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME mysystem HAS_SOPCINFO 1 GENERATION_ID 1527108726\" -entity mysystem -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954506 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954506 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS " "Ignored assignments for entity \"mysystem_Arm_A9_HPS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954508 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954508 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_fpga_interfaces " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEINTERRUPTS_X52_Y40_N111 -to interrupts -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity mysystem_Arm_A9_HPS_fpga_interfaces -qip mysystem/synthesis/mysystem.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_Arm_A9_HPS_hps_io -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954509 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_Arm_A9_HPS_hps_io_border " "Ignored assignments for entity \"mysystem_Arm_A9_HPS_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sdram_io.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/alt_types.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/system.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/tclrpt.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_defines.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/sequencer_auto.pre.h -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/sequencer/emif.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_ISW_FILE mysystem/synthesis/submodules/hps.pre.xml -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity mysystem_Arm_A9_HPS_hps_io_border -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954510 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_fifo_fpga_to_hps " "Ignored assignments for entity \"mysystem_fifo_fpga_to_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_fifo -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_fifo_fpga_to_hps -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_hex5_hex0 " "Ignored assignments for entity \"mysystem_hex5_hex0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_hex5_hex0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper " "Ignored assignments for entity \"mysystem_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_irq_mapper_001 " "Ignored assignments for entity \"mysystem_irq_mapper_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_irq_mapper_001 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954511 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954512 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954512 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954512 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954512 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954512 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_router_005 " "Ignored assignments for entity \"mysystem_mm_interconnect_0_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_router_005 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954513 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954514 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_0_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954514 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1 " "Ignored assignments for entity \"mysystem_mm_interconnect_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954514 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954514 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954514 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_cmd_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_cmd_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_router_002 " "Ignored assignments for entity \"mysystem_mm_interconnect_1_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_router_002 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_demux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_demux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_mm_interconnect_1_rsp_mux " "Ignored assignments for entity \"mysystem_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_mm_interconnect_1_rsp_mux -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954515 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_new_sdram_controller_0 " "Ignored assignments for entity \"mysystem_new_sdram_controller_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_new_sdram_controller_0 -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_pushbuttons " "Ignored assignments for entity \"mysystem_pushbuttons\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_pushbuttons -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_ram " "Ignored assignments for entity \"mysystem_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_ram -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_sys_sdram_pll_0_sys_pll " "Ignored assignments for entity \"mysystem_sys_sdram_pll_0_sys_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_sys_sdram_pll_0_sys_pll -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954516 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mysystem_system_console " "Ignored assignments for entity \"mysystem_system_console\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954517 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity mysystem_system_console -qip mysystem/synthesis/mysystem.qip -library mysystem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1527318954517 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1527318954517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daliang3/Desktop/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file /home/daliang3/Desktop/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527318956156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "30 0 4 0 0 " "Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527319392064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319392064 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab1.v" "" { Text "/home/daliang3/Desktop/lab1/lab1.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527319393701 "|lab1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1527319393701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13325 " "Implemented 13325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12116 " "Implemented 12116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1527319393742 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1527319393742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527319393742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 962 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 962 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1771 " "Peak virtual memory: 1771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527319394717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 00:23:14 2018 " "Processing ended: Sat May 26 00:23:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527319394717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:05 " "Elapsed time: 00:09:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527319394717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:02 " "Total CPU time (on all processors): 00:10:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527319394717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527319394717 ""}
