#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov  1 19:32:18 2024
# Process ID: 1299380
# Current directory: /home/gexl/Desktop/test2/RecoNIC/sim/scripts
# Command line: vivado -mode batch -source gen_vivado_ip.tcl -tclargs -board_repo /home/gexl/Desktop/XilinxBoardStore
# Log file: /home/gexl/Desktop/test2/RecoNIC/sim/scripts/vivado.log
# Journal file: /home/gexl/Desktop/test2/RecoNIC/sim/scripts/vivado.jou
# Running On: gexl, OS: Linux, CPU Frequency: 3593.250 MHz, CPU Physical cores: 5, Host memory: 10585 MB
#-----------------------------------------------------------
source gen_vivado_ip.tcl
# array set build_options {
#   -board_repo ""
# }
# for {set i 0} {$i < $argc} {incr i 2} {
#     set arg [lindex $argv $i]
#     set val [lindex $argv [expr $i+1]]
#     if {[info exists build_options($arg)]} {
#         set build_options($arg) $val
#         puts "Set build option $arg to $val"
#     } elseif {[info exists design_params($arg)]} {
#         set design_params($arg) $val
#         puts "Set design parameter $arg to $val"
#     } else {
#         puts "Skip unknown argument $arg and its value $val"
#     }
# }
Set build option -board_repo to /home/gexl/Desktop/XilinxBoardStore
# foreach {key value} [array get build_options] {
#     set [string range $key 1 end] $value
# }
# if {[string equal $board_repo ""]} {
#   puts "INFO: if showing board_part definition error, please provide \"board_repo\" in the command line to indicate Xilinx board repo path"
# } else {
#   set_param board.repoPaths $board_repo
# }
# set vivado_version 2021.2
# set board au250
# set part xcu250-figd2104-2l-e
# set board_part xilinx.com:au250:part0:1.3
# set root_dir [file normalize ../..]
# set ip_src_dir $root_dir/shell/plugs/rdma_onic_plugin
# set sim_dir $root_dir/sim
# set build_dir $sim_dir/build
# set ip_build_dir $build_dir/ip
# set build_managed_ip_dir $build_dir/managed_ip
# set ip_src $root_dir/shell/plugs/rdma_onic_plugin
# set p4_dir $root_dir/shell/packet_classification
# file mkdir $ip_build_dir
# file mkdir $build_managed_ip_dir
# puts "INFO: Building required IPs"
INFO: Building required IPs
# create_project -force managed_ip_project $build_managed_ip_dir -part $part
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2698.344 ; gain = 0.023 ; free physical = 3753 ; free virtual = 71751
# set_property BOARD_PART $board_part [current_project]
# set ip_dict [dict create]
# source ${ip_src_dir}/vivado_ip/sim_vivado_ip.tcl
## set ips {
##   axi_mm_bram
##   axi_sys_mm
##   axil_3to1_crossbar
##   reconic_axil_crossbar
##   axi_protocol_checker
##   dev_mem_axi_crossbar
##   dev_mem_3to1_axi_crossbar
##   sys_mem_axi_crossbar
##   sys_mem_5to2_axi_crossbar
##   packet_parser
##   rdma_core
## }
# foreach ip $ips {
#   set xci_file ${ip_build_dir}/$ip/$ip.xci
#   source ${ip_src_dir}/vivado_ip/${ip}.tcl
# 
#   generate_target all [get_files  $xci_file]
#   create_ip_run [get_files -of_objects [get_fileset sources_1] $xci_file]
#   launch_runs ${ip}_synth_1 -jobs 8
#   wait_on_run ${ip}_synth_1
#   puts "INFO: $ip is generated"
# }
## create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name $ip -dir ${ip_build_dir}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
## set_property -dict {
##     CONFIG.DATA_WIDTH {512}
##     CONFIG.SUPPORTS_NARROW_BURST {1}
##     CONFIG.SINGLE_PORT_BRAM {0}
##     CONFIG.ECC_TYPE {0}
##     CONFIG.BMG_INSTANCE {INTERNAL}
##     CONFIG.MEM_DEPTH {8192}
##     CONFIG.ID_WIDTH {5}
##     CONFIG.RD_CMD_OPTIMIZATION {0}
## } [get_ips $ip]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_mm_bram'...
[Fri Nov  1 19:33:00 2024] Launched axi_mm_bram_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/runme.log
[Fri Nov  1 19:33:00 2024] Waiting for axi_mm_bram_synth_1 to finish...

*** Running vivado
    with args -log axi_mm_bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_mm_bram.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_mm_bram.tcl -notrace
Command: synth_design -top axi_mm_bram -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1300200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3914.172 ; gain = 295.797 ; free physical = 785 ; free virtual = 68925
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_mm_bram' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:101]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947' bound to instance 'xpm_memory_inst' of component 'xpm_memory_tdpram' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31722]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (2#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (5#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (6#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (7#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (9#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15202]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_bram' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:101]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[18] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[17] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[16] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[15] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[14] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[13] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AR_Active in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[18] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[17] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[16] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[15] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[14] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[13] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[511] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[510] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[509] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[508] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[507] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[506] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[505] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[504] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[503] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[502] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[501] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[500] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[499] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[498] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[497] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[496] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[495] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[494] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[493] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[492] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[491] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[490] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[489] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[488] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[487] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[486] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[485] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[484] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[483] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[482] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[481] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[480] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[479] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[478] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[477] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[476] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[475] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[474] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[473] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[472] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[471] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[470] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[469] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[468] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[467] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[466] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[465] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[464] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[463] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[462] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[461] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[460] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[459] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4280.109 ; gain = 661.734 ; free physical = 1329 ; free virtual = 69078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4283.078 ; gain = 664.703 ; free physical = 1346 ; free virtual = 69096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4283.078 ; gain = 664.703 ; free physical = 1346 ; free virtual = 69096
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4283.078 ; gain = 0.000 ; free physical = 1263 ; free virtual = 69013
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/axi_mm_bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_mm_bram/axi_mm_bram_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_mm_bram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_mm_bram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.387 ; gain = 0.000 ; free physical = 994 ; free virtual = 68767
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4420.324 ; gain = 7.938 ; free physical = 994 ; free virtual = 68767
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4420.324 ; gain = 801.949 ; free physical = 1298 ; free virtual = 69071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:40 . Memory (MB): peak = 4420.324 ; gain = 801.949 ; free physical = 201 ; free virtual = 62057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 512(WRITE_FIRST) | W | R | 8 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 128    | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:54 . Memory (MB): peak = 4449.227 ; gain = 830.852 ; free physical = 127 ; free virtual = 61539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5556] The block RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:58 . Memory (MB): peak = 4517.266 ; gain = 898.891 ; free physical = 124 ; free virtual = 61470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name                                                            | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 512(WRITE_FIRST) | W | R | 8 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 128    | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_32_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_33_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_34_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_35_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_36_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_37_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_38_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_39_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_40_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_41_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_42_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_43_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_44_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_45_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_46_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_47_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_48_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_49_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_50_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_51_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_52_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_53_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_54_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_55_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_56_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_57_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_58_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_59_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_60_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_61_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_62_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_63_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:02:00 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 141 ; free virtual = 61477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 130 ; free virtual = 61463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:02:05 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 126 ; free virtual = 61459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:02:06 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 147 ; free virtual = 61448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:02:06 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 147 ; free virtual = 61447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:02:06 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 143 ; free virtual = 61470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:02:06 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 143 ; free virtual = 61470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |     9|
|3     |LUT2     |   530|
|4     |LUT3     |   707|
|5     |LUT4     |    57|
|6     |LUT5     |   105|
|7     |LUT6     |   244|
|8     |MUXCY_L  |     3|
|9     |MUXF7    |     2|
|10    |RAMB36E2 |   128|
|12    |SRL16E   |     5|
|13    |XORCY    |     4|
|14    |FDR      |     1|
|15    |FDRE     |  1860|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:02:06 . Memory (MB): peak = 4541.289 ; gain = 922.914 ; free physical = 143 ; free virtual = 61471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1187 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:02:03 . Memory (MB): peak = 4545.199 ; gain = 789.578 ; free physical = 7352 ; free virtual = 68866
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:02:13 . Memory (MB): peak = 4545.199 ; gain = 926.824 ; free physical = 7348 ; free virtual = 68866
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4545.199 ; gain = 0.000 ; free physical = 7327 ; free virtual = 68855
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4629.898 ; gain = 0.000 ; free physical = 7156 ; free virtual = 68739
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete, checksum: ff119c76
INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:25 . Memory (MB): peak = 4629.898 ; gain = 1908.672 ; free physical = 7383 ; free virtual = 68975
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/axi_mm_bram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_mm_bram, cache-ID = b278759e166e4227
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/axi_mm_bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_mm_bram_utilization_synth.rpt -pb axi_mm_bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:36:09 2024...
[Fri Nov  1 19:36:23 2024] axi_mm_bram_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:54 ; elapsed = 00:03:24 . Memory (MB): peak = 2775.211 ; gain = 0.000 ; free physical = 8628 ; free virtual = 71929
INFO: axi_mm_bram is generated
## create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name $ip -dir ${ip_build_dir}
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
## set_property -dict {
##     CONFIG.DATA_WIDTH {512}
##     CONFIG.SUPPORTS_NARROW_BURST {1}
##     CONFIG.SINGLE_PORT_BRAM {0}
##     CONFIG.ECC_TYPE {0}
##     CONFIG.BMG_INSTANCE {INTERNAL}
##     CONFIG.MEM_DEPTH {16384}
##     CONFIG.ID_WIDTH {5}
##     CONFIG.RD_CMD_OPTIMIZATION {0}
## } [get_ips $ip]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_sys_mm'...
[Fri Nov  1 19:36:24 2024] Launched axi_sys_mm_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/runme.log
[Fri Nov  1 19:36:24 2024] Waiting for axi_sys_mm_synth_1 to finish...

*** Running vivado
    with args -log axi_sys_mm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_sys_mm.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_sys_mm.tcl -notrace
Command: synth_design -top axi_sys_mm -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1302714
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3914.277 ; gain = 295.797 ; free physical = 4317 ; free virtual = 68704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_sys_mm' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:101]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947' bound to instance 'xpm_memory_inst' of component 'xpm_memory_tdpram' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31722]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (2#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (5#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (6#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (7#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (9#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
INFO: [Synth 8-3919] null assignment ignored [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15202]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'axi_sys_mm' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:101]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[19] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[18] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[17] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[16] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[15] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[14] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[13] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AR_Active in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[19] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[18] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[17] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[16] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[15] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[14] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[13] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[511] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[510] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[509] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[508] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[507] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[506] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[505] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[504] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[503] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[502] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[501] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[500] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[499] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[498] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[497] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[496] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[495] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[494] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[493] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[492] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[491] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[490] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[489] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[488] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[487] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[486] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[485] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[484] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[483] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[482] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[481] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[480] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[479] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[478] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[477] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[476] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[475] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[474] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[473] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[472] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[471] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[470] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[469] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[468] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[467] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[466] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[465] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[464] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[463] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[462] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[461] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4591.215 ; gain = 972.734 ; free physical = 4835 ; free virtual = 69237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4591.215 ; gain = 972.734 ; free physical = 4857 ; free virtual = 69260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4591.215 ; gain = 972.734 ; free physical = 4857 ; free virtual = 69260
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4591.215 ; gain = 0.000 ; free physical = 4769 ; free virtual = 69175
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/axi_sys_mm_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_sys_mm/axi_sys_mm_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_sys_mm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_sys_mm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4631.234 ; gain = 0.000 ; free physical = 4517 ; free virtual = 68928
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4631.234 ; gain = 0.000 ; free physical = 4516 ; free virtual = 68927
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 4631.234 ; gain = 1012.754 ; free physical = 4793 ; free virtual = 69218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 4631.234 ; gain = 1012.754 ; free physical = 209 ; free virtual = 62002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 16 K x 512(WRITE_FIRST) | W | R | 16 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:51 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 133 ; free virtual = 61480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5556] The block RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:57 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 139 ; free virtual = 61386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name                                                            | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 16 K x 512(WRITE_FIRST) | W | R | 16 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4 | 
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_32_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_33_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_34_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_35_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_36_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_37_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_38_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_39_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_40_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_41_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_42_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_43_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_44_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_45_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_46_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_47_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_48_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_49_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_50_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_51_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_52_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_53_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_54_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_55_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_56_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_57_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_58_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_59_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_60_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_61_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_62_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_63_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 126 ; free virtual = 61407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 118 ; free virtual = 61406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:03 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 118 ; free virtual = 61405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:02:04 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 133 ; free virtual = 61401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:02:04 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 133 ; free virtual = 61401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:02:04 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 133 ; free virtual = 61401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:02:04 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 133 ; free virtual = 61401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |     5|
|3     |LUT2     |   544|
|4     |LUT3     |   581|
|5     |LUT4     |   324|
|6     |LUT5     |   107|
|7     |LUT6     |   250|
|8     |MUXCY_L  |     3|
|9     |MUXF7    |     1|
|10    |RAMB36E2 |   256|
|13    |SRL16E   |     5|
|14    |XORCY    |     4|
|15    |FDR      |     1|
|16    |FDRE     |  1866|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:02:04 . Memory (MB): peak = 4639.715 ; gain = 1021.234 ; free physical = 132 ; free virtual = 61401
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:56 . Memory (MB): peak = 4643.625 ; gain = 985.125 ; free physical = 7342 ; free virtual = 68796
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:02:07 . Memory (MB): peak = 4643.625 ; gain = 1025.145 ; free physical = 7339 ; free virtual = 68796
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4643.625 ; gain = 0.000 ; free physical = 7286 ; free virtual = 68778
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4673.621 ; gain = 0.000 ; free physical = 7138 ; free virtual = 68672
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete, checksum: da9c038
INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:20 . Memory (MB): peak = 4673.621 ; gain = 1989.117 ; free physical = 7406 ; free virtual = 68943
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/axi_sys_mm.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_sys_mm, cache-ID = 0a61ac42cb9204e7
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/axi_sys_mm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_sys_mm_utilization_synth.rpt -pb axi_sys_mm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:39:38 2024...
[Fri Nov  1 19:39:51 2024] axi_sys_mm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2783.137 ; gain = 0.000 ; free physical = 8703 ; free virtual = 71913
INFO: axi_sys_mm is generated
## set axil_3to1_crossbar_inst axil_3to1_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name $axil_3to1_crossbar_inst -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.NUM_SI {3} 
##     CONFIG.NUM_MI {1} 
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD} 
##     CONFIG.ID_WIDTH {0} 
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1} 
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1} 
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1} 
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1} 
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1} 
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1} 
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1} 
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1} 
##     CONFIG.S15_WRITE_ACCEPTANCE {1} 
##     CONFIG.S00_READ_ACCEPTANCE {1} 
##     CONFIG.S01_READ_ACCEPTANCE {1} 
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1} 
##     CONFIG.S04_READ_ACCEPTANCE {1} 
##     CONFIG.S05_READ_ACCEPTANCE {1} 
##     CONFIG.S06_READ_ACCEPTANCE {1} 
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1} 
##     CONFIG.S09_READ_ACCEPTANCE {1} 
##     CONFIG.S10_READ_ACCEPTANCE {1} 
##     CONFIG.S11_READ_ACCEPTANCE {1} 
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1} 
##     CONFIG.S14_READ_ACCEPTANCE {1} 
##     CONFIG.S15_READ_ACCEPTANCE {1} 
##     CONFIG.M00_WRITE_ISSUING {1} 
##     CONFIG.M01_WRITE_ISSUING {1} 
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1} 
##     CONFIG.M04_WRITE_ISSUING {1} 
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1} 
##     CONFIG.M07_WRITE_ISSUING {1} 
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1} 
##     CONFIG.M10_WRITE_ISSUING {1} 
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1} 
##     CONFIG.M13_WRITE_ISSUING {1} 
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1} 
##     CONFIG.M00_READ_ISSUING {1} 
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1} 
##     CONFIG.M03_READ_ISSUING {1} 
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1} 
##     CONFIG.M06_READ_ISSUING {1} 
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1} 
##     CONFIG.M09_READ_ISSUING {1} 
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1} 
##     CONFIG.M12_READ_ISSUING {1} 
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1} 
##     CONFIG.M15_READ_ISSUING {1} 
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.S01_SINGLE_THREAD {1} 
##     CONFIG.M00_A00_ADDR_WIDTH {22}
## } [get_ips $axil_3to1_crossbar_inst]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axil_3to1_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axil_3to1_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axil_3to1_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axil_3to1_crossbar'...
[Fri Nov  1 19:39:53 2024] Launched axil_3to1_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/runme.log
[Fri Nov  1 19:39:53 2024] Waiting for axil_3to1_crossbar_synth_1 to finish...

*** Running vivado
    with args -log axil_3to1_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axil_3to1_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axil_3to1_crossbar.tcl -notrace
Command: synth_design -top axil_3to1_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1305609
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3923.148 ; gain = 298.766 ; free physical = 4116 ; free virtual = 68338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axil_3to1_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/synth/axil_3to1_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'axil_3to1_crossbar' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/synth/axil_3to1_crossbar.v:59]
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[23] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[22] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[21] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[20] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[19] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[18] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[17] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[16] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[15] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[14] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[13] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[12] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4065.086 ; gain = 440.703 ; free physical = 5090 ; free virtual = 69318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.898 ; gain = 458.516 ; free physical = 5086 ; free virtual = 69314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.898 ; gain = 458.516 ; free physical = 5086 ; free virtual = 69314
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4082.898 ; gain = 0.000 ; free physical = 5079 ; free virtual = 69307
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/axil_3to1_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/axil_3to1_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.449 ; gain = 0.000 ; free physical = 4952 ; free virtual = 69186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4221.449 ; gain = 0.000 ; free physical = 4952 ; free virtual = 69185
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4221.449 ; gain = 597.066 ; free physical = 5066 ; free virtual = 69300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4221.449 ; gain = 597.066 ; free physical = 5066 ; free virtual = 69300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4221.449 ; gain = 597.066 ; free physical = 5066 ; free virtual = 69300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4221.449 ; gain = 597.066 ; free physical = 5068 ; free virtual = 69325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axil_3to1_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4221.449 ; gain = 597.066 ; free physical = 5048 ; free virtual = 69311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4417.289 ; gain = 792.906 ; free physical = 4527 ; free virtual = 68833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 4467.328 ; gain = 842.945 ; free physical = 4513 ; free virtual = 68816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4512 ; free virtual = 68814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    22|
|3     |LUT3 |     6|
|4     |LUT4 |   154|
|5     |LUT5 |    44|
|6     |LUT6 |    69|
|7     |FDRE |   121|
|8     |FDSE |    20|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.336 ; gain = 850.953 ; free physical = 4511 ; free virtual = 68813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 4475.336 ; gain = 712.402 ; free physical = 4540 ; free virtual = 68842
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.344 ; gain = 850.953 ; free physical = 4540 ; free virtual = 68842
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4475.344 ; gain = 0.000 ; free physical = 4629 ; free virtual = 68931
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4550.848 ; gain = 0.000 ; free physical = 4488 ; free virtual = 68818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fc68da03
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4550.848 ; gain = 1856.441 ; free physical = 4691 ; free virtual = 69021
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/axil_3to1_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axil_3to1_crossbar, cache-ID = 8e09a3d9597d1d08
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axil_3to1_crossbar_synth_1/axil_3to1_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axil_3to1_crossbar_utilization_synth.rpt -pb axil_3to1_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:41:21 2024...
[Fri Nov  1 19:41:25 2024] axil_3to1_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 2791.141 ; gain = 0.000 ; free physical = 7534 ; free virtual = 71860
INFO: axil_3to1_crossbar is generated
## set axi_crossbar reconic_axil_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar -dir ${ip_build_dir}
## set_property -dict { 
##     CONFIG.ADDR_RANGES {1}
##     CONFIG.NUM_MI {3}
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.M01_A00_BASE_ADDR {0x0000000000002000}
##     CONFIG.M02_A00_BASE_ADDR {0x0000000000003000}
##     CONFIG.M00_A00_ADDR_WIDTH {13}    
## } [get_ips $axi_crossbar]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reconic_axil_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reconic_axil_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reconic_axil_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reconic_axil_crossbar'...
[Fri Nov  1 19:41:26 2024] Launched reconic_axil_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/runme.log
[Fri Nov  1 19:41:26 2024] Waiting for reconic_axil_crossbar_synth_1 to finish...

*** Running vivado
    with args -log reconic_axil_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reconic_axil_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source reconic_axil_crossbar.tcl -notrace
Command: synth_design -top reconic_axil_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1306824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3923.520 ; gain = 298.766 ; free physical = 3637 ; free virtual = 68270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reconic_axil_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/synth/reconic_axil_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'reconic_axil_crossbar' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/synth/reconic_axil_crossbar.v:59]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4064.457 ; gain = 439.703 ; free physical = 4636 ; free virtual = 69259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4082.270 ; gain = 457.516 ; free physical = 4633 ; free virtual = 69255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4082.270 ; gain = 457.516 ; free physical = 4633 ; free virtual = 69255
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4082.270 ; gain = 0.000 ; free physical = 4626 ; free virtual = 69248
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/reconic_axil_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/reconic_axil_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4224.875 ; gain = 0.000 ; free physical = 4490 ; free virtual = 69113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4224.875 ; gain = 0.000 ; free physical = 4489 ; free virtual = 69112
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4224.875 ; gain = 600.121 ; free physical = 4610 ; free virtual = 69233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4224.875 ; gain = 600.121 ; free physical = 4613 ; free virtual = 69236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4224.875 ; gain = 600.121 ; free physical = 4613 ; free virtual = 69236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4224.875 ; gain = 600.121 ; free physical = 4605 ; free virtual = 69229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4224.875 ; gain = 600.121 ; free physical = 4584 ; free virtual = 69212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 4414.684 ; gain = 789.930 ; free physical = 4109 ; free virtual = 68735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4440.715 ; gain = 815.961 ; free physical = 4100 ; free virtual = 68727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4099 ; free virtual = 68725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    12|
|3     |LUT3 |    41|
|4     |LUT4 |    54|
|5     |LUT5 |    35|
|6     |LUT6 |    32|
|7     |FDRE |   131|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.730 ; gain = 831.977 ; free physical = 4103 ; free virtual = 68732
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4456.730 ; gain = 689.371 ; free physical = 4131 ; free virtual = 68760
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4456.738 ; gain = 831.977 ; free physical = 4131 ; free virtual = 68760
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4464.730 ; gain = 0.000 ; free physical = 4219 ; free virtual = 68848
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.273 ; gain = 0.000 ; free physical = 4114 ; free virtual = 68743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e1971c25
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4541.273 ; gain = 1818.074 ; free physical = 4313 ; free virtual = 68943
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/reconic_axil_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP reconic_axil_crossbar, cache-ID = 5c46c584251d6a8b
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/reconic_axil_crossbar_synth_1/reconic_axil_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reconic_axil_crossbar_utilization_synth.rpt -pb reconic_axil_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:42:51 2024...
[Fri Nov  1 19:42:54 2024] reconic_axil_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2799.145 ; gain = 0.000 ; free physical = 7158 ; free virtual = 71783
INFO: reconic_axil_crossbar is generated
## create_ip -name axi_protocol_checker -vendor xilinx.com -library ip -version 2.0 -module_name $ip -dir ${ip_build_dir}
## set_property -dict [list CONFIG.ADDR_WIDTH {64} CONFIG.DATA_WIDTH {512} CONFIG.READ_WRITE_MODE {READ_WRITE} CONFIG.MAX_RD_BURSTS {16} CONFIG.MAX_WR_BURSTS {16} CONFIG.HAS_SYSTEM_RESET {0} CONFIG.ENABLE_MARK_DEBUG {1} CONFIG.CHK_ERR_RESP {0} CONFIG.HAS_WSTRB {1}] [get_ips $ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_protocol_checker'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_protocol_checker'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_protocol_checker'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_protocol_checker'...
[Fri Nov  1 19:42:55 2024] Launched axi_protocol_checker_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/runme.log
[Fri Nov  1 19:42:55 2024] Waiting for axi_protocol_checker_synth_1 to finish...

*** Running vivado
    with args -log axi_protocol_checker.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_protocol_checker.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_protocol_checker.tcl -notrace
Command: synth_design -top axi_protocol_checker -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1308219
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3912.641 ; gain = 294.797 ; free physical = 3404 ; free virtual = 68231
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/synth/axi_protocol_checker.sv:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_top' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6113]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_threadcam' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5709]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5853]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_threadcam' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:5709]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_core' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3358]
INFO: [Synth 8-226] default block is never used [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3380]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_axi4pc_asr_inline' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s118_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2382]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s120_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2391]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s122_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2400]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s124_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2409]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s126_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2418]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s128_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2427]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s130_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2436]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s132_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2445]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.s134_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2454]
WARNING: [Synth 8-6014] Unused sequential element gen_ltwt_slave_side.ASR_29_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:689]
WARNING: [Synth 8-6014] Unused sequential element gen_ltwt_slave_side.ASR_58_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:742]
WARNING: [Synth 8-6014] Unused sequential element gen_ltwt_slave_side.ASRX_1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:844]
WARNING: [Synth 8-6014] Unused sequential element gen_ltwt_slave_side.ASRX_4_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:877]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_61_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:1733]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_79_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2384]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_80_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2393]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_81_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2402]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_82_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2411]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_83_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2420]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_84_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2429]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_85_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2438]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_86_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2447]
WARNING: [Synth 8-6014] Unused sequential element gen_deflt_chks.gen_ltwt_slave_side.ASR_87_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2456]
WARNING: [Synth 8-6014] Unused sequential element ASR_37_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:384]
WARNING: [Synth 8-6014] Unused sequential element ASR_68_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:384]
WARNING: [Synth 8-6014] Unused sequential element ASRX_2_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:384]
WARNING: [Synth 8-6014] Unused sequential element ASRX_3_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_axi4pc_asr_inline' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:145]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo__parameterized0' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_syn_fifo__parameterized1' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4114]
WARNING: [Synth 8-324] index 2 out of range [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3966]
WARNING: [Synth 8-6014] Unused sequential element gen_excl.ExclIdDelta_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3441]
WARNING: [Synth 8-6014] Unused sequential element gen_excl.ExclQos_reg[1] was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3573]
WARNING: [Synth 8-6014] Unused sequential element gen_excl.ExclQos_reg[0] was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3573]
WARNING: [Synth 8-6014] Unused sequential element gen_excl.ExclUser_reg[1] was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3575]
WARNING: [Synth 8-6014] Unused sequential element gen_excl.ExclUser_reg[0] was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3575]
WARNING: [Synth 8-6014] Unused sequential element gen_wstrb.StrbAddr_q1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3876]
WARNING: [Synth 8-6014] Unused sequential element gen_wstrb.StrbAddr_q2_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3877]
WARNING: [Synth 8-6014] Unused sequential element gen_wstrb.StrbSize_q1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3878]
WARNING: [Synth 8-6014] Unused sequential element gen_wstrb.StrbSize_q2_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3879]
WARNING: [Synth 8-6014] Unused sequential element reset_resync_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2986]
WARNING: [Synth 8-6014] Unused sequential element gen_reset_pulse.count_clk_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3014]
WARNING: [Synth 8-6014] Unused sequential element gen_reset_pulse.en_chk_r_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3034]
WARNING: [Synth 8-6014] Unused sequential element gen_reset_pulse.reset_pulse_violation_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3044]
WARNING: [Synth 8-6014] Unused sequential element gen_metadata.ASR_102_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_metadata.ASR_103_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:3070]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_core' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:2719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6653]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_v2_0_11_reporter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4447]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_reporter' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:4447]
WARNING: [Synth 8-6014] Unused sequential element reset_resync_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6248]
WARNING: [Synth 8-6014] Unused sequential element pc_snapshot_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6472]
WARNING: [Synth 8-3848] Net s_axi_rdata_i in module/entity axi_protocol_checker_v2_0_11_top does not have driver. [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6707]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_v2_0_11_top' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6113]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/synth/axi_protocol_checker.sv:58]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[107] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[106] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[105] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[104] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[103] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[102] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[101] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[100] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[99] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[98] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[97] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[96] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[95] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[94] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[93] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[92] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[91] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[90] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[89] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[88] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[87] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[86] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[85] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[84] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[83] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[82] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[81] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[80] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[79] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[78] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[77] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[76] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[75] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[74] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[73] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[72] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[71] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[70] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[69] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[68] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[67] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[66] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[65] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[64] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[63] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[62] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[61] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[60] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[59] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[58] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[57] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[56] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[55] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[54] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[53] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[52] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[51] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[50] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[49] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[48] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[47] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[46] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[45] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[44] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[43] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[42] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[41] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[40] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[39] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[38] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[37] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[36] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[35] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[34] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[33] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[32] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[31] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[30] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[29] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[28] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[27] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[26] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[25] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[24] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[23] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[22] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[21] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[20] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[19] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[18] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[17] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[16] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[15] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[14] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[13] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[12] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[11] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[10] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_status[9] in module axi_protocol_checker_v2_0_11_reporter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4000.516 ; gain = 382.672 ; free physical = 4138 ; free virtual = 68966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4018.328 ; gain = 400.484 ; free physical = 4151 ; free virtual = 68978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4018.328 ; gain = 400.484 ; free physical = 4151 ; free virtual = 68978
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4018.328 ; gain = 0.000 ; free physical = 4139 ; free virtual = 68966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/axi_protocol_checker_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/axi_protocol_checker_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/axi_protocol_checker.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/axi_protocol_checker.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4184.934 ; gain = 0.000 ; free physical = 3937 ; free virtual = 68804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4187.902 ; gain = 2.969 ; free physical = 3932 ; free virtual = 68799
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4187.902 ; gain = 570.059 ; free physical = 4059 ; free virtual = 68935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4187.902 ; gain = 570.059 ; free physical = 4059 ; free virtual = 68935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property mark_debug = true for inst/pc_status[159]. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/axi_protocol_checker.xdc, line 2).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4187.902 ; gain = 570.059 ; free physical = 4059 ; free virtual = 68935
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_cam.state_reg' in module 'axi_protocol_checker_v2_0_11_threadcam'
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CORE'. This will prevent further optimization [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6575]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'REP'. This will prevent further optimization [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/axi_protocol_checker/hdl/axi_protocol_checker_v2_0_vl_rfs.sv:6653]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                OVERFLOW |                               01 | 00000000000000000000000000000010
                 PENDING |                               10 | 00000000000000000000000000000011
                ALLOCATE |                               11 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_cam.state_reg' using encoding 'sequential' in module 'axi_protocol_checker_v2_0_11_threadcam'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4187.902 ; gain = 570.059 ; free physical = 4046 ; free virtual = 68927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 6     
	              160 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               52 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 181   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 26    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 47    
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4187.902 ; gain = 570.059 ; free physical = 3962 ; free virtual = 68870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|inst/CORE   | AWCMD/data_ram_reg                              | User Attribute | 16 x 19              | RAM32M16 x 2  | 
|inst/CORE   | WCHECK/data_ram_reg                             | User Attribute | 16 x 73              | RAM32M16 x 6  | 
|inst/CORE   | gen_cams.gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 16 x 16              | RAM32M16 x 2  | 
|inst/CORE   | gen_cams.gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 16 x 16              | RAM32M16 x 2  | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 4425.586 ; gain = 807.742 ; free physical = 3457 ; free virtual = 68373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4468.742 ; gain = 850.898 ; free physical = 3430 ; free virtual = 68346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+
|inst/CORE   | AWCMD/data_ram_reg                              | User Attribute | 16 x 19              | RAM32M16 x 2  | 
|inst/CORE   | WCHECK/data_ram_reg                             | User Attribute | 16 x 73              | RAM32M16 x 6  | 
|inst/CORE   | gen_cams.gen_rthread_loop[0].RDCAM/data_ram_reg | User Attribute | 16 x 16              | RAM32M16 x 2  | 
|inst/CORE   | gen_cams.gen_rthread_loop[1].RDCAM/data_ram_reg | User Attribute | 16 x 16              | RAM32M16 x 2  | 
+------------+-------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4476.750 ; gain = 858.906 ; free physical = 3442 ; free virtual = 68357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3439 ; free virtual = 68354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_protocol_checker_v2_0_11_core | gen_wstrb.Strb_q3_reg[63] | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+----------------------------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    30|
|2     |LUT1     |   128|
|3     |LUT2     |   101|
|4     |LUT3     |   219|
|5     |LUT4     |   165|
|6     |LUT5     |   251|
|7     |LUT6     |   888|
|8     |RAM32M   |     2|
|9     |RAM32M16 |     8|
|10    |RAM32X1D |     4|
|11    |SRL16E   |    68|
|12    |FDRE     |  4787|
|13    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 4484.688 ; gain = 866.844 ; free physical = 3438 ; free virtual = 68353
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 4484.688 ; gain = 697.270 ; free physical = 3463 ; free virtual = 68378
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 4484.695 ; gain = 866.844 ; free physical = 3463 ; free virtual = 68378
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4492.625 ; gain = 0.000 ; free physical = 3555 ; free virtual = 68466
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4570.199 ; gain = 0.000 ; free physical = 3451 ; free virtual = 68361
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: a5a07e1
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 4570.199 ; gain = 1847.004 ; free physical = 3669 ; free virtual = 68578
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/axi_protocol_checker.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_protocol_checker, cache-ID = 14df45d3e528b42c
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_protocol_checker_synth_1/axi_protocol_checker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_protocol_checker_utilization_synth.rpt -pb axi_protocol_checker_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:44:39 2024...
[Fri Nov  1 19:44:43 2024] axi_protocol_checker_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2807.148 ; gain = 0.000 ; free physical = 6535 ; free virtual = 71444
INFO: axi_protocol_checker is generated
## set device_memory_axi_crossbar dev_mem_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name $device_memory_axi_crossbar -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.ADDR_RANGES {1} 
##     CONFIG.NUM_SI {4} 
##     CONFIG.NUM_MI {1} 
##     CONFIG.ADDR_WIDTH {64} 
##     CONFIG.DATA_WIDTH {512} 
##     CONFIG.ID_WIDTH {2} 
##     CONFIG.S15_THREAD_ID_WIDTH {0} 
##     CONFIG.S00_WRITE_ACCEPTANCE {8} 
##     CONFIG.S01_WRITE_ACCEPTANCE {8} 
##     CONFIG.S02_WRITE_ACCEPTANCE {8} 
##     CONFIG.S03_WRITE_ACCEPTANCE {8} 
##     CONFIG.S00_READ_ACCEPTANCE {8} 
##     CONFIG.S01_READ_ACCEPTANCE {8} 
##     CONFIG.S02_READ_ACCEPTANCE {8} 
##     CONFIG.S03_READ_ACCEPTANCE {8} 
##     CONFIG.M00_WRITE_ISSUING {16} 
##     CONFIG.M00_READ_ISSUING {16} 
##     CONFIG.S00_SINGLE_THREAD {0} 
##     CONFIG.M00_A00_ADDR_WIDTH {64}
## } [get_ips $device_memory_axi_crossbar]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dev_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dev_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dev_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dev_mem_axi_crossbar'...
[Fri Nov  1 19:44:43 2024] Launched dev_mem_axi_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/runme.log
[Fri Nov  1 19:44:43 2024] Waiting for dev_mem_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log dev_mem_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dev_mem_axi_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source dev_mem_axi_crossbar.tcl -notrace
Command: synth_design -top dev_mem_axi_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1309699
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3922.547 ; gain = 297.766 ; free physical = 2972 ; free virtual = 67925
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dev_mem_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/synth/dev_mem_axi_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized5' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized5' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized6' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized6' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (18#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (19#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'dev_mem_axi_crossbar' (20#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/synth/dev_mem_axi_crossbar.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[63] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[62] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[61] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[60] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[59] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[58] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[57] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[56] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[55] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[54] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[53] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[52] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[51] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[50] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[49] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[48] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[47] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[46] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[45] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[44] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[43] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[42] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[41] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[40] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[39] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[38] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[37] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[36] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[35] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[34] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[33] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[32] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[31] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[5] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[4] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[3] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[2] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4086.453 ; gain = 461.672 ; free physical = 3948 ; free virtual = 68902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4101.297 ; gain = 476.516 ; free physical = 3951 ; free virtual = 68905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4101.297 ; gain = 476.516 ; free physical = 3951 ; free virtual = 68905
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4101.297 ; gain = 0.000 ; free physical = 3930 ; free virtual = 68885
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/dev_mem_axi_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_axi_crossbar/dev_mem_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4250.840 ; gain = 0.000 ; free physical = 3757 ; free virtual = 68714
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4250.840 ; gain = 0.000 ; free physical = 3755 ; free virtual = 68711
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 4250.840 ; gain = 626.059 ; free physical = 3918 ; free virtual = 68874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 4250.840 ; gain = 626.059 ; free physical = 3918 ; free virtual = 68874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 4250.840 ; gain = 626.059 ; free physical = 3918 ; free virtual = 68874
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4250.840 ; gain = 626.059 ; free physical = 3908 ; free virtual = 68866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	              517 Bit    Registers := 4     
	               97 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input  517 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 22    
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 132   
	   4 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4250.840 ; gain = 626.059 ; free physical = 3889 ; free virtual = 68853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 4431.711 ; gain = 806.930 ; free physical = 3402 ; free virtual = 68368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 4459.750 ; gain = 834.969 ; free physical = 3390 ; free virtual = 68355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4475.766 ; gain = 850.984 ; free physical = 3383 ; free virtual = 68349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3390 ; free virtual = 68356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3390 ; free virtual = 68356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3389 ; free virtual = 68355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3389 ; free virtual = 68355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3389 ; free virtual = 68355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3389 ; free virtual = 68355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    15|
|2     |LUT2    |    12|
|3     |LUT3    |   577|
|4     |LUT4    |   628|
|5     |LUT5    |   646|
|6     |LUT6    |   260|
|7     |SRLC32E |     2|
|8     |FDRE    |  1356|
|9     |FDSE    |    26|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4485.672 ; gain = 860.891 ; free physical = 3389 ; free virtual = 68355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4485.672 ; gain = 711.348 ; free physical = 3415 ; free virtual = 68382
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4485.680 ; gain = 860.891 ; free physical = 3415 ; free virtual = 68382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4501.609 ; gain = 0.000 ; free physical = 3505 ; free virtual = 68471
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.090 ; gain = 0.000 ; free physical = 3388 ; free virtual = 68359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ab08229b
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 4577.090 ; gain = 1853.895 ; free physical = 3589 ; free virtual = 68560
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/dev_mem_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dev_mem_axi_crossbar, cache-ID = a321ae4490d7c54f
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_axi_crossbar_synth_1/dev_mem_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dev_mem_axi_crossbar_utilization_synth.rpt -pb dev_mem_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:46:27 2024...
[Fri Nov  1 19:46:30 2024] dev_mem_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2815.152 ; gain = 0.000 ; free physical = 6401 ; free virtual = 71380
INFO: dev_mem_axi_crossbar is generated
## set device_memory_axi_crossbar dev_mem_3to1_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name $device_memory_axi_crossbar -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.ADDR_RANGES {1}
##     CONFIG.NUM_SI {3}
##     CONFIG.NUM_MI {1}
##     CONFIG.ADDR_WIDTH {64}
##     CONFIG.DATA_WIDTH {512}
##     CONFIG.ID_WIDTH {5}
##     CONFIG.S00_THREAD_ID_WIDTH {3}
##     CONFIG.S01_THREAD_ID_WIDTH {3}
##     CONFIG.S02_THREAD_ID_WIDTH {3}
##     CONFIG.S00_WRITE_ACCEPTANCE {8}
##     CONFIG.S01_WRITE_ACCEPTANCE {8}
##     CONFIG.S02_WRITE_ACCEPTANCE {8}
##     CONFIG.S00_READ_ACCEPTANCE {8}
##     CONFIG.S01_READ_ACCEPTANCE {8}
##     CONFIG.S02_READ_ACCEPTANCE {8}
##     CONFIG.M00_WRITE_ISSUING {16}
##     CONFIG.M00_READ_ISSUING {16}
##     CONFIG.S00_SINGLE_THREAD {0}
##     CONFIG.M00_A00_ADDR_WIDTH {64}
## } [get_ips $device_memory_axi_crossbar]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dev_mem_3to1_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dev_mem_3to1_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dev_mem_3to1_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dev_mem_3to1_axi_crossbar'...
[Fri Nov  1 19:46:31 2024] Launched dev_mem_3to1_axi_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/runme.log
[Fri Nov  1 19:46:31 2024] Waiting for dev_mem_3to1_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log dev_mem_3to1_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dev_mem_3to1_axi_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source dev_mem_3to1_axi_crossbar.tcl -notrace
Command: synth_design -top dev_mem_3to1_axi_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1311205
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3920.582 ; gain = 295.797 ; free physical = 2879 ; free virtual = 67879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dev_mem_3to1_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/synth/dev_mem_3to1_axi_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_arbiter_resp' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (18#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (19#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (20#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'dev_mem_3to1_axi_crossbar' (21#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/synth/dev_mem_3to1_axi_crossbar.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[63] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[62] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[61] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[60] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[59] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[58] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[57] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[56] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[55] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[54] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[53] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[52] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[51] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[50] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[49] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[48] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[47] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[46] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[45] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[44] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[43] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[42] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[41] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[40] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[39] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[38] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[37] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[36] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[35] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[34] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[33] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[32] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[31] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[5] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[4] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[3] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[2] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4113.457 ; gain = 488.672 ; free physical = 3806 ; free virtual = 68810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4122.363 ; gain = 497.578 ; free physical = 3848 ; free virtual = 68848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4122.363 ; gain = 497.578 ; free physical = 3848 ; free virtual = 68848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4122.363 ; gain = 0.000 ; free physical = 3793 ; free virtual = 68794
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/dev_mem_3to1_axi_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/dev_mem_3to1_axi_crossbar/dev_mem_3to1_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.906 ; gain = 0.000 ; free physical = 3605 ; free virtual = 68606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4272.844 ; gain = 7.938 ; free physical = 3600 ; free virtual = 68601
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4272.844 ; gain = 648.059 ; free physical = 3824 ; free virtual = 68825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4272.844 ; gain = 648.059 ; free physical = 3824 ; free virtual = 68825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4272.844 ; gain = 648.059 ; free physical = 3824 ; free virtual = 68825
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4272.844 ; gain = 648.059 ; free physical = 3817 ; free virtual = 68820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 104   
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 55    
+---Registers : 
	              520 Bit    Registers := 4     
	              100 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 85    
+---Muxes : 
	   2 Input  520 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 48    
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 53    
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 116   
	   2 Input    1 Bit        Muxes := 150   
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 4272.844 ; gain = 648.059 ; free physical = 3788 ; free virtual = 68800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 4438.840 ; gain = 814.055 ; free physical = 3332 ; free virtual = 68342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3299 ; free virtual = 68311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3283 ; free virtual = 68295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3285 ; free virtual = 68297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3293 ; free virtual = 68304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3291 ; free virtual = 68302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3291 ; free virtual = 68303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3291 ; free virtual = 68303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3291 ; free virtual = 68303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    17|
|2     |LUT2    |   262|
|3     |LUT3    |   841|
|4     |LUT4    |    47|
|5     |LUT5    |   255|
|6     |LUT6    |   641|
|7     |SRLC32E |     2|
|8     |FDRE    |  1347|
|9     |FDSE    |    29|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.465 ; gain = 915.680 ; free physical = 3291 ; free virtual = 68303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4540.465 ; gain = 765.199 ; free physical = 3317 ; free virtual = 68329
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 4540.473 ; gain = 915.680 ; free physical = 3317 ; free virtual = 68329
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4540.473 ; gain = 0.000 ; free physical = 3406 ; free virtual = 68418
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4604.219 ; gain = 0.000 ; free physical = 3307 ; free virtual = 68319
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e5a87cc6
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:02 . Memory (MB): peak = 4604.219 ; gain = 1881.020 ; free physical = 3522 ; free virtual = 68534
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/dev_mem_3to1_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dev_mem_3to1_axi_crossbar, cache-ID = 62491ef1105cb058
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/dev_mem_3to1_axi_crossbar_synth_1/dev_mem_3to1_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dev_mem_3to1_axi_crossbar_utilization_synth.rpt -pb dev_mem_3to1_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:48:22 2024...
[Fri Nov  1 19:48:26 2024] dev_mem_3to1_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 2815.152 ; gain = 0.000 ; free physical = 6408 ; free virtual = 71416
INFO: dev_mem_3to1_axi_crossbar is generated
## set system_memory_axi_crossbar sys_mem_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name $system_memory_axi_crossbar -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.ADDR_RANGES {1} 
##     CONFIG.NUM_SI {3} 
##     CONFIG.NUM_MI {1} 
##     CONFIG.ADDR_WIDTH {64} 
##     CONFIG.DATA_WIDTH {512} 
##     CONFIG.ID_WIDTH {2} 
##     CONFIG.S15_THREAD_ID_WIDTH {0} 
##     CONFIG.S00_WRITE_ACCEPTANCE {8} 
##     CONFIG.S01_WRITE_ACCEPTANCE {8} 
##     CONFIG.S02_WRITE_ACCEPTANCE {8} 
##     CONFIG.S03_WRITE_ACCEPTANCE {8} 
##     CONFIG.S00_READ_ACCEPTANCE {8} 
##     CONFIG.S01_READ_ACCEPTANCE {8} 
##     CONFIG.S02_READ_ACCEPTANCE {8} 
##     CONFIG.S03_READ_ACCEPTANCE {8} 
##     CONFIG.M00_WRITE_ISSUING {16} 
##     CONFIG.M00_READ_ISSUING {16} 
##     CONFIG.S00_SINGLE_THREAD {0} 
##     CONFIG.M00_A00_ADDR_WIDTH {64}
## } [get_ips $system_memory_axi_crossbar]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_mem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_mem_axi_crossbar'...
[Fri Nov  1 19:48:26 2024] Launched sys_mem_axi_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/runme.log
[Fri Nov  1 19:48:26 2024] Waiting for sys_mem_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log sys_mem_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_mem_axi_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sys_mem_axi_crossbar.tcl -notrace
Command: synth_design -top sys_mem_axi_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1312774
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3922.578 ; gain = 297.766 ; free physical = 3604 ; free virtual = 68658
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_mem_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/synth/sys_mem_axi_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (18#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (19#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'sys_mem_axi_crossbar' (20#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/synth/sys_mem_axi_crossbar.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[63] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[62] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[61] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[60] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[59] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[58] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[57] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[56] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[55] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[54] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[53] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[52] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[51] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[50] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[49] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[48] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[47] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[46] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[45] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[44] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[43] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[42] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[41] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[40] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[39] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[38] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[37] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[36] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[35] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[34] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[33] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[32] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[31] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[10] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[9] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[8] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[7] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[6] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[5] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[4] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[3] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[2] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4083.484 ; gain = 458.672 ; free physical = 3800 ; free virtual = 68857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4098.328 ; gain = 473.516 ; free physical = 3800 ; free virtual = 68857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4098.328 ; gain = 473.516 ; free physical = 3800 ; free virtual = 68857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4098.328 ; gain = 0.000 ; free physical = 3779 ; free virtual = 68836
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/sys_mem_axi_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_axi_crossbar/sys_mem_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4249.934 ; gain = 0.000 ; free physical = 3639 ; free virtual = 68696
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4249.934 ; gain = 0.000 ; free physical = 3637 ; free virtual = 68694
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4249.934 ; gain = 625.121 ; free physical = 3796 ; free virtual = 68852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4249.934 ; gain = 625.121 ; free physical = 3796 ; free virtual = 68852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4249.934 ; gain = 625.121 ; free physical = 3796 ; free virtual = 68852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 4249.934 ; gain = 625.121 ; free physical = 3790 ; free virtual = 68847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	              517 Bit    Registers := 4     
	               97 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input  517 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 108   
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_axi.write_cs_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_26_decerr_slave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4249.934 ; gain = 625.121 ; free physical = 3771 ; free virtual = 68835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 4427.836 ; gain = 803.023 ; free physical = 3300 ; free virtual = 68364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 4454.875 ; gain = 830.062 ; free physical = 3289 ; free virtual = 68353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4465.906 ; gain = 841.094 ; free physical = 3281 ; free virtual = 68346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3262 ; free virtual = 68345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3262 ; free virtual = 68345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3261 ; free virtual = 68344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3261 ; free virtual = 68344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3260 ; free virtual = 68343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3260 ; free virtual = 68343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    13|
|2     |LUT2    |    21|
|3     |LUT3    |   554|
|4     |LUT4    |    54|
|5     |LUT5    |   222|
|6     |LUT6    |   648|
|7     |SRLC32E |     2|
|8     |FDRE    |  1320|
|9     |FDSE    |    22|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.844 ; gain = 847.031 ; free physical = 3260 ; free virtual = 68343
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4471.844 ; gain = 695.426 ; free physical = 3286 ; free virtual = 68369
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4471.852 ; gain = 847.031 ; free physical = 3286 ; free virtual = 68369
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4487.781 ; gain = 0.000 ; free physical = 3372 ; free virtual = 68455
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4566.262 ; gain = 0.000 ; free physical = 3266 ; free virtual = 68349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7edf37fc
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 4566.262 ; gain = 1849.004 ; free physical = 3466 ; free virtual = 68550
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/sys_mem_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_mem_axi_crossbar, cache-ID = 875491d14c06e40c
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_axi_crossbar_synth_1/sys_mem_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_mem_axi_crossbar_utilization_synth.rpt -pb sys_mem_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:50:04 2024...
[Fri Nov  1 19:50:08 2024] sys_mem_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2823.156 ; gain = 0.000 ; free physical = 6331 ; free virtual = 71412
INFO: sys_mem_axi_crossbar is generated
## set system_memory_axi_crossbar sys_mem_5to2_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -version 2.1 -module_name $system_memory_axi_crossbar -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.ADDR_RANGES {1}
##     CONFIG.NUM_SI {5}
##     CONFIG.NUM_MI {2}
##     CONFIG.ADDR_WIDTH {64}
##     CONFIG.DATA_WIDTH {512}
##     CONFIG.ID_WIDTH {3}
##     CONFIG.S15_THREAD_ID_WIDTH {0}
##     CONFIG.S00_WRITE_ACCEPTANCE {8}
##     CONFIG.S01_WRITE_ACCEPTANCE {8}
##     CONFIG.S02_WRITE_ACCEPTANCE {8}
##     CONFIG.S03_WRITE_ACCEPTANCE {8}
##     CONFIG.S04_WRITE_ACCEPTANCE {8}
##     CONFIG.S00_READ_ACCEPTANCE {8}
##     CONFIG.S01_READ_ACCEPTANCE {8}
##     CONFIG.S02_READ_ACCEPTANCE {8}
##     CONFIG.S03_READ_ACCEPTANCE {8}
##     CONFIG.S04_READ_ACCEPTANCE {8}
##     CONFIG.M00_WRITE_ISSUING {16}
##     CONFIG.M00_READ_ISSUING {16}
##     CONFIG.M01_WRITE_ISSUING {16}
##     CONFIG.M01_READ_ISSUING {16}
##     CONFIG.S00_SINGLE_THREAD {0}
##     CONFIG.M00_A00_ADDR_WIDTH {52}
##     CONFIG.M01_A00_ADDR_WIDTH {36}
##     CONFIG.M00_A00_BASE_ADDR {0x0000000000000000}
##     CONFIG.M01_A00_BASE_ADDR {0xa350000000000000}
## } [get_ips $system_memory_axi_crossbar]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_mem_5to2_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_mem_5to2_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_mem_5to2_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_mem_5to2_axi_crossbar'...
[Fri Nov  1 19:50:08 2024] Launched sys_mem_5to2_axi_crossbar_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/runme.log
[Fri Nov  1 19:50:08 2024] Waiting for sys_mem_5to2_axi_crossbar_synth_1 to finish...

*** Running vivado
    with args -log sys_mem_5to2_axi_crossbar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_mem_5to2_axi_crossbar.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sys_mem_5to2_axi_crossbar.tcl -notrace
Command: synth_design -top sys_mem_5to2_axi_crossbar -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1314130
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3920.582 ; gain = 296.797 ; free physical = 3708 ; free virtual = 68813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_mem_5to2_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/synth/sys_mem_5to2_axi_crossbar.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (4#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (5#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (6#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (7#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (8#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (9#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized2' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized3' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized4' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized5' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized5' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized6' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized6' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized7' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized7' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized8' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized8' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (10#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (11#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (14#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (15#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (16#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (17#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (18#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (19#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'sys_mem_5to2_axi_crossbar' (20#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/synth/sys_mem_5to2_axi_crossbar.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[14] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[13] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[12] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4093.457 ; gain = 469.672 ; free physical = 3746 ; free virtual = 68853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4111.270 ; gain = 487.484 ; free physical = 3751 ; free virtual = 68857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4111.270 ; gain = 487.484 ; free physical = 3751 ; free virtual = 68857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4111.270 ; gain = 0.000 ; free physical = 3712 ; free virtual = 68819
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/sys_mem_5to2_axi_crossbar_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/sys_mem_5to2_axi_crossbar/sys_mem_5to2_axi_crossbar_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4260.812 ; gain = 0.000 ; free physical = 3512 ; free virtual = 68621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4260.812 ; gain = 0.000 ; free physical = 3518 ; free virtual = 68626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4260.812 ; gain = 637.027 ; free physical = 3723 ; free virtual = 68832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4260.812 ; gain = 637.027 ; free physical = 3723 ; free virtual = 68832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4260.812 ; gain = 637.027 ; free physical = 3723 ; free virtual = 68832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 4260.812 ; gain = 637.027 ; free physical = 3720 ; free virtual = 68831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	              518 Bit    Registers := 6     
	               98 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input  518 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 55    
	   2 Input    1 Bit        Muxes := 181   
	   4 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_wdata_mux__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 4260.812 ; gain = 637.027 ; free physical = 3658 ; free virtual = 68776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 4459.621 ; gain = 835.836 ; free physical = 3182 ; free virtual = 68303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4501.230 ; gain = 877.445 ; free physical = 3161 ; free virtual = 68281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3157 ; free virtual = 68280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3146 ; free virtual = 68269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3146 ; free virtual = 68269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3141 ; free virtual = 68263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3141 ; free virtual = 68263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3140 ; free virtual = 68262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3141 ; free virtual = 68262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    36|
|2     |LUT2    |    88|
|3     |LUT3    |  1148|
|4     |LUT4    |  1366|
|5     |LUT5    |  2649|
|6     |LUT6    |  1781|
|7     |SRLC32E |    19|
|8     |FDRE    |  2526|
|9     |FDSE    |    42|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4544.254 ; gain = 920.469 ; free physical = 3141 ; free virtual = 68262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 4544.254 ; gain = 770.926 ; free physical = 3170 ; free virtual = 68291
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4544.262 ; gain = 920.469 ; free physical = 3170 ; free virtual = 68291
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4556.223 ; gain = 0.000 ; free physical = 3266 ; free virtual = 68387
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4625.703 ; gain = 0.000 ; free physical = 3156 ; free virtual = 68277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4e554477
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:15 . Memory (MB): peak = 4625.703 ; gain = 1902.504 ; free physical = 3366 ; free virtual = 68487
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/sys_mem_5to2_axi_crossbar.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_mem_5to2_axi_crossbar, cache-ID = eb38603db033b4bf
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/sys_mem_5to2_axi_crossbar_synth_1/sys_mem_5to2_axi_crossbar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_mem_5to2_axi_crossbar_utilization_synth.rpt -pb sys_mem_5to2_axi_crossbar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:52:14 2024...
[Fri Nov  1 19:52:18 2024] sys_mem_5to2_axi_crossbar_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 2839.164 ; gain = 0.000 ; free physical = 6268 ; free virtual = 71397
INFO: sys_mem_5to2_axi_crossbar is generated
## set prj_root [file normalize ..]
## set p4_filepath ${prj_root}/src/box_250mhz/reconic/packet_classification
## if {[info exists p4_dir]} {
##   set p4file [glob -directory ${p4_dir} *.p4]
## } else {
##   set p4file [glob -directory ${p4_filepath} *.p4]
## }
## puts "p4file = ${p4file}"
p4file = /home/gexl/Desktop/test2/RecoNIC/shell/packet_classification/packet_parser.p4
## create_ip -name vitis_net_p4 -vendor xilinx.com -library ip -version 1.0 -module_name packet_parser -dir ${ip_build_dir}
INFO: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: Running P4 compiler
INFO: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: Running P4 compiler
## set_property CONFIG.P4_FILE "${p4file}" [get_ips packet_parser]
INFO: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: Running P4 compiler
## set_property -dict [list CONFIG.USER_META_DATA_WIDTH {263} CONFIG.JSON_TIMESTAMP {1653047084} CONFIG.TOTAL_LATENCY {23} CONFIG.S_AXI_ADDR_WIDTH {0} CONFIG.M_AXI_HBM_DATA_WIDTH {256} CONFIG.M_AXI_HBM_ADDR_WIDTH {33} CONFIG.M_AXI_HBM_ID_WIDTH {6} CONFIG.M_AXI_HBM_PROTOCOL {0} CONFIG.AXIS_CLK_FREQ_MHZ {250.0} CONFIG.PKT_RATE {250.0} CONFIG.CAM_MEM_CLK_FREQ_MHZ {250.0} CONFIG.USER_METADATA_ENABLES {pc_metadata_t.is_rdma {input true output true} pc_metadata_t.msn {input true output true} pc_metadata_t.psn {input true output true} pc_metadata_t.se {input true output true} pc_metadata_t.r_key {input true output true} pc_metadata_t.dma_length {input true output true} pc_metadata_t.pktlen {input true output true} pc_metadata_t.opcode {input true output true} pc_metadata_t.udp_dport {input true output true} pc_metadata_t.udp_sport {input true output true} pc_metadata_t.ip_dst {input true output true} pc_metadata_t.ip_src {input true output true} pc_metadata_t.index {input true output true}} CONFIG.USER_META_FORMAT {pc_metadata_t.is_rdma {length 1 start 0 end 0} pc_metadata_t.msn {length 24 start 1 end 24} pc_metadata_t.psn {length 24 start 25 end 48} pc_metadata_t.se {length 1 start 49 end 49} pc_metadata_t.r_key {length 32 start 50 end 81} pc_metadata_t.dma_length {length 32 start 82 end 113} pc_metadata_t.pktlen {length 16 start 114 end 129} pc_metadata_t.opcode {length 5 start 130 end 134} pc_metadata_t.udp_dport {length 16 start 135 end 150} pc_metadata_t.udp_sport {length 16 start 151 end 166} pc_metadata_t.ip_dst {length 32 start 167 end 198} pc_metadata_t.ip_src {length 32 start 199 end 230} pc_metadata_t.index {length 32 start 231 end 262}} CONFIG.Component_Name {packet_parser}] [get_ips packet_parser]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'packet_parser' to 'packet_parser' is not allowed and is ignored.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'packet_parser'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'packet_parser'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2021.06' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2021.06' is enabled with a Hardware_Evaluation license.
INFO: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: Running P4 compiler
WARNING: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: License 'sdnet_p4@2021.06' detected as EVALUATION license. Any bitstream generated using this license will be disabled after a period of 48 hours.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'packet_parser'...
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2021.06' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'hcam_base@2021.06' is enabled with a Hardware_Evaluation license.
INFO: [xilinx.com:ip:vitis_net_p4:1.0-0] packet_parser: Running P4 compiler
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'packet_parser'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'packet_parser'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2908.945 ; gain = 64.527 ; free physical = 5974 ; free virtual = 71183
[Fri Nov  1 19:52:36 2024] Launched packet_parser_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/runme.log
[Fri Nov  1 19:52:36 2024] Waiting for packet_parser_synth_1 to finish...

*** Running vivado
    with args -log packet_parser.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source packet_parser.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source packet_parser.tcl -notrace
Command: synth_design -top packet_parser -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1316154
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3936.516 ; gain = 294.797 ; free physical = 2431 ; free virtual = 67644
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'packet_parser' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser.sv:52]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98609]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98609]
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_i_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_in_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_shifted_valid_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pipe_data_shifted_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_out_i_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM frame_info_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM level_info_out_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM level_info_in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM level_info_out_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_out_i_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_i_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pipe_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM level_info_pipe_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM level_info_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM level_info_ext_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM in_valid_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM in_pipe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (134#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (135#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (136#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (137#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (137#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (137#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (137#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (138#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (139#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6155] done synthesizing module 'packet_parser' (143#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser.sv:52]
WARNING: [Synth 8-7129] Port s_axis_aclk in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aresetn in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_extracted] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_isvalid] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][4] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][3] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][2] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][1] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_len][0] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][4] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][3] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][2] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][1] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[payload_off][0] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___extracted] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___isvalid] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][4] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][3] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][2] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][1] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___len][0] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][4] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][3] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][2] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][1] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__1___off][0] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___extracted] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___isvalid] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][4] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][3] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][2] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][1] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___len][0] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][15] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][14] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][13] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][12] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][11] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][10] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][9] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][8] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][7] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][6] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][5] in module packet_parser_deparser_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdr_info_vector_in[vlan__0___off][4] in module packet_parser_deparser_engine is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4105.328 ; gain = 463.609 ; free physical = 3346 ; free virtual = 68560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4123.141 ; gain = 481.422 ; free physical = 3376 ; free virtual = 68591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4123.141 ; gain = 481.422 ; free physical = 3376 ; free virtual = 68591
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4129.078 ; gain = 0.000 ; free physical = 3321 ; free virtual = 68535
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/dont_touch.xdc]
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_synth.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_synth.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_impl.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/packet_parser_impl.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/packet_parser_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/packet_parser_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4386.223 ; gain = 0.000 ; free physical = 3076 ; free virtual = 68288
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4402.066 ; gain = 15.844 ; free physical = 3028 ; free virtual = 68246
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4402.066 ; gain = 760.348 ; free physical = 3326 ; free virtual = 68544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4402.066 ; gain = 760.348 ; free physical = 3326 ; free virtual = 68544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_fifos_inst/xpm_fifo_sync_pkt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_fifos_inst/xpm_fifo_sync_vector. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4402.066 ; gain = 760.348 ; free physical = 3326 ; free virtual = 68544
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4402.066 ; gain = 760.348 ; free physical = 3273 ; free virtual = 68493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'hdr_seq_id_level_8_inst/level_info_out_reg[error][HeaderTooShort]' into 'hdr_seq_id_level_7_inst/level_info_out_reg[error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4765]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][InvalidIPpacket]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][NoMatch]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][PacketTooShort]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][PacketTooShort0]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][PacketTooShort1]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][ParserTimeout]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Synth 8-4471] merging register 'level_info_out_i_reg[9][error][StackOutOfBounds]' into 'level_info_out_i_reg[9][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4981]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_7_inst/level_info_out_reg[error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hdr_seq_id_level_6_inst/\level_info_out_reg[error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_out_i_reg[9][error][HeaderTooShort] )
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_8_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_8_inst/level_info_out_reg[valid][transition]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_8_inst/level_info_out_reg[valid][transition]' (FDRE) to 'hdr_seq_id_level_8_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_7_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_7_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_6_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_6_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_6_inst/level_info_out_reg[valid][transition]' (FDRE) to 'hdr_seq_id_level_6_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-3886] merging instance 'level_info_out_i_reg[9][valid][verify]' (FDRE) to 'level_info_out_i_reg[9][valid][transition]'
INFO: [Synth 8-3886] merging instance 'level_info_out_i_reg[9][valid][transition]' (FDRE) to 'level_info_out_i_reg[9][valid][length]'
INFO: [Synth 8-4471] merging register 'level_info_out_reg[error][HeaderTooShort]' into 'hdr_seq_id_state_parse_ipv4_options_inst/verify_field_reg_reg[0:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:2443]
INFO: [Synth 8-5544] ROM "hdr_seq_id_state_parse_ipv4_options_inst/length_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hdr_seq_id_level_1_inst/hdr_seq_id_state_parse_vlan_inst/state_info_reg[valid][length]' into 'hdr_seq_id_level_0_inst/hdr_seq_id_state_start_inst/state_info_reg[valid][length]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:662]
INFO: [Synth 8-4471] merging register 'hdr_seq_id_level_2_inst/hdr_seq_id_state_parse_vlan_1_inst/state_info_reg[valid][length]' into 'hdr_seq_id_level_0_inst/hdr_seq_id_state_start_inst/state_info_reg[valid][length]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:1090]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][InvalidIPpacket]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][NoMatch]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][PacketTooShort]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][PacketTooShort0]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][PacketTooShort1]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][ParserTimeout]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[2][error][StackOutOfBounds]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][HeaderTooShort]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][InvalidIPpacket]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][NoMatch]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][PacketTooShort]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][PacketTooShort0]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][PacketTooShort1]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][ParserTimeout]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[1][error][StackOutOfBounds]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][HeaderTooShort]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][InvalidIPpacket]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][NoMatch]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][PacketTooShort]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][PacketTooShort0]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][PacketTooShort1]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][ParserTimeout]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'level_info_out_reg[0][error][StackOutOfBounds]' into 'level_info_out_reg[2][error][HeaderTooShort]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4904]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[1][frame_word_count][15:0]' into 'frame_info_out_reg[2][frame_word_count][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[1][frame_bit_count][15:0]' into 'frame_info_out_reg[2][frame_bit_count][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[1][end_of_frame]' into 'frame_info_out_reg[2][end_of_frame]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[0][frame_word_count][15:0]' into 'frame_info_out_reg[2][frame_word_count][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[0][frame_bit_count][15:0]' into 'frame_info_out_reg[2][frame_bit_count][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-4471] merging register 'frame_info_out_reg[0][end_of_frame]' into 'frame_info_out_reg[2][end_of_frame]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv:4905]
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_0_inst/hdr_seq_id_state_start_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_1_inst/hdr_seq_id_state_parse_vlan_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_2_inst/hdr_seq_id_state_parse_vlan_1_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_0_inst/hdr_seq_id_state_start_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_1_inst/hdr_seq_id_state_parse_vlan_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_seq_id_level_2_inst/hdr_seq_id_state_parse_vlan_1_inst/transition_value" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/hdr_seq_id_level_0_inst/hdr_seq_id_state_start_inst/state_info_reg[valid][length]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/pipe_data_shifted_valid_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/transition_field_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/transition_field_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/transition_field_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/transition_field_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'pipe_data_shifted_reg[1][3][packet_data][504]' (FDE) to 'hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/length_field_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipe_data_shifted_reg[1][3][packet_data][505]' (FDE) to 'hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/length_field_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipe_data_shifted_reg[1][3][packet_data][506]' (FDE) to 'hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/length_field_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pipe_data_shifted_reg[1][3][packet_data][507]' (FDE) to 'hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/length_field_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_cluster_012_inst/level_info_out_reg[2][error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_3_inst/level_info_out_reg[error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_4_inst/hdr_seq_id_state_parse_ipv4_options_inst/verify_field_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdr_seq_id_level_5_inst/level_info_out_reg[error][HeaderTooShort] )
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[0][valid][verify]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[0][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[0][valid][transition]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[0][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[1][valid][verify]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[1][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[1][valid][transition]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[1][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[2][valid][verify]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[2][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[2][valid][transition]' (FDRE) to 'hdr_seq_id_level_cluster_012_inst/level_info_out_reg[2][valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_3_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_3_inst/level_info_out_reg[valid][transition]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_3_inst/level_info_out_reg[valid][transition]' (FDRE) to 'hdr_seq_id_level_3_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_4_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_4_inst/level_info_out_reg[valid][transition]'
INFO: [Synth 8-3886] merging instance 'hdr_seq_id_level_5_inst/level_info_out_reg[valid][verify]' (FDRE) to 'hdr_seq_id_level_5_inst/level_info_out_reg[valid][length]'
INFO: [Synth 8-5546] ROM "parser_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parser_error" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][0]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][0]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][1]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][1]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][2]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][2]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][3]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][3]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][4]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][4]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][5]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][5]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][6]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][6]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][7]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][7]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][8]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][8]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][9]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][9]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][10]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][10]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][11]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][11]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][12]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][12]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][13]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][13]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][14]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][14]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][15]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][15]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][16]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][16]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][17]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][17]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][18]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][18]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][19]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][19]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][20]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][20]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][21]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][21]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][22]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][22]'
INFO: [Synth 8-3886] merging instance 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_ieth_inst/state_hdr_fields_reg[ieth_r_key][23]' (FDE) to 'hdr_fld_ext_level_7_inst/hdr_fld_ext_state_parse_aeth_inst/state_hdr_fields_reg[aeth_msn][23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (payload_isvalid_reg)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][StackOutOfBounds] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][ParserTimeout] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][PacketTooShort1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][PacketTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][NoMatch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][InvalidIPpacket] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[0][error][HeaderDepthLimitExceeded] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][StackOutOfBounds] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][ParserTimeout] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][PacketTooShort1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][PacketTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][NoMatch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][InvalidIPpacket] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[1][error][HeaderDepthLimitExceeded] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][ParserTimeout] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][PacketTooShort1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][PacketTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][NoMatch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][InvalidIPpacket] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[2][error][HeaderDepthLimitExceeded] )
INFO: [Synth 8-3886] merging instance 'frame_bit_count_reg[0]' (FDRE) to 'frame_bit_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'frame_bit_count_reg[1]' (FDRE) to 'frame_bit_count_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_bit_count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][valid][length] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][verify][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\error_check_module_inst/level_info_out_reg[9][transition][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][transition][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\error_check_module_inst/level_info_out_reg[9][transition][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\error_check_module_inst/level_info_out_reg[9][transition][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\error_check_module_inst/level_info_out_reg[9][length][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][StackOutOfBounds] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][ParserTimeout] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][PacketTooShort1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][PacketTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][NoMatch] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][InvalidIPpacket] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][HeaderTooShort] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][error][HeaderDepthLimitExceeded] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_info_pipe_i_reg[0][0][offset][14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op1_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2000]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op2_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2012]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op3_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2024]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op4_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2036]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op5_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2048]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op7_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2072]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op8_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2084]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op9_out_valid_reg_reg' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2096]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table10_tbl_act_9_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1644]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table10_tbl_act_9_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1646]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op0_out_0_reg_reg[31:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][r_key_1][31:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1867]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table10_tbl_act_9_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1647]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op1_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1877]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op1_out_0_reg_reg[31:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][r_key_1][31:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1878]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op2_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1888]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op2_out_0_reg_reg[15:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][udp_dport_1][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1889]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op3_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1899]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op3_out_0_reg_reg[15:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][udp_dport_1][15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1900]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op4_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1910]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op4_out_0_reg_reg[4:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][opcode_1][4:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1911]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op5_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1921]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op5_out_0_reg_reg[31:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][r_key_1][31:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1922]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op6_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1932]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op6_out_0_reg_reg[31:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][r_key_1][31:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1933]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action2_act_1_op0_out_0_reg_reg[31:0]' into 'match_action_engine_inst/vectors_pipe_reg_s1_reg[hdr_fields][reth_r_key][31:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1705]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/vectors_pipe_reg_s1_reg[stage_crossing_signals][table10_tbl_act_9_action0_en]' into 'match_action_engine_inst/action10_act_9_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2136]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op7_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1943]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op7_out_0_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1944]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op8_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1954]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op8_out_0_reg_reg[23:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][msn_1][23:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1955]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op9_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1965]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op9_out_0_reg_reg[23:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[scalars][msn_1][23:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1966]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action2_act_1_op2_out_valid_reg_reg' into 'match_action_engine_inst/action2_act_1_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1727]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op10_out_valid_reg_reg' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1976]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action9_act_8_op10_out_0_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1977]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action2_act_1_op2_out_0_reg_reg[0:0]' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1728]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action4_act_3_op1_out_0_reg_reg[0:0]' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1775]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action5_act_4_op1_out_0_reg_reg[0:0]' into 'match_action_engine_inst/action9_act_8_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1798]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table7_tbl_act_6_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1604]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table7_tbl_act_6_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table7_tbl_act_6_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1605]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table9_tbl_act_8_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1632]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table9_tbl_act_8_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table9_tbl_act_8_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1633]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table8_tbl_act_7_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1618]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table8_tbl_act_7_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table8_tbl_act_7_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1619]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table6_tbl_act_5_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1590]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table6_tbl_act_5_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table6_tbl_act_5_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1591]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table5_tbl_act_4_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1576]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table5_tbl_act_4_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table5_tbl_act_4_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1577]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table3_tbl_act_2_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1548]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table3_tbl_act_2_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table3_tbl_act_2_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1549]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table4_tbl_act_3_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1562]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table4_tbl_act_3_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table4_tbl_act_3_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1563]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table2_tbl_act_1_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1534]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table2_tbl_act_1_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table2_tbl_act_1_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1535]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table1_tbl_act_0_action0_args_reg_reg[0:0]' into 'match_action_engine_inst/vectors_pipe_reg_s0_reg[action_en][act_9]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1520]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/table1_tbl_act_0_action0_en_reg_reg[0:0]' into 'match_action_engine_inst/table1_tbl_act_0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:1521]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/vectors_pipe_reg_s2_reg[stage_crossing_signals][table6_tbl_act_5_action0_en]' into 'match_action_engine_inst/action5_act_4_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2137]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/vectors_pipe_reg_s1_reg[stage_crossing_signals][table5_tbl_act_4_action0_en]' into 'match_action_engine_inst/action4_act_3_op0_out_valid_reg_reg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2136]
INFO: [Synth 8-4471] merging register 'match_action_engine_inst/action10_act_9_op6_out_valid_reg_reg' into 'match_action_engine_inst/vectors_pipe_reg_s2_reg[stage_crossing_signals][table10_tbl_act_9_action0_en]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv:2060]
INFO: [Synth 8-5545] ROM "f_tkeep_to_num_bytes" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "f_tkeep_to_num_bytes" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_awready driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_wready driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_bvalid driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_arready driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[31] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[30] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[28] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[27] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[26] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[25] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[23] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[22] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[21] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[20] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[19] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[18] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[17] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[16] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[15] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[14] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[13] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[12] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[11] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[10] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[9] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[8] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[7] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[6] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[5] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[4] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[3] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[2] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[1] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rdata[0] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rvalid driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design packet_parser_top__GC0 has port s_axi_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:40 . Memory (MB): peak = 4402.066 ; gain = 760.348 ; free physical = 217 ; free virtual = 61253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:06 . Memory (MB): peak = 4496.406 ; gain = 854.688 ; free physical = 130 ; free virtual = 60665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:02:16 . Memory (MB): peak = 4552.469 ; gain = 910.750 ; free physical = 139 ; free virtual = 60627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_in_pipe_reg[1][3][transition][3]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/header_sequence_identifier_inst/hdr_seq_id_level_4_inst/level_info_in_pipe_reg[1][transition][3]'
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_in_pipe_reg[1][3][transition][1]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/header_sequence_identifier_inst/hdr_seq_id_level_4_inst/level_info_in_pipe_reg[1][transition][1]'
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_in_pipe_reg[1][3][transition][2]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/header_sequence_identifier_inst/hdr_seq_id_level_4_inst/level_info_in_pipe_reg[1][transition][2]'
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_in_pipe_reg[1][3][transition][0]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/header_sequence_identifier_inst/hdr_seq_id_level_4_inst/level_info_in_pipe_reg[1][transition][0]'
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_in_pipe_reg[2][3][transition][3]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/header_sequence_identifier_inst/hdr_seq_id_level_4_inst/level_info_out_reg[transition][3]'
INFO: [Synth 8-3886] merging instance 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_out_reg[6][length][6]' (FDE) to 'inst/parser_engine_insti_1/parser_engine_inst/error_check_module_inst/level_info_out_reg[6][error][PacketTooShort1]'
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:02:31 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 144 ; free virtual = 60114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:02:39 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 128 ; free virtual = 59945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:02:39 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 128 ; free virtual = 59945
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:39 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 130 ; free virtual = 59945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:02:40 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 130 ; free virtual = 59944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:40 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 129 ; free virtual = 59944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:40 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 129 ; free virtual = 59944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    43|
|2     |LUT1     |    15|
|3     |LUT2     |   335|
|4     |LUT3     |   386|
|5     |LUT4     |   228|
|6     |LUT5     |   163|
|7     |LUT6     |  1045|
|8     |MUXF7    |   202|
|9     |MUXF8    |    96|
|10    |RAM32M16 |    19|
|11    |RAM64M   |     1|
|12    |RAM64M8  |    74|
|13    |RAM64X1S |     1|
|14    |SRL16E   |  1011|
|15    |FDRE     |  5025|
|16    |FDSE     |    47|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:40 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 125 ; free virtual = 59944
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 447 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:02:33 . Memory (MB): peak = 4580.402 ; gain = 659.758 ; free physical = 7657 ; free virtual = 68046
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:02:44 . Memory (MB): peak = 4580.402 ; gain = 938.684 ; free physical = 7654 ; free virtual = 68046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4580.402 ; gain = 0.000 ; free physical = 7627 ; free virtual = 68031
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4669.102 ; gain = 0.000 ; free physical = 7436 ; free virtual = 67891
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 74 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete, checksum: b5d5c6cf
INFO: [Common 17-83] Releasing license: Synthesis
335 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:59 . Memory (MB): peak = 4669.102 ; gain = 1934.938 ; free physical = 7575 ; free virtual = 68251
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/packet_parser.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP packet_parser, cache-ID = 599e9954d29290e1
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/packet_parser_synth_1/packet_parser.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file packet_parser_utilization_synth.rpt -pb packet_parser_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:56:28 2024...
[Fri Nov  1 19:56:51 2024] packet_parser_synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:21 ; elapsed = 00:04:15 . Memory (MB): peak = 2972.977 ; gain = 0.000 ; free physical = 8223 ; free virtual = 71305
INFO: packet_parser is generated
## set rdma rdma_core
## create_ip -name ernic -vendor xilinx.com -library ip -version 3.1 -module_name $rdma -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.C_NUM_QP {32} 
##     CONFIG.C_S_AXI_LITE_ADDR_WIDTH {32}
##     CONFIG.C_M_AXI_ADDR_WIDTH {64} 
##     CONFIG.C_EN_DEBUG_PORTS {1} 
##     CONFIG.C_MAX_WR_RETRY_DATA_BUF_DEPTH {2048} 
##     CONFIG.C_EN_INITIATOR_LITE {1} 
## } [get_ips $rdma]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rdma_core'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rdma_core'...
WARNING: [IP_Flow 19-650] IP license key 'ernic@2021.06' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'ernic@2021.06' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rdma_core'...
WARNING: [IP_Flow 19-650] IP license key 'ernic@2021.06' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'ernic@2021.06' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rdma_core'...
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2972.977 ; gain = 0.000 ; free physical = 7987 ; free virtual = 71195
[Fri Nov  1 19:57:14 2024] Launched rdma_core_synth_1...
Run output will be captured here: /home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/rdma_core_synth_1/runme.log
[Fri Nov  1 19:57:14 2024] Waiting for rdma_core_synth_1 to finish...

*** Running vivado
    with args -log rdma_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rdma_core.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source rdma_core.tcl -notrace
Command: synth_design -top rdma_core -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1320113
WARNING: [Synth 8-2507] parameter declaration becomes local in ernic_v3_1_1 with formal parameter declaration list [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:49782]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3932.316 ; gain = 295.797 ; free physical = 4189 ; free virtual = 68466
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rdma_core' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/synth/rdma_core.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (1#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (3#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (3#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (4#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (6#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (7#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (8#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (8#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (8#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1884]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (8#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (9#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (9#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (10#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (10#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (10#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:757]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (11#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (12#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (13#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (13#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (13#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (13#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized0' (13#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (14#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (14#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (17#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (17#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (18#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (20#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (21#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (22#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized4' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized5' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized6' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (24#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (25#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (25#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (25#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized1' (25#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8641]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized7' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized4' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized8' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized14' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized8' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized9' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized15' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized15' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized9' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized6' (26#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized10' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized16' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized16' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized10' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized7' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized8' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized11' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized17' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized17' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized11' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized8' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized18' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized18' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized9' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized12' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized19' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized19' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized12' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized9' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized20' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized20' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized21' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized21' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized13' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized22' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized22' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized13' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized2' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2343]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized23' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized23' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized24' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized24' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized25' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized25' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (34#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized10' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized14' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized26' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized26' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized14' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized10' (36#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[1] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2377]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[1] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2377]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2325]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 512 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2627]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (52#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2627]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (52#1) [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base__parameterized66 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4794.160 ; gain = 1157.641 ; free physical = 3537 ; free virtual = 67898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 4806.035 ; gain = 1169.516 ; free physical = 3720 ; free virtual = 68077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 4806.035 ; gain = 1169.516 ; free physical = 3720 ; free virtual = 68077
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4806.035 ; gain = 0.000 ; free physical = 3361 ; free virtual = 67719
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/rdma_core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/rdma_core_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/rdma_core_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/rdma_core_synth_1/dont_touch.xdc]
Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/rdma_core_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/rdma_core_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axil.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rdma_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rdma_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 177 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5409.836 ; gain = 0.000 ; free physical = 2767 ; free virtual = 67139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5409.836 ; gain = 0.000 ; free physical = 2765 ; free virtual = 67138
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:30 . Memory (MB): peak = 5409.836 ; gain = 1773.316 ; free physical = 3645 ; free virtual = 68018
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'req_hdr_buf_fsm_cs_reg' in module 'ernic_v3_1_1_cmac_rx_intf'
INFO: [Synth 8-802] inferred FSM for state register 'rsp_hdr_buf_fsm_cs_reg' in module 'ernic_v3_1_1_cmac_rx_intf'
INFO: [Synth 8-802] inferred FSM for state register 'hv_fsm_cs_reg' in module 'ernic_v3_1_1_rx_req_hdr_val_sv'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wchnl_cs_reg' in module 'ernic_v3_1_1_rx_req_axi_mstr'
INFO: [Synth 8-802] inferred FSM for state register 'hv_fsm_cs_reg' in module 'ernic_v3_1_1_rx_rsp_hdr_val'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wchnl_cs_reg' in module 'ernic_v3_1_1_rx_rsp_axi_mstr'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'init_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top'
INFO: [Synth 8-802] inferred FSM for state register 'push_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top'
INFO: [Synth 8-802] inferred FSM for state register 'pop_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'cqe_proc_cs_reg' in module 'ernic_v3_1_1_resp_handler_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'init_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'push_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'pop_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'curr_st_reg' in module 'ernic_v3_1_1_resp_handler_timer'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized17__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'retry_cs_reg' in module 'ernic_v3_1_1_qp_mgr_retransmit'
INFO: [Synth 8-802] inferred FSM for state register 'init_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'push_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'pop_curr_st_reg' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'ernic_v3_1_1_icrc_rocev2_512b_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'RD_RESP.hdr_gen_cs_reg' in module 'ernic_v3_1_1_wqe_proc_hdr_gen'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'axis_data_ctrl_ps_reg' in module 'ernic_v3_1_1_wqe_proc_dma'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             RD_DMA_FIFO |                              001 |                              100
    CHK_CMAC_PROG_FULL_2 |                              010 |                              101
           CHK_PFC_ERNIC |                              011 |                              110
           RD_ERNIC_FIFO |                              100 |                              001
    CHK_CMAC_PROG_FULL_1 |                              101 |                              010
             CHK_PFC_DMA |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ernic_v3_1_1_flow_ctrl_mgr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'ernic_v3_1_1_icrc_rocev2_512b_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'req_hdr_buf_fsm_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_cmac_rx_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsp_hdr_buf_fsm_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_cmac_rx_intf'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           HV_IDLE_STATE |                               00 |                               00
         HV_HDRVAL_STATE |                               01 |                               01
          HV_WRITE_STATE |                               10 |                               10
            HV_ERR_STATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hv_fsm_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_rx_req_hdr_val_sv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wchnl_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_rx_req_axi_mstr'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized11:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized12:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE2 |                              101 |                              110
                 iSTATE5 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hv_fsm_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_rx_rsp_hdr_val'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized8'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xpm_memory_base__parameterized15:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wchnl_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_rx_rsp_axi_mstr'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized16:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized10'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized17:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized11'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized18:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=29) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized12'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized20:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized22:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=124) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized13'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized24:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "xpm_memory_base__parameterized25:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized25:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                              001 |                               00
                 INIT_WR |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  POP_RD |                               00 |                               00
                 iSTATE0 |                               11 |                               10
                 POP_MOD |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pop_curr_st_reg' using encoding 'sequential' in module 'ernic_v3_1_1_q_mgr_init_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PUSH_RD |                             0001 |                               00
                 iSTATE0 |                             1000 |                               01
                PUSH_MOD |                             0010 |                               10
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'push_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized26:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized14'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized27:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=50) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CQE_IDLE |                              000 |                              000
             GET_QP_CONF |                              001 |                              001
                WAIT_CFG |                              010 |                              010
               GEN_TRANS |                              011 |                              011
         WAIT_TRANS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cqe_proc_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_resp_handler_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                              001 |                               00
                 INIT_WR |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  POP_RD |                               00 |                               00
                 iSTATE0 |                               11 |                               10
                 POP_MOD |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pop_curr_st_reg' using encoding 'sequential' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PUSH_RD |                             0001 |                               00
                 iSTATE0 |                             1000 |                               01
                PUSH_MOD |                             0010 |                               10
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'push_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized0'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized28:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized16'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized29:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "xpm_memory_base__parameterized29:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized29:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_CNTR |                              001 |                              000
                MOD_CNTR |                              010 |                              010
                  iSTATE |                              100 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_resp_handler_timer'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized30:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=35) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized17__xdcDup__1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized31:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized18'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized32:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__5'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized19'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__6'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized17'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized33:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=34) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized20'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized34:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized34:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized35:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized35:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "xpm_memory_base__parameterized36:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized36:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "xpm_memory_base__parameterized37:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized37:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 27 for RAM "xpm_memory_base__parameterized38:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized38:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 30 for RAM "xpm_memory_base__parameterized39:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized39:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized40:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized40:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized41:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized41:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "xpm_memory_base__parameterized42:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized42:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "xpm_memory_base__parameterized43:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized43:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized44:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized44:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized45:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized45:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized46:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized46:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized47:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized47:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized48:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized48:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized49:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized49:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "xpm_memory_base__parameterized50:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized50:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "xpm_memory_base__parameterized51:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized51:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized52:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized21'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized53:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized54:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0101 |                             0000
            HALT_PROCESS |                             1000 |                             0001
                GET_CONF |                             0111 |                             0010
                UPD_CONF |                             0110 |                             0011
         CLEAN_SWQE_FIFO |                             0001 |                             0100
                POP_SWQE |                             0100 |                             0101
              CHECK_SWQE |                             0011 |                             0111
             WQE_DROPPED |                             0000 |                             1000
               PUSH_SWQE |                             0010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'retry_cs_reg' using encoding 'sequential' in module 'ernic_v3_1_1_qp_mgr_retransmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  POP_RD |                             0001 |                               00
                 iSTATE0 |                             1000 |                               10
                 POP_MOD |                             0010 |                               01
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pop_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PUSH_RD |                             0001 |                               00
                 iSTATE0 |                             1000 |                               01
                PUSH_MOD |                             0010 |                               10
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'push_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                              001 |                               00
                 INIT_WR |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_curr_st_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_q_mgr_init_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'ernic_v3_1_1_icrc_rocev2_512b_tx'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized22'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base__parameterized56:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xpm_memory_base__parameterized56:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "xpm_memory_base__parameterized56:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized23'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 11 for RAM "xpm_memory_base__parameterized57:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000010 |                             0000
                  RD_WQE |                       1000000000 |                             0001
               RD_Q_INFO |                       0100000000 |                             0010
              ILL_OPCODE |                       0000000100 |                             0111
                  iSTATE |                       0000001000 |                             1111
                   WAIT0 |                       0000100000 |                             0011
               IP_CHKSUM |                       0010000000 |                             0100
                 HDR_GEN |                       0001000000 |                             0101
                 HDR_STO |                       0000010000 |                             0110
                DROP_WQE |                       0000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RD_RESP.hdr_gen_cs_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_wqe_proc_hdr_gen'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized59:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized60:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=77) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized61:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized61:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized61:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized62:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized26'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized63:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             WRITE_HDR_1 |                              001 |                               00
             WRITE_HDR_2 |                              100 |                               01
              WRITE_DATA |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_data_ctrl_ps_reg' using encoding 'one-hot' in module 'ernic_v3_1_1_wqe_proc_dma'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "xpm_memory_base__parameterized64:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized64:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized65:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized65:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized65:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized65:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized66:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized66:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized66:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized66:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized67:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized67:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "xpm_memory_base__parameterized67:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized67:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:31 . Memory (MB): peak = 5409.836 ; gain = 1773.316 ; free physical = 230 ; free virtual = 60899
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/non_roce_rx_xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awid[0] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[11] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[10] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[9] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[8] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[7] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[6] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awuser[5] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awlen[7] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awsize[2] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awsize[1] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awsize[0] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awburst[0] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awcache[1] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awcache[0] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_awlock driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arid[0] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[63] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[62] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[61] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[60] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[59] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[58] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[57] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[56] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[55] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[54] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[53] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[52] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[51] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[50] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[49] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[48] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[47] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[46] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[45] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[44] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[43] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[42] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[41] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[40] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[39] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[38] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[37] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[36] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[35] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[34] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[33] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[32] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[31] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[30] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[29] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[28] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[27] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[26] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[25] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[24] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[23] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[22] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[21] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[20] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[19] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[18] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[17] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[16] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[15] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[14] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[13] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[12] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[11] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[10] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[9] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[8] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[7] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[6] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[5] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[4] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[3] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[2] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[1] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_araddr[0] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[7] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[6] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[5] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[4] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[3] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[2] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[1] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arlen[0] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arsize[2] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design ernic_v3_1_1_rx_req_axi_mstr has port m_axi_arburst[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("\ieth_immdt_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\axi_awchnl_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\axi_wchnl_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\post_axi_tnfr_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "u_rx_req_hdr_val/\xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_rx_req_hdr_val/\xpm_memory_rq_buf_offset/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_7]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_7]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_16]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_16]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_17]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_17]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_19]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_19]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_27_24][3:0]' into 'c2d_reg[error_syndrome][bit_23_20][3:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_27_24][3:0]' into 'c3d_reg[c2d][error_syndrome][bit_23_20][3:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_28]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_28]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-4471] merging register 'c2d_reg[error_syndrome][bit_29]' into 'c2d_reg[error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:6819]
INFO: [Synth 8-4471] merging register 'c3d_reg[c2d][error_syndrome][bit_29]' into 'c3d_reg[c2d][error_syndrome][bit_1]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:7776]
INFO: [Synth 8-5587] ROM size for "pkt_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "pkt_type" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "qp_pmtu_decoded" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_rx_req_hdr_val/\xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_rx_req_hdr_val/\xpm_memory_rq_buf_offset/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\pkt_id_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/ip_ecn_chk_fail_r_reg)
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][0]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][1]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][1]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][2]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][2]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][3]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][3]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][4]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][4]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][5]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][5]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][6]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][6]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][7]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][7]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][8]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][8]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][9]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][9]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][10]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][10]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][11]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][11]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][12]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][12]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][13]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][13]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][14]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][14]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][15]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][15]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][16]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][16]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][17]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][17]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][18]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][18]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][19]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][19]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][20]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][20]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][21]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][21]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][22]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][22]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][23]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][23]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][24]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][24]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][25]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][25]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][26]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][26]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][27]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][27]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][28]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][28]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][29]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][29]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[pkt_id][30]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[pkt_id][31]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][93]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][29]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][94]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][95]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][31]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][90]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][26]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][91]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][27]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][92]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][28]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][87]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][23]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][88]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][24]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][89]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][25]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][84]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][20]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][85]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][21]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][86]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][22]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][81]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][17]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][82]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][18]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][83]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][19]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][78]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][14]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][79]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][15]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][80]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][16]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][75]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][11]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][76]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][12]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][77]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][13]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][72]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][8]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][73]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][9]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][74]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][10]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][69]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][5]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][70]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][6]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][71]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][7]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][66]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][2]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][67]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][3]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][68]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][4]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][64]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][0]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c1d_reg[ipv6_src_addr][65]' (FDRE) to 'u_rx_req_hdr_val/c1d_reg[ipv4_src_addr][1]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[error_syndrome][ip_ecn_chk_fail]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[qp_pmtu_decoded][7]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][0]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][3]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][1]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][3]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][2]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[error_syndrome][bit_23_20][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c2d_reg[error_syndrome][bit_23_20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c2d_reg[error_syndrome][bit_1] )
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][0]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][1]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][2]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][3]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][4]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][5]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][6]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][7]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][8]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][9]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][10]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][11]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][12]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][13]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][14]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][15]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][16]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][17]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][18]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][19]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][20]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][21]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][22]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][23]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][24]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][25]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][26]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][27]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][28]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][29]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][30]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[c1d][pkt_id][31]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c3d_reg[c2d][qp_pmtu_decoded][7]' (FDRE) to 'u_rx_req_hdr_val/c3d_reg[c2d][error_syndrome][ip_ecn_chk_fail]'
INFO: [Synth 8-3886] merging instance 'u_rx_req_hdr_val/c2d_reg[qp_pmtu_decoded][0]' (FDRE) to 'u_rx_req_hdr_val/c2d_reg[qp_pmtu_decoded][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c2d_reg[qp_pmtu_decoded][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\in_err_sts_code_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_ob_rsp_aeth_syndrome_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c1d_reg[pkt_id][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][qp_pmtu_decoded][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][ip_ecn_chk_fail] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][bit_23_20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][bit_23_20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][bit_23_20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][bit_23_20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][error_syndrome][bit_1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c2d_reg[c1d][pkt_id][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\o_rd_req_pmtu_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_reg_pipe_1/dout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_req_hdr_val/\c3d_reg[c2d][c1d][pkt_id][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_reg_pipe_1/dout_reg[178] )
INFO: [Synth 8-6904] The RAM "u_rx_rsp_hdr_val/\xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_rx_rsp_hdr_val/\xpm_memory_rdrsp_len_remain/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "qp_pmtu_decoded" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_rx_rsp_hdr_val/\xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_rx_rsp_hdr_val/\xpm_memory_rdrsp_len_remain/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_rsp_hdr_val/\qp_pmtu_decoded_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_rsp_hdr_val/\pkt_id_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_rsp_hdr_val/ip_ecn_chk_fail_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rx_rsp_hdr_val/\pkt_id_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_reg_pipe_2/dout_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_reg_pipe_err_data/dout_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("\u_cmac_rx_intf/req_pkt_desc_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\u_cmac_rx_intf/rsp_pkt_desc_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("\axi_awchnl_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\axi_wchnl_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\post_axi_tnfr_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\post_axi_tnfr_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\crc_out_r_reg[255] )
DSP Report: Generating DSP o_free_block_addr, operation Mode is: A*B.
DSP Report: operator o_free_block_addr is absorbed into DSP o_free_block_addr.
INFO: [Synth 8-5544] ROM "max_pmtu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_pmtu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-7124] RAM ("inst_data_buf_blk_alloc/\inst_init_fifo/inst_dcmd_tbl_bram /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 11 for RAM "inst_data_buf_blk_alloc/\inst_init_fifo/inst_dcmd_tbl_bram /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3332] Sequential element (FSM_onehot_RD_RESP.hdr_gen_cs_reg[3]) is unused and will be removed from module ernic_v3_1_1_wqe_proc_hdr_gen.
INFO: [Synth 8-5587] ROM size for "data_d1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "data_d1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "\WR_DATA_BUF.wr_retry_data_ptr_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\WR_DATA_BUF.wr_retry_data_ptr_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "\WR_DATA_BUF.wr_retry_data_ptr_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_0.axi_req_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=77) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_2.axi_len_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_3.hdr_req_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' into 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:25845]
INFO: [Synth 8-4471] merging register 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' into 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:25845]
INFO: [Synth 8-4471] merging register 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' into 'EN_RD_WR_MIDDLE.i_bres_dest_qpid_r_reg[4:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:25845]
RAM ("\buf_mgr_inst/sgl_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "\buf_mgr_inst/hdr_buffer_xpm /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_0.axi_req_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=77) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("\dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "'.
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_2.axi_len_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dma_inst/XPM_16_3_3.hdr_req_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("ack_buf_inst/\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("ack_buf_inst/\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "ack_buf_inst/\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-6794] RAM ("\dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"\dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "'.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
WARNING: [Synth 8-5790] Small sized RAM "ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram_wr_data_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram_wr_data_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram_wr_data_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\EN_RD_WR_MIDDLE.dup_rd_req_bram_wr_data_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\aeth_bram_wr_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_mgr_inst/genblk2.buf_mgr_cs_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ack_buf_inst/\EN_RD_WR_MIDDLE.rd_req_bram_wr_data_reg[31] )
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /u_data_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=29) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=29) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /u_data_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\send_cq_db_axis_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=124) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_osq_manager/\enable_wr_addr.u_wr_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_osq_manager/\enable_rd_addr.u_rd_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_resp_handler_fsm/u_cqe_proc_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_resp_handler_fsm/u_retry_proc_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=50) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'rewrite_sq_ptr_ff_reg[15:0]' into 'rewrite_sq_ptr_ff_reg[15:0]' [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/hdl/ernic_v3_1_rfs.sv:40452]
DSP Report: Generating DSP data_buf_addr0, operation Mode is: A*B2.
DSP Report: register cqe_proc_data_bufid_reg is absorbed into DSP data_buf_addr0.
DSP Report: operator data_buf_addr0 is absorbed into DSP data_buf_addr0.
INFO: [Synth 8-6904] The RAM "inst_mpsnbuf_manager/\enable_wr_addr.u_wr_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_mpsnbuf_manager/\enable_rd_addr.u_rd_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_timer/u_wqe_reload/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_timer/u_rnr_reload/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_psn /u_data_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=29) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=29) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ackanacked_psn_move_to_mem.u_acknacked_msn /u_data_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_xpm_max_psn_q/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\send_cq_db_axis_fifo/xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=124) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_xpm_osq/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "inst_osq_manager/\enable_wr_addr.u_wr_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_osq_manager/\enable_rd_addr.u_rd_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst_resp_handler_fsm/u_cqe_proc_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_resp_handler_fsm/u_retry_proc_fifo/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=50) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_mpsnbuf_manager/\enable_wr_addr.u_wr_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_mpsnbuf_manager/\enable_rd_addr.u_rd_addr_mem /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst_timer/u_wqe_reload/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_timer/u_rnr_reload/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrpp1_inst/count_value_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ackanacked_psn_move_to_mem.u_acknacked_psn /\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo /xpm_fifo_base_inst/\wrp_inst/count_value_i_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_130) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_132) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_134) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_136) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_138) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_140) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_142) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_144) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_146) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_148) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_150) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_152) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_154) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_156) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_158) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_160) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_162) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_164) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_166) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_168) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_170) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_172) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_174) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_176) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_178) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_180) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_182) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_184) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_186) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_188) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_190) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_192) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_194) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_196) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_198) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_200) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_202) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_204) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_206) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_208) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_210) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_212) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_214) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_216) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_218) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_220) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_222) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_224) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_226) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_228) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_230) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_232) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_234) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_236) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_238) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_240) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_242) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_244) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_246) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_248) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_250) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_252) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_254) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_256) is unused and will be removed from module xpm_memory_base__parameterized29.
WARNING: [Synth 8-3332] Sequential element (i_258) is unused and will be removed from module xpm_memory_base__parameterized29.
INFO: [Synth 8-6904] The RAM "inst_rnic_config/u_db_update_curr_sqptr/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_xpm_duplicate_curr_sqptr/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/u_db_update_sq_pidb/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_xpm_duplicate_sq_pidb/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "xrnic_conf_xrnic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xrnic_adv_conf_sw_override" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roce_pause_on_offset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "non_roce_pause_on_offset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfc_en_roce_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_xrnic_addr_lsb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_xrnic_addr_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error_corrupt_conf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_hdr_buf_sz_num_hdrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_sgl_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_sgl_buf_sz_num_sgls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bypass_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bypass_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv4_xrnic_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "connect_io_qp_rq_pi_db_wptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_err_pkt_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_err_pkt_buf_msb_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resp_err_pkt_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pkt_hndl_dbg_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_cnp_pkt_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "intr_en_pkt_valdn_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cycle_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_rd_resp_cnt_per_sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_rd_req_cnt_per_sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_intr_sts_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_conf_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cq_intr_sts_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnp_schd_sts_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_adv_conf_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_rq_ba_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_sq_ba_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_cq_ba_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_rq_ba_msb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_sq_ba_msb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_cq_ba_msb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_rq_wrptrdb_add_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_rq_wrptrdb_add_msb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_sq_cmpldb_add_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_sq_cmpldb_add_msb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_rq_cidb_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_q_depth_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_last_rq_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_dest_qpid_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_timeout_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_mac_remote_addrl_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_mac_remote_addrm_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_ip_remote_addr1_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_ip_remote_addr2_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_ip_remote_addr3_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_ip_remote_addr4_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_stat_ssn_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_stat_msn_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qp_pd_num_bram_wen_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xrnic_conf_xrnic_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xrnic_adv_conf_sw_override" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roce_pause_on_offset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "non_roce_pause_on_offset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfc_en_roce_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_xrnic_addr_lsb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_xrnic_addr_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv6_xrnic_addr4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error_corrupt_conf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_hdr_buf_sz_num_hdrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_sgl_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_sgl_buf_sz_num_sgls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bypass_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bypass_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rq_err_pkt_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipv4_xrnic_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_errsts_q_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in_errsts_q_sz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_ba" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_ba_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_buf_sz_num_bufs" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "u_i_osq_pop/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_i_wqe_dropped/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_retransmit_wqe_droppped/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_rq_ba_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_sq_ba_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_cq_ba_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_rq_wrptrdb_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_sq_cmpldb_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst_rnic_config/inst_pd_number_qp_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst_rnic_config/inst_pd_number_qp_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_pd_number_qp_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_conf_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_replica_qp_conf_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_adv_conf_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=30) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_rq_ba_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_sq_ba_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_cq_ba_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_rq_wrptrdb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst_rnic_config/inst_qp_sq_cmpldb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
RAM ("inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
RAM ("inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/i_0/i_0/gen_wr_a.gen_word_narrow.mem_reg_0_255_3_3 from module extram__88 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/i_0/i_0/gen_wr_a.gen_word_narrow.mem_reg_0_255_2_2 from module extram__88 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/i_0/i_0/gen_wr_a.gen_word_narrow.mem_reg_0_255_2_2 from module extram__88 due to constant propagation
INFO: [Synth 8-3332] Sequential element (FSM_onehot_pop_curr_st_reg[3]) is unused and will be removed from module ernic_v3_1_1_q_mgr_init_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_pop_curr_st_reg[2]) is unused and will be removed from module ernic_v3_1_1_q_mgr_init_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_push_curr_st_reg[3]) is unused and will be removed from module ernic_v3_1_1_q_mgr_init_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_push_curr_st_reg[2]) is unused and will be removed from module ernic_v3_1_1_q_mgr_init_top__parameterized1.
RAM ("inst_flow_ctrl_mgr/dma_xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst_flow_ctrl_mgr/ernic_xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst_flow_ctrl_mgr/cmac_xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module ernic_v3_1_1_reg_slice__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module ernic_v3_1_1_reg_slice__2.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module ernic_v3_1_1_reg_slice__3.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module ernic_v3_1_1_reg_slice__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:43 . Memory (MB): peak = 5409.836 ; gain = 1773.316 ; free physical = 338 ; free virtual = 60519
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:04:05 . Memory (MB): peak = 5409.836 ; gain = 1773.316 ; free physical = 165 ; free virtual = 59933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5556] The block RAM "inst/\wqe_proc_top_inst/dre_inst /\WR_DATA_BUF.wr_retry_data_ptr_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "inst/\wqe_proc_top_inst/dre_inst /\WR_DATA_BUF.wr_retry_data_ptr_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:05:16 . Memory (MB): peak = 5409.836 ; gain = 1773.316 ; free physical = 123 ; free virtual = 59525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_inst/hdr_gen_inst/inst_data_buf_blk_alloc/inst_init_fifo/inst_dcmd_tbl_bram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf_qpid/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_rsp_hdr_buf_qpid/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_4/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.dup_rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.dup_rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.dup_rd_req_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wqe_proc_top_insti_8/wqe_proc_top_inst/ack_buf_inst/hdr_ptr_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized11__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized11__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized11__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized11__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized11__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized11__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized11__5.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized11__5.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_resp_handler/inst_timer/u_per_qp_counter/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_qp_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_qp_mgr/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rx_pkt_handleri_3/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:40 ; elapsed = 00:06:20 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 161 ; free virtual = 57339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tstrb[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tkeep[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tid[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tdest[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst:s_axis_tuser[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_flow_ctrl_mgr/dma_xpm_fifo_axis_inst:s_axis_tuser[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst_flow_ctrl_mgr/cmac_xpm_fifo_axis_inst:s_axis_tuser[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:53 ; elapsed = 00:06:42 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 125 ; free virtual = 57290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:55 ; elapsed = 00:06:44 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 129 ; free virtual = 57291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:05 ; elapsed = 00:06:55 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 146 ; free virtual = 57288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:05 ; elapsed = 00:06:55 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 146 ; free virtual = 57288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:11 ; elapsed = 00:07:01 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 124 ; free virtual = 57248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:12 ; elapsed = 00:07:01 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 124 ; free virtual = 57241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   886|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|5     |DSP_C_DATA      |     2|
|6     |DSP_MULTIPLIER  |     2|
|7     |DSP_M_DATA      |     2|
|8     |DSP_OUTPUT      |     2|
|10    |DSP_PREADD      |     2|
|11    |DSP_PREADD_DATA |     2|
|12    |LUT1            |   798|
|13    |LUT2            |  6431|
|14    |LUT3            | 11473|
|15    |LUT4            |  6550|
|16    |LUT5            |  6938|
|17    |LUT6            | 20787|
|18    |MUXF7           |   558|
|19    |MUXF8           |    86|
|20    |RAM16X1D        |   398|
|21    |RAM256X1D       |    10|
|22    |RAM32M          |    13|
|23    |RAM32M16        |    51|
|24    |RAM32X1D        |   847|
|25    |RAM32X1S        |   208|
|26    |RAMB18E2        |    25|
|36    |RAMB36E2        |   128|
|50    |SRL16E          |   580|
|51    |URAM288         |    16|
|52    |FDRE            | 45120|
|53    |FDSE            |   758|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:12 ; elapsed = 00:07:02 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 120 ; free virtual = 57243
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1849 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:06:44 . Memory (MB): peak = 5413.758 ; gain = 1173.438 ; free physical = 6812 ; free virtual = 67401
Synthesis Optimization Complete : Time (s): cpu = 00:05:17 ; elapsed = 00:07:14 . Memory (MB): peak = 5413.758 ; gain = 1777.238 ; free physical = 6810 ; free virtual = 67403
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5413.758 ; gain = 0.000 ; free physical = 6607 ; free virtual = 67271
INFO: [Netlist 29-17] Analyzing 3059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5433.848 ; gain = 0.000 ; free physical = 6422 ; free virtual = 67123
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1529 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 398 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 51 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 847 instances
  RAM32X1S => RAM32X1S (RAMS32): 208 instances

Synth Design complete, checksum: e6154b80
INFO: [Common 17-83] Releasing license: Synthesis
1324 Infos, 582 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:46 ; elapsed = 00:07:48 . Memory (MB): peak = 5433.848 ; gain = 2739.273 ; free physical = 6714 ; free virtual = 67624
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/rdma_core_synth_1/rdma_core.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5465.863 ; gain = 32.016 ; free physical = 6290 ; free virtual = 67665
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5465.863 ; gain = 0.000 ; free physical = 6136 ; free virtual = 67632
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rdma_core, cache-ID = c958aab3b2450b7a
INFO: [Coretcl 2-1174] Renamed 718 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gexl/Desktop/test2/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/rdma_core_synth_1/rdma_core.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5465.863 ; gain = 0.000 ; free physical = 6014 ; free virtual = 67632
INFO: [runtcl-4] Executing : report_utilization -file rdma_core_utilization_synth.rpt -pb rdma_core_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5465.863 ; gain = 0.000 ; free physical = 5842 ; free virtual = 67647
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 20:06:56 2024...
[Fri Nov  1 20:07:17 2024] rdma_core_synth_1 finished
wait_on_runs: Time (s): cpu = 00:07:37 ; elapsed = 00:10:04 . Memory (MB): peak = 2996.953 ; gain = 0.000 ; free physical = 7575 ; free virtual = 71145
INFO: rdma_core is generated
# puts "INFO: All IPs required for simulation are generated"
INFO: All IPs required for simulation are generated
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 20:07:18 2024...
