Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/21.1/questa_fse/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off relogio -c relogio --vector_source="C:/Users/nicolas/Desktop/DesComp/Projeto-1/Waveform.vwf" --testbench_file="C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Nov  5 00:52:02 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off relogio -c relogio --vector_source=C:/Users/nicolas/Desktop/DesComp/Projeto-1/Waveform.vwf --testbench_file=C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/Waveform.vwf.vht
Info (119006): Selected device 5CEBA4F23C7 for design "relogio"

g (201005): Ignoring output pin "HEX1[4]" in vector source file when writing test bench files

 Ignoring output pin "LEDR[6]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/" relogio -c relogio

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Nov  5 00:52:04 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/ relogio -c relogio
Info (119006): Selected device 5CEBA4F23C7 for design "relogio"
Info (204019): Generated file relogio.vho in folder "C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 9056 megabytes
    Info: Processing ended: Sat Nov  5 00:52:05 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/relogio.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/21.1/questa_fse/win64/vsim -c -do relogio.do

Reading pref.tcl


# 2021.2


# do relogio.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 00:52:06 on Nov 05,2022
# vcom -work work relogio.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Loading package altera_lnsim_components

# -- Loading package cyclonev_atom_pack

# -- Loading package cyclonev_components

# -- Compiling entity relogio

# -- Compiling architecture structure of relogio

# End time: 00:52:06 on Nov 05,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 00:52:06 on Nov 05,2022
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity relogio_vhd_vec_tst

# -- Compiling architecture relogio_arch of relogio_vhd_vec_tst

# End time: 00:52:06 on Nov 05,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.relogio_vhd_vec_tst 
# Start time: 00:52:06 on Nov 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.relogio_vhd_vec_tst(relogio_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.relogio(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#259
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#270
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#260
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#267
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#50
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#122
# Loading altera.dffeas(vital_dffeas)#2
# Loading altera.dffeas(vital_dffeas)#3
# Loading altera.dffeas(vital_dffeas)#4
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#138
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#170
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#144

# after#35

# End time: 00:52:12 on Nov 05,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/nicolas/Desktop/DesComp/Projeto-1/Waveform.vwf...

Reading C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/relogio.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/nicolas/Desktop/DesComp/Projeto-1/simulation/qsim/relogio_20221105005212.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.