
sterownik_plyta_glowna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077f8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080079bc  080079bc  000089bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bdc  08007bdc  00009490  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bdc  08007bdc  00008bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007be4  08007be4  00009490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007be4  08007be4  00008be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007be8  08007be8  00008be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000490  20000000  08007bec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b48  20000490  0800807c  00009490  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  0800807c  00009fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009490  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b8d  00000000  00000000  000094c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eff  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  00023f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f33  00000000  00000000  00025330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ef8  00000000  00000000  00026263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc11  00000000  00000000  0004a15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0e2e  00000000  00000000  00066d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137b9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005104  00000000  00000000  00137be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0013cce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000490 	.word	0x20000490
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080079a4 	.word	0x080079a4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000494 	.word	0x20000494
 8000200:	080079a4 	.word	0x080079a4

08000204 <strcmp>:
 8000204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	2a01      	cmp	r2, #1
 800020e:	bf28      	it	cs
 8000210:	429a      	cmpcs	r2, r3
 8000212:	d0f7      	beq.n	8000204 <strcmp>
 8000214:	1ad0      	subs	r0, r2, r3
 8000216:	4770      	bx	lr

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	@ 0x28
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]
 800055a:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000568:	4b5e      	ldr	r3, [pc, #376]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800056a:	4a5f      	ldr	r2, [pc, #380]	@ (80006e8 <MX_ADC1_Init+0x1a4>)
 800056c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800056e:	4b5d      	ldr	r3, [pc, #372]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000570:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000574:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000576:	4b5b      	ldr	r3, [pc, #364]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800057c:	4b59      	ldr	r3, [pc, #356]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800057e:	2201      	movs	r2, #1
 8000580:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000582:	4b58      	ldr	r3, [pc, #352]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000584:	2201      	movs	r2, #1
 8000586:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000588:	4b56      	ldr	r3, [pc, #344]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800058a:	2200      	movs	r2, #0
 800058c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000590:	4b54      	ldr	r3, [pc, #336]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000592:	2200      	movs	r2, #0
 8000594:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000596:	4b53      	ldr	r3, [pc, #332]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000598:	4a54      	ldr	r2, [pc, #336]	@ (80006ec <MX_ADC1_Init+0x1a8>)
 800059a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800059c:	4b51      	ldr	r3, [pc, #324]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005a2:	4b50      	ldr	r3, [pc, #320]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005a4:	2208      	movs	r2, #8
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005a8:	4b4e      	ldr	r3, [pc, #312]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005b0:	4b4c      	ldr	r3, [pc, #304]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005b6:	484b      	ldr	r0, [pc, #300]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005b8:	f002 fb84 	bl	8002cc4 <HAL_ADC_Init>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 80005c2:	f001 f929 	bl	8001818 <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80005c6:	4b4a      	ldr	r3, [pc, #296]	@ (80006f0 <MX_ADC1_Init+0x1ac>)
 80005c8:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4840      	ldr	r0, [pc, #256]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80005e4:	f002 ffb4 	bl	8003550 <HAL_ADC_AnalogWDGConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80005ee:	f001 f913 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80005fa:	2302      	movs	r3, #2
 80005fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fe:	463b      	mov	r3, r7
 8000600:	4619      	mov	r1, r3
 8000602:	4838      	ldr	r0, [pc, #224]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000604:	f002 fe82 	bl	800330c <HAL_ADC_ConfigChannel>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800060e:	f001 f903 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000612:	2302      	movs	r3, #2
 8000614:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000616:	2302      	movs	r3, #2
 8000618:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061a:	463b      	mov	r3, r7
 800061c:	4619      	mov	r1, r3
 800061e:	4831      	ldr	r0, [pc, #196]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000620:	f002 fe74 	bl	800330c <HAL_ADC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800062a:	f001 f8f5 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800062e:	2301      	movs	r3, #1
 8000630:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000632:	2303      	movs	r3, #3
 8000634:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000636:	2304      	movs	r3, #4
 8000638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	4829      	ldr	r0, [pc, #164]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000640:	f002 fe64 	bl	800330c <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 800064a:	f001 f8e5 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800064e:	2303      	movs	r3, #3
 8000650:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000652:	2304      	movs	r3, #4
 8000654:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000656:	463b      	mov	r3, r7
 8000658:	4619      	mov	r1, r3
 800065a:	4822      	ldr	r0, [pc, #136]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 800065c:	f002 fe56 	bl	800330c <HAL_ADC_ConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000666:	f001 f8d7 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800066a:	2304      	movs	r3, #4
 800066c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800066e:	2305      	movs	r3, #5
 8000670:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	4619      	mov	r1, r3
 8000676:	481b      	ldr	r0, [pc, #108]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000678:	f002 fe48 	bl	800330c <HAL_ADC_ConfigChannel>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000682:	f001 f8c9 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000686:	2305      	movs	r3, #5
 8000688:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800068a:	2306      	movs	r3, #6
 800068c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	463b      	mov	r3, r7
 8000690:	4619      	mov	r1, r3
 8000692:	4814      	ldr	r0, [pc, #80]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 8000694:	f002 fe3a 	bl	800330c <HAL_ADC_ConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800069e:	f001 f8bb 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006a2:	2306      	movs	r3, #6
 80006a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	463b      	mov	r3, r7
 80006ac:	4619      	mov	r1, r3
 80006ae:	480d      	ldr	r0, [pc, #52]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006b0:	f002 fe2c 	bl	800330c <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 80006ba:	f001 f8ad 	bl	8001818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006be:	2307      	movs	r3, #7
 80006c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006c2:	2308      	movs	r3, #8
 80006c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4619      	mov	r1, r3
 80006ca:	4806      	ldr	r0, [pc, #24]	@ (80006e4 <MX_ADC1_Init+0x1a0>)
 80006cc:	f002 fe1e 	bl	800330c <HAL_ADC_ConfigChannel>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_ADC1_Init+0x196>
  {
    Error_Handler();
 80006d6:	f001 f89f 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	@ 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200004ac 	.word	0x200004ac
 80006e8:	40012000 	.word	0x40012000
 80006ec:	0f000001 	.word	0x0f000001
 80006f0:	00800200 	.word	0x00800200

080006f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	@ 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a33      	ldr	r2, [pc, #204]	@ (80007e0 <HAL_ADC_MspInit+0xec>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d160      	bne.n	80007d8 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800071c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071e:	4a31      	ldr	r2, [pc, #196]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000724:	6453      	str	r3, [r2, #68]	@ 0x44
 8000726:	4b2f      	ldr	r3, [pc, #188]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800072a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a2a      	ldr	r2, [pc, #168]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <HAL_ADC_MspInit+0xf0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800074e:	23ff      	movs	r3, #255	@ 0xff
 8000750:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000752:	2303      	movs	r3, #3
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4619      	mov	r1, r3
 8000760:	4821      	ldr	r0, [pc, #132]	@ (80007e8 <HAL_ADC_MspInit+0xf4>)
 8000762:	f003 fdf1 	bl	8004348 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000766:	4b21      	ldr	r3, [pc, #132]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000768:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <HAL_ADC_MspInit+0xfc>)
 800076a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800076c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000772:	4b1e      	ldr	r3, [pc, #120]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000778:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800077e:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000780:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000784:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800078c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000790:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000794:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000796:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007a4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ac:	480f      	ldr	r0, [pc, #60]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007ae:	f003 f9c9 	bl	8003b44 <HAL_DMA_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80007b8:	f001 f82e 	bl	8001818 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <HAL_ADC_MspInit+0xf8>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2012      	movs	r0, #18
 80007ce:	f003 f982 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80007d2:	2012      	movs	r0, #18
 80007d4:	f003 f99b 	bl	8003b0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	@ 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40012000 	.word	0x40012000
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020000 	.word	0x40020000
 80007ec:	200004f4 	.word	0x200004f4
 80007f0:	40026410 	.word	0x40026410

080007f4 <adc_filter>:
static uint32_t adc_sum[4];
static uint8_t  adc_idx[4];
static uint8_t  adc_fill[4];

static uint16_t adc_filter(uint8_t ch, uint16_t v)
{
 80007f4:	b490      	push	{r4, r7}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	460a      	mov	r2, r1
 80007fe:	71fb      	strb	r3, [r7, #7]
 8000800:	4613      	mov	r3, r2
 8000802:	80bb      	strh	r3, [r7, #4]
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	4a2b      	ldr	r2, [pc, #172]	@ (80008b4 <adc_filter+0xc0>)
 8000808:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	79f9      	ldrb	r1, [r7, #7]
 8000810:	4829      	ldr	r0, [pc, #164]	@ (80008b8 <adc_filter+0xc4>)
 8000812:	5c41      	ldrb	r1, [r0, r1]
 8000814:	460c      	mov	r4, r1
 8000816:	4929      	ldr	r1, [pc, #164]	@ (80008bc <adc_filter+0xc8>)
 8000818:	2032      	movs	r0, #50	@ 0x32
 800081a:	fb00 f303 	mul.w	r3, r0, r3
 800081e:	4423      	add	r3, r4
 8000820:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000824:	4619      	mov	r1, r3
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	1a52      	subs	r2, r2, r1
 800082a:	4922      	ldr	r1, [pc, #136]	@ (80008b4 <adc_filter+0xc0>)
 800082c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    adc_buf[ch][adc_idx[ch]] = v;
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	4920      	ldr	r1, [pc, #128]	@ (80008b8 <adc_filter+0xc4>)
 8000836:	5c8a      	ldrb	r2, [r1, r2]
 8000838:	4610      	mov	r0, r2
 800083a:	4920      	ldr	r1, [pc, #128]	@ (80008bc <adc_filter+0xc8>)
 800083c:	2232      	movs	r2, #50	@ 0x32
 800083e:	fb02 f303 	mul.w	r3, r2, r3
 8000842:	4403      	add	r3, r0
 8000844:	88ba      	ldrh	r2, [r7, #4]
 8000846:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    adc_sum[ch] += v;
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4a19      	ldr	r2, [pc, #100]	@ (80008b4 <adc_filter+0xc0>)
 800084e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000852:	88ba      	ldrh	r2, [r7, #4]
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	440a      	add	r2, r1
 8000858:	4916      	ldr	r1, [pc, #88]	@ (80008b4 <adc_filter+0xc0>)
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if (++adc_idx[ch] >= FILTER_SIZE) adc_idx[ch] = 0;
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4a15      	ldr	r2, [pc, #84]	@ (80008b8 <adc_filter+0xc4>)
 8000862:	5cd2      	ldrb	r2, [r2, r3]
 8000864:	3201      	adds	r2, #1
 8000866:	b2d1      	uxtb	r1, r2
 8000868:	4a13      	ldr	r2, [pc, #76]	@ (80008b8 <adc_filter+0xc4>)
 800086a:	54d1      	strb	r1, [r2, r3]
 800086c:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <adc_filter+0xc4>)
 800086e:	5cd3      	ldrb	r3, [r2, r3]
 8000870:	2b31      	cmp	r3, #49	@ 0x31
 8000872:	d903      	bls.n	800087c <adc_filter+0x88>
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4a10      	ldr	r2, [pc, #64]	@ (80008b8 <adc_filter+0xc4>)
 8000878:	2100      	movs	r1, #0
 800087a:	54d1      	strb	r1, [r2, r3]
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4a10      	ldr	r2, [pc, #64]	@ (80008c0 <adc_filter+0xcc>)
 8000880:	5cd3      	ldrb	r3, [r2, r3]
 8000882:	2b31      	cmp	r3, #49	@ 0x31
 8000884:	d806      	bhi.n	8000894 <adc_filter+0xa0>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <adc_filter+0xcc>)
 800088a:	5cd2      	ldrb	r2, [r2, r3]
 800088c:	3201      	adds	r2, #1
 800088e:	b2d1      	uxtb	r1, r2
 8000890:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <adc_filter+0xcc>)
 8000892:	54d1      	strb	r1, [r2, r3]

    return adc_sum[ch] / adc_fill[ch];
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a07      	ldr	r2, [pc, #28]	@ (80008b4 <adc_filter+0xc0>)
 8000898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <adc_filter+0xcc>)
 80008a0:	5c8a      	ldrb	r2, [r1, r2]
 80008a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a6:	b29b      	uxth	r3, r3
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc90      	pop	{r4, r7}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000718 	.word	0x20000718
 80008b8:	20000728 	.word	0x20000728
 80008bc:	20000588 	.word	0x20000588
 80008c0:	2000072c 	.word	0x2000072c

080008c4 <process_adc>:

static void process_adc(void)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	e015      	b.n	80008fc <process_adc+0x38>
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	4a0e      	ldr	r2, [pc, #56]	@ (800090c <process_adc+0x48>)
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	b29a      	uxth	r2, r3
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff88 	bl	80007f4 <adc_filter>
 80008e4:	4603      	mov	r3, r0
 80008e6:	79fc      	ldrb	r4, [r7, #7]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f001 fd21 	bl	8002330 <NTC_ADC2Temperature>
 80008ee:	4603      	mov	r3, r0
 80008f0:	4a07      	ldr	r2, [pc, #28]	@ (8000910 <process_adc+0x4c>)
 80008f2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    for (uint8_t i = 0; i < 4; i++)
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	3301      	adds	r3, #1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d9e6      	bls.n	80008d0 <process_adc+0xc>
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	20000778 	.word	0x20000778
 8000910:	20000560 	.word	0x20000560

08000914 <process_uart>:

/* =========================================================
 *                UART – NEXTION
 * ========================================================= */
static void process_uart(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
    static uint8_t cmd[32];
    uint8_t len = uart_cmd_pop(cmd, sizeof(cmd) - 1);
 800091a:	211f      	movs	r1, #31
 800091c:	48a5      	ldr	r0, [pc, #660]	@ (8000bb4 <process_uart+0x2a0>)
 800091e:	f001 fee1 	bl	80026e4 <uart_cmd_pop>
 8000922:	4603      	mov	r3, r0
 8000924:	75fb      	strb	r3, [r7, #23]
    if (!len) return;
 8000926:	7dfb      	ldrb	r3, [r7, #23]
 8000928:	2b00      	cmp	r3, #0
 800092a:	f000 81bf 	beq.w	8000cac <process_uart+0x398>

    cmd[len] = 0;
 800092e:	7dfb      	ldrb	r3, [r7, #23]
 8000930:	4aa0      	ldr	r2, [pc, #640]	@ (8000bb4 <process_uart+0x2a0>)
 8000932:	2100      	movs	r1, #0
 8000934:	54d1      	strb	r1, [r2, r3]
     *  - wyłącza wszystkie strefy
     *  - wyłącza CWU
     *  - wyłącza cyrkulację
     *  - uruchamia cooldown kotła
     * ===================================================== */
    if (!strcmp((char*)cmd, "alloffCWP"))
 8000936:	49a0      	ldr	r1, [pc, #640]	@ (8000bb8 <process_uart+0x2a4>)
 8000938:	489e      	ldr	r0, [pc, #632]	@ (8000bb4 <process_uart+0x2a0>)
 800093a:	f7ff fc63 	bl	8000204 <strcmp>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d115      	bne.n	8000970 <process_uart+0x5c>
    {
        enable_zone1 = 0;
 8000944:	4b9d      	ldr	r3, [pc, #628]	@ (8000bbc <process_uart+0x2a8>)
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
        enable_zone2 = 0;
 800094a:	4b9d      	ldr	r3, [pc, #628]	@ (8000bc0 <process_uart+0x2ac>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
        enable_zone3 = 0;
 8000950:	4b9c      	ldr	r3, [pc, #624]	@ (8000bc4 <process_uart+0x2b0>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
        enable_cwu   = 0;
 8000956:	4b9c      	ldr	r3, [pc, #624]	@ (8000bc8 <process_uart+0x2b4>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
        enable_circulation = 0;
 800095c:	4b9b      	ldr	r3, [pc, #620]	@ (8000bcc <process_uart+0x2b8>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]

        boiler_cooldown_active = 1;
 8000962:	4b9b      	ldr	r3, [pc, #620]	@ (8000bd0 <process_uart+0x2bc>)
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
        boiler_cooldown_timer  = 0;
 8000968:	4b9a      	ldr	r3, [pc, #616]	@ (8000bd4 <process_uart+0x2c0>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
        return;
 800096e:	e1a6      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY CWU
     * ===================================================== */

    /* KOMENDA: cwuonCWP → włączenie CWU */
    if (!strcmp((char*)cmd, "cwuonCWP"))
 8000970:	4999      	ldr	r1, [pc, #612]	@ (8000bd8 <process_uart+0x2c4>)
 8000972:	4890      	ldr	r0, [pc, #576]	@ (8000bb4 <process_uart+0x2a0>)
 8000974:	f7ff fc46 	bl	8000204 <strcmp>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d103      	bne.n	8000986 <process_uart+0x72>
    {
        enable_cwu = 1;
 800097e:	4b92      	ldr	r3, [pc, #584]	@ (8000bc8 <process_uart+0x2b4>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
        return;
 8000984:	e19b      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: cwuoffCWP → wyłączenie CWU */
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 8000986:	4995      	ldr	r1, [pc, #596]	@ (8000bdc <process_uart+0x2c8>)
 8000988:	488a      	ldr	r0, [pc, #552]	@ (8000bb4 <process_uart+0x2a0>)
 800098a:	f7ff fc3b 	bl	8000204 <strcmp>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d11b      	bne.n	80009cc <process_uart+0xb8>
    {
        enable_cwu = 0;
 8000994:	4b8c      	ldr	r3, [pc, #560]	@ (8000bc8 <process_uart+0x2b4>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]

        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 800099a:	4b88      	ldr	r3, [pc, #544]	@ (8000bbc <process_uart+0x2a8>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	f000 8185 	beq.w	8000cb0 <process_uart+0x39c>
 80009a6:	4b86      	ldr	r3, [pc, #536]	@ (8000bc0 <process_uart+0x2ac>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	f000 817f 	beq.w	8000cb0 <process_uart+0x39c>
 80009b2:	4b84      	ldr	r3, [pc, #528]	@ (8000bc4 <process_uart+0x2b0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	f000 8179 	beq.w	8000cb0 <process_uart+0x39c>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 80009be:	4b84      	ldr	r3, [pc, #528]	@ (8000bd0 <process_uart+0x2bc>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 80009c4:	4b83      	ldr	r3, [pc, #524]	@ (8000bd4 <process_uart+0x2c0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
        }

        return;
 80009ca:	e171      	b.n	8000cb0 <process_uart+0x39c>
    }

    /* KOMENDA: cwuxxCWP → ustawienie temperatury CWU
     * PRZYKŁAD: cwu30CWP
     */
    if (!strncmp((char*)cmd, "cwu", 3))
 80009cc:	2203      	movs	r2, #3
 80009ce:	4984      	ldr	r1, [pc, #528]	@ (8000be0 <process_uart+0x2cc>)
 80009d0:	4878      	ldr	r0, [pc, #480]	@ (8000bb4 <process_uart+0x2a0>)
 80009d2:	f006 ffab 	bl	800792c <strncmp>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10c      	bne.n	80009f6 <process_uart+0xe2>
    {
        int temp = atoi((char*)&cmd[3]);
 80009dc:	4881      	ldr	r0, [pc, #516]	@ (8000be4 <process_uart+0x2d0>)
 80009de:	f006 ff15 	bl	800780c <atoi>
 80009e2:	6078      	str	r0, [r7, #4]
        set_cwu = temp*10;
 80009e4:	687a      	ldr	r2, [r7, #4]
 80009e6:	4613      	mov	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4413      	add	r3, r2
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b7d      	ldr	r3, [pc, #500]	@ (8000be8 <process_uart+0x2d4>)
 80009f2:	601a      	str	r2, [r3, #0]
        return;
 80009f4:	e163      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 1
     * ===================================================== */

    /* KOMENDA: z1onCWP → włączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1onCWP"))
 80009f6:	497d      	ldr	r1, [pc, #500]	@ (8000bec <process_uart+0x2d8>)
 80009f8:	486e      	ldr	r0, [pc, #440]	@ (8000bb4 <process_uart+0x2a0>)
 80009fa:	f7ff fc03 	bl	8000204 <strcmp>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <process_uart+0xf8>
    {
        enable_zone1 = 1;
 8000a04:	4b6d      	ldr	r3, [pc, #436]	@ (8000bbc <process_uart+0x2a8>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]

        return;
 8000a0a:	e158      	b.n	8000cbe <process_uart+0x3aa>
    }
    /* KOMENDA: z1offCWP → wyłączenie strefy 1 */
    if (!strcmp((char*)cmd, "z1offCWP"))
 8000a0c:	4978      	ldr	r1, [pc, #480]	@ (8000bf0 <process_uart+0x2dc>)
 8000a0e:	4869      	ldr	r0, [pc, #420]	@ (8000bb4 <process_uart+0x2a0>)
 8000a10:	f7ff fbf8 	bl	8000204 <strcmp>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d11b      	bne.n	8000a52 <process_uart+0x13e>
    {
        enable_zone1 = 0;
 8000a1a:	4b68      	ldr	r3, [pc, #416]	@ (8000bbc <process_uart+0x2a8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]

        if((enable_cwu == 1) || (enable_zone2 == 1) || (enable_zone3 == 1))
 8000a20:	4b69      	ldr	r3, [pc, #420]	@ (8000bc8 <process_uart+0x2b4>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	f000 8144 	beq.w	8000cb4 <process_uart+0x3a0>
 8000a2c:	4b64      	ldr	r3, [pc, #400]	@ (8000bc0 <process_uart+0x2ac>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	f000 813e 	beq.w	8000cb4 <process_uart+0x3a0>
 8000a38:	4b62      	ldr	r3, [pc, #392]	@ (8000bc4 <process_uart+0x2b0>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	f000 8138 	beq.w	8000cb4 <process_uart+0x3a0>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000a44:	4b62      	ldr	r3, [pc, #392]	@ (8000bd0 <process_uart+0x2bc>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000a4a:	4b62      	ldr	r3, [pc, #392]	@ (8000bd4 <process_uart+0x2c0>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
        }
        return;
 8000a50:	e130      	b.n	8000cb4 <process_uart+0x3a0>
    }

    /* KOMENDA: z1xxCWP → ustawienie temperatury strefy 1
     * PRZYKŁAD: z125CWP
     */
    if (!strncmp((char*)cmd, "z1", 2))
 8000a52:	2202      	movs	r2, #2
 8000a54:	4967      	ldr	r1, [pc, #412]	@ (8000bf4 <process_uart+0x2e0>)
 8000a56:	4857      	ldr	r0, [pc, #348]	@ (8000bb4 <process_uart+0x2a0>)
 8000a58:	f006 ff68 	bl	800792c <strncmp>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d10c      	bne.n	8000a7c <process_uart+0x168>
    {
        int temp = atoi((char*)&cmd[2]);
 8000a62:	4865      	ldr	r0, [pc, #404]	@ (8000bf8 <process_uart+0x2e4>)
 8000a64:	f006 fed2 	bl	800780c <atoi>
 8000a68:	60b8      	str	r0, [r7, #8]
        set_co1 = temp*10;
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	4413      	add	r3, r2
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b61      	ldr	r3, [pc, #388]	@ (8000bfc <process_uart+0x2e8>)
 8000a78:	601a      	str	r2, [r3, #0]
        return;
 8000a7a:	e120      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 2
     * ===================================================== */

    /* KOMENDA: z2onCWP → włączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2onCWP"))
 8000a7c:	4960      	ldr	r1, [pc, #384]	@ (8000c00 <process_uart+0x2ec>)
 8000a7e:	484d      	ldr	r0, [pc, #308]	@ (8000bb4 <process_uart+0x2a0>)
 8000a80:	f7ff fbc0 	bl	8000204 <strcmp>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d103      	bne.n	8000a92 <process_uart+0x17e>
    {
        enable_zone2 = 1;
 8000a8a:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc0 <process_uart+0x2ac>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
        return;
 8000a90:	e115      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: z2offCWP → wyłączenie strefy 2 */
    if (!strcmp((char*)cmd, "z2offCWP"))
 8000a92:	495c      	ldr	r1, [pc, #368]	@ (8000c04 <process_uart+0x2f0>)
 8000a94:	4847      	ldr	r0, [pc, #284]	@ (8000bb4 <process_uart+0x2a0>)
 8000a96:	f7ff fbb5 	bl	8000204 <strcmp>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d11b      	bne.n	8000ad8 <process_uart+0x1c4>
    {
        enable_zone2 = 0;
 8000aa0:	4b47      	ldr	r3, [pc, #284]	@ (8000bc0 <process_uart+0x2ac>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_cwu == 1) || (enable_zone3 == 1))
 8000aa6:	4b45      	ldr	r3, [pc, #276]	@ (8000bbc <process_uart+0x2a8>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	f000 8103 	beq.w	8000cb8 <process_uart+0x3a4>
 8000ab2:	4b45      	ldr	r3, [pc, #276]	@ (8000bc8 <process_uart+0x2b4>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	f000 80fd 	beq.w	8000cb8 <process_uart+0x3a4>
 8000abe:	4b41      	ldr	r3, [pc, #260]	@ (8000bc4 <process_uart+0x2b0>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	f000 80f7 	beq.w	8000cb8 <process_uart+0x3a4>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000aca:	4b41      	ldr	r3, [pc, #260]	@ (8000bd0 <process_uart+0x2bc>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <process_uart+0x2c0>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
        }

        return;
 8000ad6:	e0ef      	b.n	8000cb8 <process_uart+0x3a4>
    }

    /* KOMENDA: z2xxCWP → ustawienie temperatury strefy 2
     * PRZYKŁAD: z228CWP
     */
    if (!strncmp((char*)cmd, "z2", 2))
 8000ad8:	2202      	movs	r2, #2
 8000ada:	494b      	ldr	r1, [pc, #300]	@ (8000c08 <process_uart+0x2f4>)
 8000adc:	4835      	ldr	r0, [pc, #212]	@ (8000bb4 <process_uart+0x2a0>)
 8000ade:	f006 ff25 	bl	800792c <strncmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10c      	bne.n	8000b02 <process_uart+0x1ee>
    {
        int temp = atoi((char*)&cmd[2]);
 8000ae8:	4843      	ldr	r0, [pc, #268]	@ (8000bf8 <process_uart+0x2e4>)
 8000aea:	f006 fe8f 	bl	800780c <atoi>
 8000aee:	60f8      	str	r0, [r7, #12]
        set_co2 = temp*10;
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	4613      	mov	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	4413      	add	r3, r2
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	461a      	mov	r2, r3
 8000afc:	4b43      	ldr	r3, [pc, #268]	@ (8000c0c <process_uart+0x2f8>)
 8000afe:	601a      	str	r2, [r3, #0]
        return;
 8000b00:	e0dd      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY STREFA 3
     * ===================================================== */

    /* KOMENDA: z3onCWP → włączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3onCWP"))
 8000b02:	4943      	ldr	r1, [pc, #268]	@ (8000c10 <process_uart+0x2fc>)
 8000b04:	482b      	ldr	r0, [pc, #172]	@ (8000bb4 <process_uart+0x2a0>)
 8000b06:	f7ff fb7d 	bl	8000204 <strcmp>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d103      	bne.n	8000b18 <process_uart+0x204>
    {
        enable_zone3 = 1;
 8000b10:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <process_uart+0x2b0>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
        return;
 8000b16:	e0d2      	b.n	8000cbe <process_uart+0x3aa>
    }
    /* KOMENDA: z3offCWP → wyłączenie strefy 3 */
    if (!strcmp((char*)cmd, "z3offCWP"))
 8000b18:	493e      	ldr	r1, [pc, #248]	@ (8000c14 <process_uart+0x300>)
 8000b1a:	4826      	ldr	r0, [pc, #152]	@ (8000bb4 <process_uart+0x2a0>)
 8000b1c:	f7ff fb72 	bl	8000204 <strcmp>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d11b      	bne.n	8000b5e <process_uart+0x24a>
    {
        enable_zone3 = 0;
 8000b26:	4b27      	ldr	r3, [pc, #156]	@ (8000bc4 <process_uart+0x2b0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	701a      	strb	r2, [r3, #0]
        if((enable_zone1 == 1) || (enable_zone2 == 1) || (enable_cwu == 1))
 8000b2c:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <process_uart+0x2a8>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	f000 80c2 	beq.w	8000cbc <process_uart+0x3a8>
 8000b38:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <process_uart+0x2ac>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	f000 80bc 	beq.w	8000cbc <process_uart+0x3a8>
 8000b44:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <process_uart+0x2b4>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	f000 80b6 	beq.w	8000cbc <process_uart+0x3a8>
        {

       	}
        else
        {
            boiler_cooldown_active = 1;
 8000b50:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd0 <process_uart+0x2bc>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	701a      	strb	r2, [r3, #0]
            boiler_cooldown_timer  = 0;
 8000b56:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <process_uart+0x2c0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
        }

        return;
 8000b5c:	e0ae      	b.n	8000cbc <process_uart+0x3a8>
    }
    /* KOMENDA: z3xxCWP → ustawienie temperatury strefy 3
     * PRZYKŁAD: z320CWP
     */
    if (!strncmp((char*)cmd, "z3", 2))
 8000b5e:	2202      	movs	r2, #2
 8000b60:	492d      	ldr	r1, [pc, #180]	@ (8000c18 <process_uart+0x304>)
 8000b62:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <process_uart+0x2a0>)
 8000b64:	f006 fee2 	bl	800792c <strncmp>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d10c      	bne.n	8000b88 <process_uart+0x274>
    {
        int temp = atoi((char*)&cmd[2]);
 8000b6e:	4822      	ldr	r0, [pc, #136]	@ (8000bf8 <process_uart+0x2e4>)
 8000b70:	f006 fe4c 	bl	800780c <atoi>
 8000b74:	6138      	str	r0, [r7, #16]
        set_co3 = temp*10;
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	4413      	add	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b26      	ldr	r3, [pc, #152]	@ (8000c1c <process_uart+0x308>)
 8000b84:	601a      	str	r2, [r3, #0]
        return;
 8000b86:	e09a      	b.n	8000cbe <process_uart+0x3aa>
    /* =====================================================
     * KOMENDY CYRKULACJA
     * ===================================================== */

    /* KOMENDA: conCWP → włączenie cyrkulacji */
    if (!strcmp((char*)cmd, "conCWP"))
 8000b88:	4925      	ldr	r1, [pc, #148]	@ (8000c20 <process_uart+0x30c>)
 8000b8a:	480a      	ldr	r0, [pc, #40]	@ (8000bb4 <process_uart+0x2a0>)
 8000b8c:	f7ff fb3a 	bl	8000204 <strcmp>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d103      	bne.n	8000b9e <process_uart+0x28a>
    {
        enable_circulation = 1;
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <process_uart+0x2b8>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	701a      	strb	r2, [r3, #0]
        return;
 8000b9c:	e08f      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: coffCWP → wyłączenie cyrkulacji */
    if (!strcmp((char*)cmd, "coffCWP"))
 8000b9e:	4921      	ldr	r1, [pc, #132]	@ (8000c24 <process_uart+0x310>)
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <process_uart+0x2a0>)
 8000ba2:	f7ff fb2f 	bl	8000204 <strcmp>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d13d      	bne.n	8000c28 <process_uart+0x314>
    {
        enable_circulation = 0;
 8000bac:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <process_uart+0x2b8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
        return;
 8000bb2:	e084      	b.n	8000cbe <process_uart+0x3aa>
 8000bb4:	2000073c 	.word	0x2000073c
 8000bb8:	080079bc 	.word	0x080079bc
 8000bbc:	20000554 	.word	0x20000554
 8000bc0:	20000555 	.word	0x20000555
 8000bc4:	20000556 	.word	0x20000556
 8000bc8:	20000557 	.word	0x20000557
 8000bcc:	20000000 	.word	0x20000000
 8000bd0:	2000055b 	.word	0x2000055b
 8000bd4:	2000055c 	.word	0x2000055c
 8000bd8:	080079c8 	.word	0x080079c8
 8000bdc:	080079d4 	.word	0x080079d4
 8000be0:	080079e0 	.word	0x080079e0
 8000be4:	2000073f 	.word	0x2000073f
 8000be8:	2000001c 	.word	0x2000001c
 8000bec:	080079e4 	.word	0x080079e4
 8000bf0:	080079ec 	.word	0x080079ec
 8000bf4:	080079f8 	.word	0x080079f8
 8000bf8:	2000073e 	.word	0x2000073e
 8000bfc:	20000004 	.word	0x20000004
 8000c00:	080079fc 	.word	0x080079fc
 8000c04:	08007a04 	.word	0x08007a04
 8000c08:	08007a10 	.word	0x08007a10
 8000c0c:	2000000c 	.word	0x2000000c
 8000c10:	08007a14 	.word	0x08007a14
 8000c14:	08007a1c 	.word	0x08007a1c
 8000c18:	08007a28 	.word	0x08007a28
 8000c1c:	20000014 	.word	0x20000014
 8000c20:	08007a2c 	.word	0x08007a2c
 8000c24:	08007a34 	.word	0x08007a34
    /* =====================================================
     * KOMENDY TERMOSTAT POKOJOWY
     * ===================================================== */

    /* KOMENDA: tonCWP → włączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1onCWP"))
 8000c28:	4926      	ldr	r1, [pc, #152]	@ (8000cc4 <process_uart+0x3b0>)
 8000c2a:	4827      	ldr	r0, [pc, #156]	@ (8000cc8 <process_uart+0x3b4>)
 8000c2c:	f7ff faea 	bl	8000204 <strcmp>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d103      	bne.n	8000c3e <process_uart+0x32a>
    {
    	enable_room_thermostat_z1 = 1;
 8000c36:	4b25      	ldr	r3, [pc, #148]	@ (8000ccc <process_uart+0x3b8>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
        return;
 8000c3c:	e03f      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t1offCWP"))
 8000c3e:	4924      	ldr	r1, [pc, #144]	@ (8000cd0 <process_uart+0x3bc>)
 8000c40:	4821      	ldr	r0, [pc, #132]	@ (8000cc8 <process_uart+0x3b4>)
 8000c42:	f7ff fadf 	bl	8000204 <strcmp>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d103      	bne.n	8000c54 <process_uart+0x340>
    {
        enable_room_thermostat_z1 = 0;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <process_uart+0x3b8>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
        return;
 8000c52:	e034      	b.n	8000cbe <process_uart+0x3aa>
    }

    if (!strcmp((char*)cmd, "t2onCWP"))
 8000c54:	491f      	ldr	r1, [pc, #124]	@ (8000cd4 <process_uart+0x3c0>)
 8000c56:	481c      	ldr	r0, [pc, #112]	@ (8000cc8 <process_uart+0x3b4>)
 8000c58:	f7ff fad4 	bl	8000204 <strcmp>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d103      	bne.n	8000c6a <process_uart+0x356>
    {
    	enable_room_thermostat_z2 = 1;
 8000c62:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <process_uart+0x3c4>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
        return;
 8000c68:	e029      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t2offCWP"))
 8000c6a:	491c      	ldr	r1, [pc, #112]	@ (8000cdc <process_uart+0x3c8>)
 8000c6c:	4816      	ldr	r0, [pc, #88]	@ (8000cc8 <process_uart+0x3b4>)
 8000c6e:	f7ff fac9 	bl	8000204 <strcmp>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d103      	bne.n	8000c80 <process_uart+0x36c>
    {
        enable_room_thermostat_z2 = 0;
 8000c78:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <process_uart+0x3c4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
        return;
 8000c7e:	e01e      	b.n	8000cbe <process_uart+0x3aa>
    }

    if (!strcmp((char*)cmd, "t3onCWP"))
 8000c80:	4917      	ldr	r1, [pc, #92]	@ (8000ce0 <process_uart+0x3cc>)
 8000c82:	4811      	ldr	r0, [pc, #68]	@ (8000cc8 <process_uart+0x3b4>)
 8000c84:	f7ff fabe 	bl	8000204 <strcmp>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d103      	bne.n	8000c96 <process_uart+0x382>
    {
    	enable_room_thermostat_z3 = 1;
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <process_uart+0x3d0>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	701a      	strb	r2, [r3, #0]
        return;
 8000c94:	e013      	b.n	8000cbe <process_uart+0x3aa>
    }

    /* KOMENDA: toffCWP → wyłączenie termostatu pokojowego */
    if (!strcmp((char*)cmd, "t3offCWP"))
 8000c96:	4914      	ldr	r1, [pc, #80]	@ (8000ce8 <process_uart+0x3d4>)
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <process_uart+0x3b4>)
 8000c9a:	f7ff fab3 	bl	8000204 <strcmp>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d10c      	bne.n	8000cbe <process_uart+0x3aa>
    {
        enable_room_thermostat_z3 = 0;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <process_uart+0x3d0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
        return;
 8000caa:	e008      	b.n	8000cbe <process_uart+0x3aa>
    if (!len) return;
 8000cac:	bf00      	nop
 8000cae:	e006      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb0:	bf00      	nop
 8000cb2:	e004      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb4:	bf00      	nop
 8000cb6:	e002      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cb8:	bf00      	nop
 8000cba:	e000      	b.n	8000cbe <process_uart+0x3aa>
        return;
 8000cbc:	bf00      	nop
    }
}
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	08007a3c 	.word	0x08007a3c
 8000cc8:	2000073c 	.word	0x2000073c
 8000ccc:	20000558 	.word	0x20000558
 8000cd0:	08007a44 	.word	0x08007a44
 8000cd4:	08007a50 	.word	0x08007a50
 8000cd8:	20000559 	.word	0x20000559
 8000cdc:	08007a58 	.word	0x08007a58
 8000ce0:	08007a64 	.word	0x08007a64
 8000ce4:	2000055a 	.word	0x2000055a
 8000ce8:	08007a6c 	.word	0x08007a6c

08000cec <process_timers>:
 *                TIMERY SEKUNDOWE
 * ========================================================= */
static uint32_t last_sec = 0;

static void process_timers(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
    if ((sys_ms - last_sec) >= 1000)
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <process_timers+0x38>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <process_timers+0x3c>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cfe:	d30c      	bcc.n	8000d1a <process_timers+0x2e>
    {
        last_sec = sys_ms;
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <process_timers+0x38>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a08      	ldr	r2, [pc, #32]	@ (8000d28 <process_timers+0x3c>)
 8000d06:	6013      	str	r3, [r2, #0]

        if (boiler_cooldown_active)
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <process_timers+0x40>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d004      	beq.n	8000d1a <process_timers+0x2e>
            boiler_cooldown_timer++;
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <process_timers+0x44>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	3301      	adds	r3, #1
 8000d16:	4a06      	ldr	r2, [pc, #24]	@ (8000d30 <process_timers+0x44>)
 8000d18:	6013      	str	r3, [r2, #0]
    }
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	20000798 	.word	0x20000798
 8000d28:	20000730 	.word	0x20000730
 8000d2c:	2000055b 	.word	0x2000055b
 8000d30:	2000055c 	.word	0x2000055c

08000d34 <nrf_fsm>:

static nrf_state_t nrf_state = NRF_IDLE;
static uint32_t nrf_ts = 0;

static void nrf_fsm(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
    switch (nrf_state)
 8000d38:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <nrf_fsm+0x88>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d029      	beq.n	8000d94 <nrf_fsm+0x60>
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	dc39      	bgt.n	8000db8 <nrf_fsm+0x84>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d002      	beq.n	8000d4e <nrf_fsm+0x1a>
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d012      	beq.n	8000d72 <nrf_fsm+0x3e>
                nrf24l01p_switch_tx_to_rx();
                nrf_state = NRF_IDLE;
            }
            break;
    }
}
 8000d4c:	e034      	b.n	8000db8 <nrf_fsm+0x84>
            if (rf_flag)
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <nrf_fsm+0x8c>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d02a      	beq.n	8000dae <nrf_fsm+0x7a>
                rf_flag = 0;
 8000d58:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <nrf_fsm+0x8c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]
                nrf24l01p_switch_rx_to_tx();
 8000d5e:	f001 f8bd 	bl	8001edc <nrf24l01p_switch_rx_to_tx>
                nrf_ts = sys_ms;
 8000d62:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d68:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_BEFORE_TX;
 8000d6a:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <nrf_fsm+0x88>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
            break;
 8000d70:	e01d      	b.n	8000dae <nrf_fsm+0x7a>
            if ((sys_ms - nrf_ts) >= 1)
 8000d72:	4b14      	ldr	r3, [pc, #80]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	4b14      	ldr	r3, [pc, #80]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d019      	beq.n	8000db2 <nrf_fsm+0x7e>
                nrf24l01p_tx_transmit(tx_data);
 8000d7e:	4813      	ldr	r0, [pc, #76]	@ (8000dcc <nrf_fsm+0x98>)
 8000d80:	f001 f85c 	bl	8001e3c <nrf24l01p_tx_transmit>
                nrf_ts = sys_ms;
 8000d84:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d8a:	6013      	str	r3, [r2, #0]
                nrf_state = NRF_WAIT_AFTER_TX;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <nrf_fsm+0x88>)
 8000d8e:	2202      	movs	r2, #2
 8000d90:	701a      	strb	r2, [r3, #0]
            break;
 8000d92:	e00e      	b.n	8000db2 <nrf_fsm+0x7e>
            if ((sys_ms - nrf_ts) >= 50)
 8000d94:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <nrf_fsm+0x90>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <nrf_fsm+0x94>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b31      	cmp	r3, #49	@ 0x31
 8000da0:	d909      	bls.n	8000db6 <nrf_fsm+0x82>
                nrf24l01p_switch_tx_to_rx();
 8000da2:	f001 f8ae 	bl	8001f02 <nrf24l01p_switch_tx_to_rx>
                nrf_state = NRF_IDLE;
 8000da6:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <nrf_fsm+0x88>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
            break;
 8000dac:	e003      	b.n	8000db6 <nrf_fsm+0x82>
            break;
 8000dae:	bf00      	nop
 8000db0:	e002      	b.n	8000db8 <nrf_fsm+0x84>
            break;
 8000db2:	bf00      	nop
 8000db4:	e000      	b.n	8000db8 <nrf_fsm+0x84>
            break;
 8000db6:	bf00      	nop
}
 8000db8:	bf00      	nop
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000734 	.word	0x20000734
 8000dc0:	2000079e 	.word	0x2000079e
 8000dc4:	20000798 	.word	0x20000798
 8000dc8:	20000738 	.word	0x20000738
 8000dcc:	20000578 	.word	0x20000578

08000dd0 <cycle>:

/* =========================================================
 *                CYCLE
 * ========================================================= */
void cycle(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
    process_adc();
 8000dd4:	f7ff fd76 	bl	80008c4 <process_adc>
    process_uart();
 8000dd8:	f7ff fd9c 	bl	8000914 <process_uart>
    process_timers();
 8000ddc:	f7ff ff86 	bl	8000cec <process_timers>

    heat();        /* cała logika grzania */
 8000de0:	f000 fbc0 	bl	8001564 <heat>

    nrf_fsm();     /* NRF bez HAL_Delay */
 8000de4:	f7ff ffa6 	bl	8000d34 <nrf_fsm>

    if (uart_tx_flag)
 8000de8:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <cycle+0x64>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d004      	beq.n	8000dfa <cycle+0x2a>
    {
        SendTemperatureNextion();
 8000df0:	f000 fe00 	bl	80019f4 <SendTemperatureNextion>
        uart_tx_flag = 0;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <cycle+0x64>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
    }

    if (nrf_rx_flag)
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <cycle+0x68>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d015      	beq.n	8000e2e <cycle+0x5e>
    {
        nrf24l01p_rx_receive(rx_data);
 8000e02:	480e      	ldr	r0, [pc, #56]	@ (8000e3c <cycle+0x6c>)
 8000e04:	f001 f846 	bl	8001e94 <nrf24l01p_rx_receive>
        if (rx_data[0] == 7 && rx_data[1] == 7)
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <cycle+0x6c>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b07      	cmp	r3, #7
 8000e0e:	d103      	bne.n	8000e18 <cycle+0x48>
 8000e10:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <cycle+0x6c>)
 8000e12:	785b      	ldrb	r3, [r3, #1]
 8000e14:	2b07      	cmp	r3, #7
 8000e16:	d007      	beq.n	8000e28 <cycle+0x58>
        {

        }
        else {
            t_room1 = rx_data[0];
 8000e18:	4b08      	ldr	r3, [pc, #32]	@ (8000e3c <cycle+0x6c>)
 8000e1a:	781a      	ldrb	r2, [r3, #0]
 8000e1c:	4b08      	ldr	r3, [pc, #32]	@ (8000e40 <cycle+0x70>)
 8000e1e:	701a      	strb	r2, [r3, #0]
            t_set1 = rx_data[2];
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <cycle+0x6c>)
 8000e22:	789a      	ldrb	r2, [r3, #2]
 8000e24:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <cycle+0x74>)
 8000e26:	701a      	strb	r2, [r3, #0]
		}

        nrf_rx_flag = 0;
 8000e28:	4b03      	ldr	r3, [pc, #12]	@ (8000e38 <cycle+0x68>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
    }
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	2000079c 	.word	0x2000079c
 8000e38:	2000079d 	.word	0x2000079d
 8000e3c:	20000580 	.word	0x20000580
 8000e40:	20000570 	.word	0x20000570
 8000e44:	20000573 	.word	0x20000573

08000e48 <delay_us_init>:
#include "delay_us.h"

static uint32_t cycles_per_us;

void delay_us_init(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
    /* Włącz dostęp do DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <delay_us_init+0x3c>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	4a0c      	ldr	r2, [pc, #48]	@ (8000e84 <delay_us_init+0x3c>)
 8000e52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e56:	60d3      	str	r3, [r2, #12]

    /* Reset licznika cykli */
    DWT->CYCCNT = 0;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <delay_us_init+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	605a      	str	r2, [r3, #4]

    /* Włącz licznik CYCCNT */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <delay_us_init+0x40>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a09      	ldr	r2, [pc, #36]	@ (8000e88 <delay_us_init+0x40>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6013      	str	r3, [r2, #0]

    /* 100 MHz -> 100 cykli na 1 µs */
    cycles_per_us = SystemCoreClock / 1000000UL;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <delay_us_init+0x44>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a08      	ldr	r2, [pc, #32]	@ (8000e90 <delay_us_init+0x48>)
 8000e70:	fba2 2303 	umull	r2, r3, r2, r3
 8000e74:	0c9b      	lsrs	r3, r3, #18
 8000e76:	4a07      	ldr	r2, [pc, #28]	@ (8000e94 <delay_us_init+0x4c>)
 8000e78:	6013      	str	r3, [r2, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000edf0 	.word	0xe000edf0
 8000e88:	e0001000 	.word	0xe0001000
 8000e8c:	20000030 	.word	0x20000030
 8000e90:	431bde83 	.word	0x431bde83
 8000e94:	2000075c 	.word	0x2000075c

08000e98 <delay_us>:

void delay_us(uint32_t us)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <delay_us+0x3c>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * cycles_per_us;
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <delay_us+0x40>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	fb02 f303 	mul.w	r3, r2, r3
 8000eb0:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks)
 8000eb2:	e000      	b.n	8000eb6 <delay_us+0x1e>
    {
        __NOP();
 8000eb4:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 8000eb6:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <delay_us+0x3c>)
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d8f7      	bhi.n	8000eb4 <delay_us+0x1c>
    }
}
 8000ec4:	bf00      	nop
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e0001000 	.word	0xe0001000
 8000ed8:	2000075c 	.word	0x2000075c

08000edc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000eec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <MX_DMA_Init+0x5c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2100      	movs	r1, #0
 8000f02:	2038      	movs	r0, #56	@ 0x38
 8000f04:	f002 fde7 	bl	8003ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f08:	2038      	movs	r0, #56	@ 0x38
 8000f0a:	f002 fe00 	bl	8003b0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	203a      	movs	r0, #58	@ 0x3a
 8000f14:	f002 fddf 	bl	8003ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f18:	203a      	movs	r0, #58	@ 0x3a
 8000f1a:	f002 fdf8 	bl	8003b0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2046      	movs	r0, #70	@ 0x46
 8000f24:	f002 fdd7 	bl	8003ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000f28:	2046      	movs	r0, #70	@ 0x46
 8000f2a:	f002 fdf0 	bl	8003b0e <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023800 	.word	0x40023800

08000f3c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	f107 030c 	add.w	r3, r7, #12
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b49      	ldr	r3, [pc, #292]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a48      	ldr	r2, [pc, #288]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b46      	ldr	r3, [pc, #280]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	4b42      	ldr	r3, [pc, #264]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a41      	ldr	r2, [pc, #260]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	603b      	str	r3, [r7, #0]
 8000f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b38      	ldr	r3, [pc, #224]	@ (800107c <MX_GPIO_Init+0x140>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2101      	movs	r1, #1
 8000faa:	4835      	ldr	r0, [pc, #212]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fac:	f003 fb48 	bl	8004640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb6:	4832      	ldr	r0, [pc, #200]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fb8:	f003 fb42 	bl	8004640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc2:	4830      	ldr	r0, [pc, #192]	@ (8001084 <MX_GPIO_Init+0x148>)
 8000fc4:	f003 fb3c 	bl	8004640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000fce:	482e      	ldr	r0, [pc, #184]	@ (8001088 <MX_GPIO_Init+0x14c>)
 8000fd0:	f003 fb36 	bl	8004640 <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000fe4:	f107 030c 	add.w	r3, r7, #12
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4825      	ldr	r0, [pc, #148]	@ (8001080 <MX_GPIO_Init+0x144>)
 8000fec:	f003 f9ac 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000ff0:	2380      	movs	r3, #128	@ 0x80
 8000ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	4619      	mov	r1, r3
 8001004:	481e      	ldr	r0, [pc, #120]	@ (8001080 <MX_GPIO_Init+0x144>)
 8001006:	f003 f99f 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
 800100a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800100e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001018:	2303      	movs	r3, #3
 800101a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4619      	mov	r1, r3
 8001022:	4817      	ldr	r0, [pc, #92]	@ (8001080 <MX_GPIO_Init+0x144>)
 8001024:	f003 f990 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_Pin */
  GPIO_InitStruct.Pin = CE_Pin;
 8001028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800102c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	4619      	mov	r1, r3
 8001040:	4810      	ldr	r0, [pc, #64]	@ (8001084 <MX_GPIO_Init+0x148>)
 8001042:	f003 f981 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT6_Pin OUT5_Pin OUT4_Pin OUT3_Pin
                           OUT1_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8001046:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 800104a:	60fb      	str	r3, [r7, #12]
                          |OUT1_Pin|OUT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	4619      	mov	r1, r3
 800105e:	480a      	ldr	r0, [pc, #40]	@ (8001088 <MX_GPIO_Init+0x14c>)
 8001060:	f003 f972 	bl	8004348 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	2017      	movs	r0, #23
 800106a:	f002 fd34 	bl	8003ad6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800106e:	2017      	movs	r0, #23
 8001070:	f002 fd4d 	bl	8003b0e <HAL_NVIC_EnableIRQ>

}
 8001074:	bf00      	nop
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40023800 	.word	0x40023800
 8001080:	40020800 	.word	0x40020800
 8001084:	40020000 	.word	0x40020000
 8001088:	40020400 	.word	0x40020400

0800108c <room_thermostat_allows>:

/* =========================================================
 *                TERMOSTAT – LOGIKA
 * ========================================================= */
static uint8_t room_thermostat_allows(uint8_t zone)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
    static uint8_t allow[4] = {1,1,1,1};
    uint8_t t_room, t_set, enable;

    if (zone == 1) {
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d109      	bne.n	80010b0 <room_thermostat_allows+0x24>
        t_room = t_room1; t_set = t_set1; enable = enable_room_thermostat_z1;
 800109c:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <room_thermostat_allows+0xa8>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	4b25      	ldr	r3, [pc, #148]	@ (8001138 <room_thermostat_allows+0xac>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	73bb      	strb	r3, [r7, #14]
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <room_thermostat_allows+0xb0>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	737b      	strb	r3, [r7, #13]
 80010ae:	e015      	b.n	80010dc <room_thermostat_allows+0x50>
    } else if (zone == 2) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d109      	bne.n	80010ca <room_thermostat_allows+0x3e>
        t_room = t_room2; t_set = t_set2; enable = enable_room_thermostat_z2;
 80010b6:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <room_thermostat_allows+0xb4>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <room_thermostat_allows+0xb8>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	73bb      	strb	r3, [r7, #14]
 80010c2:	4b21      	ldr	r3, [pc, #132]	@ (8001148 <room_thermostat_allows+0xbc>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	737b      	strb	r3, [r7, #13]
 80010c8:	e008      	b.n	80010dc <room_thermostat_allows+0x50>
    } else {
        t_room = t_room3; t_set = t_set3; enable = enable_room_thermostat_z3;
 80010ca:	4b20      	ldr	r3, [pc, #128]	@ (800114c <room_thermostat_allows+0xc0>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <room_thermostat_allows+0xc4>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	73bb      	strb	r3, [r7, #14]
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <room_thermostat_allows+0xc8>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	737b      	strb	r3, [r7, #13]
    }

    if (!enable || t_set == 0)
 80010dc:	7b7b      	ldrb	r3, [r7, #13]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <room_thermostat_allows+0x5c>
 80010e2:	7bbb      	ldrb	r3, [r7, #14]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <room_thermostat_allows+0x60>
        return 1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e01d      	b.n	8001128 <room_thermostat_allows+0x9c>

    if (allow[zone] && t_room >= t_set)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001158 <room_thermostat_allows+0xcc>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d008      	beq.n	8001108 <room_thermostat_allows+0x7c>
 80010f6:	7bfa      	ldrb	r2, [r7, #15]
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d304      	bcc.n	8001108 <room_thermostat_allows+0x7c>
        allow[zone] = 0;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	4a15      	ldr	r2, [pc, #84]	@ (8001158 <room_thermostat_allows+0xcc>)
 8001102:	2100      	movs	r1, #0
 8001104:	54d1      	strb	r1, [r2, r3]
 8001106:	e00c      	b.n	8001122 <room_thermostat_allows+0x96>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <room_thermostat_allows+0xcc>)
 800110c:	5cd3      	ldrb	r3, [r2, r3]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d107      	bne.n	8001122 <room_thermostat_allows+0x96>
 8001112:	7bba      	ldrb	r2, [r7, #14]
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	429a      	cmp	r2, r3
 8001118:	d903      	bls.n	8001122 <room_thermostat_allows+0x96>
        allow[zone] = 1;
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <room_thermostat_allows+0xcc>)
 800111e:	2101      	movs	r1, #1
 8001120:	54d1      	strb	r1, [r2, r3]

    return allow[zone];
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	4a0c      	ldr	r2, [pc, #48]	@ (8001158 <room_thermostat_allows+0xcc>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
}
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	20000570 	.word	0x20000570
 8001138:	20000573 	.word	0x20000573
 800113c:	20000558 	.word	0x20000558
 8001140:	20000571 	.word	0x20000571
 8001144:	20000574 	.word	0x20000574
 8001148:	20000559 	.word	0x20000559
 800114c:	20000572 	.word	0x20000572
 8001150:	20000575 	.word	0x20000575
 8001154:	2000055a 	.word	0x2000055a
 8001158:	2000002c 	.word	0x2000002c

0800115c <start_zone_cooldown>:

/* =========================================================
 *                START COOLDOWNU STREFY
 * ========================================================= */
static void start_zone_cooldown(uint8_t zone)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
    if (zone < 1 || zone > 3) return;
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00c      	beq.n	8001186 <start_zone_cooldown+0x2a>
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b03      	cmp	r3, #3
 8001170:	d809      	bhi.n	8001186 <start_zone_cooldown+0x2a>

    zone_cooldown_active[zone] = 1;
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4a07      	ldr	r2, [pc, #28]	@ (8001194 <start_zone_cooldown+0x38>)
 8001176:	2101      	movs	r1, #1
 8001178:	54d1      	strb	r1, [r2, r3]
    zone_cooldown_timer[zone]  = 0;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a06      	ldr	r2, [pc, #24]	@ (8001198 <start_zone_cooldown+0x3c>)
 800117e:	2100      	movs	r1, #0
 8001180:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001184:	e000      	b.n	8001188 <start_zone_cooldown+0x2c>
    if (zone < 1 || zone > 3) return;
 8001186:	bf00      	nop
}
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	20000764 	.word	0x20000764
 8001198:	20000768 	.word	0x20000768

0800119c <logic_cwu>:

/* =========================================================
 *                CWU – PRIORYTET
 * ========================================================= */
static void logic_cwu(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    if (!enable_cwu)
 80011a0:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <logic_cwu+0x64>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <logic_cwu+0x1c>
    {
        heating_cwu = 0;
 80011aa:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <logic_cwu+0x68>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
        relay3(0);
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 fef3 	bl	8001f9c <relay3>
        return;
 80011b6:	e022      	b.n	80011fe <logic_cwu+0x62>
    }

    if (!heating_cwu && temperature[1] <= (set_cwu - hyst_cwu))
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <logic_cwu+0x68>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d10c      	bne.n	80011da <logic_cwu+0x3e>
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <logic_cwu+0x6c>)
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <logic_cwu+0x70>)
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <logic_cwu+0x74>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	1acb      	subs	r3, r1, r3
 80011ce:	429a      	cmp	r2, r3
 80011d0:	dc03      	bgt.n	80011da <logic_cwu+0x3e>
        heating_cwu = 1;
 80011d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <logic_cwu+0x68>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e00c      	b.n	80011f4 <logic_cwu+0x58>
    else if (heating_cwu && temperature[1] >= set_cwu)
 80011da:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <logic_cwu+0x68>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d008      	beq.n	80011f4 <logic_cwu+0x58>
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <logic_cwu+0x6c>)
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	4b09      	ldr	r3, [pc, #36]	@ (800120c <logic_cwu+0x70>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	db02      	blt.n	80011f4 <logic_cwu+0x58>
        heating_cwu = 0;
 80011ee:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <logic_cwu+0x68>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]

    relay3(heating_cwu);
 80011f4:	4b03      	ldr	r3, [pc, #12]	@ (8001204 <logic_cwu+0x68>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 fecf 	bl	8001f9c <relay3>
}
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000557 	.word	0x20000557
 8001204:	20000760 	.word	0x20000760
 8001208:	20000560 	.word	0x20000560
 800120c:	2000001c 	.word	0x2000001c
 8001210:	20000020 	.word	0x20000020

08001214 <logic_pumps>:

/* =========================================================
 *                POMPY CO + COOLDOWN
 * ========================================================= */
static void logic_pumps(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
    if (heating_cwu)
 8001218:	4b44      	ldr	r3, [pc, #272]	@ (800132c <logic_pumps+0x118>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d009      	beq.n	8001234 <logic_pumps+0x20>
    {
        relay2(0);
 8001220:	2000      	movs	r0, #0
 8001222:	f000 fe9f 	bl	8001f64 <relay2>
        relay4(0);
 8001226:	2000      	movs	r0, #0
 8001228:	f000 fed2 	bl	8001fd0 <relay4>
        relay5(0);
 800122c:	2000      	movs	r0, #0
 800122e:	f000 fee9 	bl	8002004 <relay5>
        return;
 8001232:	e07a      	b.n	800132a <logic_pumps+0x116>
    }

    /* STREFA 1 */
    if (zone_cooldown_active[1])
 8001234:	4b3e      	ldr	r3, [pc, #248]	@ (8001330 <logic_pumps+0x11c>)
 8001236:	785b      	ldrb	r3, [r3, #1]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d010      	beq.n	800125e <logic_pumps+0x4a>
    {
        relay2(1);
 800123c:	2001      	movs	r0, #1
 800123e:	f000 fe91 	bl	8001f64 <relay2>
        if (zone_cooldown_timer[1] >= BOILER_COOLDOWN_TIME)
 8001242:	4b3c      	ldr	r3, [pc, #240]	@ (8001334 <logic_pumps+0x120>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2b3b      	cmp	r3, #59	@ 0x3b
 8001248:	d91d      	bls.n	8001286 <logic_pumps+0x72>
        {
            zone_cooldown_active[1] = 0;
 800124a:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <logic_pumps+0x11c>)
 800124c:	2200      	movs	r2, #0
 800124e:	705a      	strb	r2, [r3, #1]
            zone_cooldown_timer[1]  = 0;
 8001250:	4b38      	ldr	r3, [pc, #224]	@ (8001334 <logic_pumps+0x120>)
 8001252:	2200      	movs	r2, #0
 8001254:	605a      	str	r2, [r3, #4]
            relay2(0);
 8001256:	2000      	movs	r0, #0
 8001258:	f000 fe84 	bl	8001f64 <relay2>
 800125c:	e013      	b.n	8001286 <logic_pumps+0x72>
        }
    }
    else
        relay2(enable_zone1 && boiler_on && boiler_mode == BOILER_CO1);
 800125e:	4b36      	ldr	r3, [pc, #216]	@ (8001338 <logic_pumps+0x124>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d009      	beq.n	800127c <logic_pumps+0x68>
 8001268:	4b34      	ldr	r3, [pc, #208]	@ (800133c <logic_pumps+0x128>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d005      	beq.n	800127c <logic_pumps+0x68>
 8001270:	4b33      	ldr	r3, [pc, #204]	@ (8001340 <logic_pumps+0x12c>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b02      	cmp	r3, #2
 8001276:	d101      	bne.n	800127c <logic_pumps+0x68>
 8001278:	2301      	movs	r3, #1
 800127a:	e000      	b.n	800127e <logic_pumps+0x6a>
 800127c:	2300      	movs	r3, #0
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fe6f 	bl	8001f64 <relay2>

    /* STREFA 2 */
    if (zone_cooldown_active[2])
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <logic_pumps+0x11c>)
 8001288:	789b      	ldrb	r3, [r3, #2]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d010      	beq.n	80012b0 <logic_pumps+0x9c>
    {
        relay4(1);
 800128e:	2001      	movs	r0, #1
 8001290:	f000 fe9e 	bl	8001fd0 <relay4>
        if (zone_cooldown_timer[2] >= BOILER_COOLDOWN_TIME)
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <logic_pumps+0x120>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	2b3b      	cmp	r3, #59	@ 0x3b
 800129a:	d91d      	bls.n	80012d8 <logic_pumps+0xc4>
        {
            zone_cooldown_active[2] = 0;
 800129c:	4b24      	ldr	r3, [pc, #144]	@ (8001330 <logic_pumps+0x11c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	709a      	strb	r2, [r3, #2]
            zone_cooldown_timer[2]  = 0;
 80012a2:	4b24      	ldr	r3, [pc, #144]	@ (8001334 <logic_pumps+0x120>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
            relay4(0);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f000 fe91 	bl	8001fd0 <relay4>
 80012ae:	e013      	b.n	80012d8 <logic_pumps+0xc4>
        }
    }
    else
        relay4(enable_zone2 && boiler_on && boiler_mode == BOILER_CO2);
 80012b0:	4b24      	ldr	r3, [pc, #144]	@ (8001344 <logic_pumps+0x130>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d009      	beq.n	80012ce <logic_pumps+0xba>
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <logic_pumps+0x128>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d005      	beq.n	80012ce <logic_pumps+0xba>
 80012c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001340 <logic_pumps+0x12c>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d101      	bne.n	80012ce <logic_pumps+0xba>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e000      	b.n	80012d0 <logic_pumps+0xbc>
 80012ce:	2300      	movs	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fe7c 	bl	8001fd0 <relay4>

    /* STREFA 3 */
    if (zone_cooldown_active[3])
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <logic_pumps+0x11c>)
 80012da:	78db      	ldrb	r3, [r3, #3]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d010      	beq.n	8001302 <logic_pumps+0xee>
    {
        relay5(1);
 80012e0:	2001      	movs	r0, #1
 80012e2:	f000 fe8f 	bl	8002004 <relay5>
        if (zone_cooldown_timer[3] >= BOILER_COOLDOWN_TIME)
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <logic_pumps+0x120>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	2b3b      	cmp	r3, #59	@ 0x3b
 80012ec:	d91d      	bls.n	800132a <logic_pumps+0x116>
        {
            zone_cooldown_active[3] = 0;
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <logic_pumps+0x11c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	70da      	strb	r2, [r3, #3]
            zone_cooldown_timer[3]  = 0;
 80012f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <logic_pumps+0x120>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
            relay5(0);
 80012fa:	2000      	movs	r0, #0
 80012fc:	f000 fe82 	bl	8002004 <relay5>
 8001300:	e013      	b.n	800132a <logic_pumps+0x116>
        }
    }
    else
        relay5(enable_zone3 && boiler_on && boiler_mode == BOILER_CO3);
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <logic_pumps+0x134>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2b00      	cmp	r3, #0
 800130a:	d009      	beq.n	8001320 <logic_pumps+0x10c>
 800130c:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <logic_pumps+0x128>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <logic_pumps+0x10c>
 8001314:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <logic_pumps+0x12c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b04      	cmp	r3, #4
 800131a:	d101      	bne.n	8001320 <logic_pumps+0x10c>
 800131c:	2301      	movs	r3, #1
 800131e:	e000      	b.n	8001322 <logic_pumps+0x10e>
 8001320:	2300      	movs	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f000 fe6d 	bl	8002004 <relay5>
}
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000760 	.word	0x20000760
 8001330:	20000764 	.word	0x20000764
 8001334:	20000768 	.word	0x20000768
 8001338:	20000554 	.word	0x20000554
 800133c:	20000761 	.word	0x20000761
 8001340:	20000762 	.word	0x20000762
 8001344:	20000555 	.word	0x20000555
 8001348:	20000556 	.word	0x20000556

0800134c <logic_boiler>:

/* =========================================================
 *                KOCIOŁ – FSM + HISTER.
 * ========================================================= */
static void logic_boiler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    /* ===== CWU ===== */
    if (heating_cwu)
 8001350:	4b75      	ldr	r3, [pc, #468]	@ (8001528 <logic_boiler+0x1dc>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d026      	beq.n	80013a6 <logic_boiler+0x5a>
    {
        boiler_mode = BOILER_CWU;
 8001358:	4b74      	ldr	r3, [pc, #464]	@ (800152c <logic_boiler+0x1e0>)
 800135a:	2201      	movs	r2, #1
 800135c:	701a      	strb	r2, [r3, #0]

        if (boiler_on && temperature[0] >= boiler_max)
 800135e:	4b74      	ldr	r3, [pc, #464]	@ (8001530 <logic_boiler+0x1e4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d009      	beq.n	800137a <logic_boiler+0x2e>
 8001366:	4b73      	ldr	r3, [pc, #460]	@ (8001534 <logic_boiler+0x1e8>)
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	4b73      	ldr	r3, [pc, #460]	@ (8001538 <logic_boiler+0x1ec>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	429a      	cmp	r2, r3
 8001370:	db03      	blt.n	800137a <logic_boiler+0x2e>
            boiler_on = 0;
 8001372:	4b6f      	ldr	r3, [pc, #444]	@ (8001530 <logic_boiler+0x1e4>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
 8001378:	e00f      	b.n	800139a <logic_boiler+0x4e>
        else if (!boiler_on &&
 800137a:	4b6d      	ldr	r3, [pc, #436]	@ (8001530 <logic_boiler+0x1e4>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10b      	bne.n	800139a <logic_boiler+0x4e>
                 temperature[0] <= (boiler_max - boiler_hyst))
 8001382:	4b6c      	ldr	r3, [pc, #432]	@ (8001534 <logic_boiler+0x1e8>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	4b6c      	ldr	r3, [pc, #432]	@ (8001538 <logic_boiler+0x1ec>)
 8001388:	6819      	ldr	r1, [r3, #0]
 800138a:	4b6c      	ldr	r3, [pc, #432]	@ (800153c <logic_boiler+0x1f0>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 8001390:	429a      	cmp	r2, r3
 8001392:	dc02      	bgt.n	800139a <logic_boiler+0x4e>
            boiler_on = 1;
 8001394:	4b66      	ldr	r3, [pc, #408]	@ (8001530 <logic_boiler+0x1e4>)
 8001396:	2201      	movs	r2, #1
 8001398:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800139a:	4b65      	ldr	r3, [pc, #404]	@ (8001530 <logic_boiler+0x1e4>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fdc4 	bl	8001f2c <relay1>
        return;
 80013a4:	e0be      	b.n	8001524 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 1 ===== */
    if (enable_zone1 && room_thermostat_allows(1))
 80013a6:	4b66      	ldr	r3, [pc, #408]	@ (8001540 <logic_boiler+0x1f4>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d033      	beq.n	8001418 <logic_boiler+0xcc>
 80013b0:	2001      	movs	r0, #1
 80013b2:	f7ff fe6b 	bl	800108c <room_thermostat_allows>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d02d      	beq.n	8001418 <logic_boiler+0xcc>
    {
        if (boiler_mode != BOILER_CO1)
 80013bc:	4b5b      	ldr	r3, [pc, #364]	@ (800152c <logic_boiler+0x1e0>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d005      	beq.n	80013d0 <logic_boiler+0x84>
        {
            boiler_mode = BOILER_CO1;
 80013c4:	4b59      	ldr	r3, [pc, #356]	@ (800152c <logic_boiler+0x1e0>)
 80013c6:	2202      	movs	r2, #2
 80013c8:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 80013ca:	4b59      	ldr	r3, [pc, #356]	@ (8001530 <logic_boiler+0x1e4>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co1)
 80013d0:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <logic_boiler+0x1e4>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d009      	beq.n	80013ec <logic_boiler+0xa0>
 80013d8:	4b56      	ldr	r3, [pc, #344]	@ (8001534 <logic_boiler+0x1e8>)
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	4b59      	ldr	r3, [pc, #356]	@ (8001544 <logic_boiler+0x1f8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	db03      	blt.n	80013ec <logic_boiler+0xa0>
            boiler_on = 0;
 80013e4:	4b52      	ldr	r3, [pc, #328]	@ (8001530 <logic_boiler+0x1e4>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
 80013ea:	e00f      	b.n	800140c <logic_boiler+0xc0>
        else if (!boiler_on &&
 80013ec:	4b50      	ldr	r3, [pc, #320]	@ (8001530 <logic_boiler+0x1e4>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d10b      	bne.n	800140c <logic_boiler+0xc0>
                 temperature[0] <= (set_co1 - hyst_co1))
 80013f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001534 <logic_boiler+0x1e8>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b52      	ldr	r3, [pc, #328]	@ (8001544 <logic_boiler+0x1f8>)
 80013fa:	6819      	ldr	r1, [r3, #0]
 80013fc:	4b52      	ldr	r3, [pc, #328]	@ (8001548 <logic_boiler+0x1fc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 8001402:	429a      	cmp	r2, r3
 8001404:	dc02      	bgt.n	800140c <logic_boiler+0xc0>
            boiler_on = 1;
 8001406:	4b4a      	ldr	r3, [pc, #296]	@ (8001530 <logic_boiler+0x1e4>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800140c:	4b48      	ldr	r3, [pc, #288]	@ (8001530 <logic_boiler+0x1e4>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fd8b 	bl	8001f2c <relay1>
        return;
 8001416:	e085      	b.n	8001524 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 2 ===== */
    if (enable_zone2 && room_thermostat_allows(2))
 8001418:	4b4c      	ldr	r3, [pc, #304]	@ (800154c <logic_boiler+0x200>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d033      	beq.n	800148a <logic_boiler+0x13e>
 8001422:	2002      	movs	r0, #2
 8001424:	f7ff fe32 	bl	800108c <room_thermostat_allows>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d02d      	beq.n	800148a <logic_boiler+0x13e>
    {
        if (boiler_mode != BOILER_CO2)
 800142e:	4b3f      	ldr	r3, [pc, #252]	@ (800152c <logic_boiler+0x1e0>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b03      	cmp	r3, #3
 8001434:	d005      	beq.n	8001442 <logic_boiler+0xf6>
        {
            boiler_mode = BOILER_CO2;
 8001436:	4b3d      	ldr	r3, [pc, #244]	@ (800152c <logic_boiler+0x1e0>)
 8001438:	2203      	movs	r2, #3
 800143a:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 800143c:	4b3c      	ldr	r3, [pc, #240]	@ (8001530 <logic_boiler+0x1e4>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co2)
 8001442:	4b3b      	ldr	r3, [pc, #236]	@ (8001530 <logic_boiler+0x1e4>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d009      	beq.n	800145e <logic_boiler+0x112>
 800144a:	4b3a      	ldr	r3, [pc, #232]	@ (8001534 <logic_boiler+0x1e8>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b40      	ldr	r3, [pc, #256]	@ (8001550 <logic_boiler+0x204>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	db03      	blt.n	800145e <logic_boiler+0x112>
            boiler_on = 0;
 8001456:	4b36      	ldr	r3, [pc, #216]	@ (8001530 <logic_boiler+0x1e4>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
 800145c:	e00f      	b.n	800147e <logic_boiler+0x132>
        else if (!boiler_on &&
 800145e:	4b34      	ldr	r3, [pc, #208]	@ (8001530 <logic_boiler+0x1e4>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10b      	bne.n	800147e <logic_boiler+0x132>
                 temperature[0] <= (set_co2 - hyst_co2))
 8001466:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <logic_boiler+0x1e8>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	4b39      	ldr	r3, [pc, #228]	@ (8001550 <logic_boiler+0x204>)
 800146c:	6819      	ldr	r1, [r3, #0]
 800146e:	4b39      	ldr	r3, [pc, #228]	@ (8001554 <logic_boiler+0x208>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 8001474:	429a      	cmp	r2, r3
 8001476:	dc02      	bgt.n	800147e <logic_boiler+0x132>
            boiler_on = 1;
 8001478:	4b2d      	ldr	r3, [pc, #180]	@ (8001530 <logic_boiler+0x1e4>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <logic_boiler+0x1e4>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f000 fd52 	bl	8001f2c <relay1>
        return;
 8001488:	e04c      	b.n	8001524 <logic_boiler+0x1d8>
    }

    /* ===== STREFA 3 ===== */
    if (enable_zone3 && room_thermostat_allows(3))
 800148a:	4b33      	ldr	r3, [pc, #204]	@ (8001558 <logic_boiler+0x20c>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	d033      	beq.n	80014fc <logic_boiler+0x1b0>
 8001494:	2003      	movs	r0, #3
 8001496:	f7ff fdf9 	bl	800108c <room_thermostat_allows>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d02d      	beq.n	80014fc <logic_boiler+0x1b0>
    {
        if (boiler_mode != BOILER_CO3)
 80014a0:	4b22      	ldr	r3, [pc, #136]	@ (800152c <logic_boiler+0x1e0>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d005      	beq.n	80014b4 <logic_boiler+0x168>
        {
            boiler_mode = BOILER_CO3;
 80014a8:	4b20      	ldr	r3, [pc, #128]	@ (800152c <logic_boiler+0x1e0>)
 80014aa:	2204      	movs	r2, #4
 80014ac:	701a      	strb	r2, [r3, #0]
            boiler_on   = 1;
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <logic_boiler+0x1e4>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
        }

        if (boiler_on && temperature[0] >= set_co3)
 80014b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001530 <logic_boiler+0x1e4>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d009      	beq.n	80014d0 <logic_boiler+0x184>
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <logic_boiler+0x1e8>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b26      	ldr	r3, [pc, #152]	@ (800155c <logic_boiler+0x210>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	db03      	blt.n	80014d0 <logic_boiler+0x184>
            boiler_on = 0;
 80014c8:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <logic_boiler+0x1e4>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	701a      	strb	r2, [r3, #0]
 80014ce:	e00f      	b.n	80014f0 <logic_boiler+0x1a4>
        else if (!boiler_on &&
 80014d0:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <logic_boiler+0x1e4>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d10b      	bne.n	80014f0 <logic_boiler+0x1a4>
                 temperature[0] <= (set_co3 - hyst_co3))
 80014d8:	4b16      	ldr	r3, [pc, #88]	@ (8001534 <logic_boiler+0x1e8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <logic_boiler+0x210>)
 80014de:	6819      	ldr	r1, [r3, #0]
 80014e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001560 <logic_boiler+0x214>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	1acb      	subs	r3, r1, r3
        else if (!boiler_on &&
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dc02      	bgt.n	80014f0 <logic_boiler+0x1a4>
            boiler_on = 1;
 80014ea:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <logic_boiler+0x1e4>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]

        relay1(boiler_on);
 80014f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001530 <logic_boiler+0x1e4>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 fd19 	bl	8001f2c <relay1>
        return;
 80014fa:	e013      	b.n	8001524 <logic_boiler+0x1d8>
    }

    /* ===== WYJŚCIE ===== */
    if (boiler_mode != BOILER_IDLE)
 80014fc:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <logic_boiler+0x1e0>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d006      	beq.n	8001512 <logic_boiler+0x1c6>
    {
        start_zone_cooldown(boiler_mode - BOILER_CO1 + 1);
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <logic_boiler+0x1e0>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	3b01      	subs	r3, #1
 800150a:	b2db      	uxtb	r3, r3
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fe25 	bl	800115c <start_zone_cooldown>
    }

    boiler_mode = BOILER_IDLE;
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <logic_boiler+0x1e0>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
    boiler_on   = 0;
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <logic_boiler+0x1e4>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
    relay1(0);
 800151e:	2000      	movs	r0, #0
 8001520:	f000 fd04 	bl	8001f2c <relay1>
}
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000760 	.word	0x20000760
 800152c:	20000762 	.word	0x20000762
 8001530:	20000761 	.word	0x20000761
 8001534:	20000560 	.word	0x20000560
 8001538:	20000024 	.word	0x20000024
 800153c:	20000028 	.word	0x20000028
 8001540:	20000554 	.word	0x20000554
 8001544:	20000004 	.word	0x20000004
 8001548:	20000008 	.word	0x20000008
 800154c:	20000555 	.word	0x20000555
 8001550:	2000000c 	.word	0x2000000c
 8001554:	20000010 	.word	0x20000010
 8001558:	20000556 	.word	0x20000556
 800155c:	20000014 	.word	0x20000014
 8001560:	20000018 	.word	0x20000018

08001564 <heat>:

/* =========================================================
 *                API
 * ========================================================= */
void heat(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
    logic_cwu();
 8001568:	f7ff fe18 	bl	800119c <logic_cwu>
    logic_pumps();
 800156c:	f7ff fe52 	bl	8001214 <logic_pumps>
    logic_boiler();
 8001570:	f7ff feec 	bl	800134c <logic_boiler>
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}

08001578 <init>:

extern uint8_t rx_buf[RX_BUF_SIZE];


void init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 800157c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001580:	f001 fb7c 	bl	8002c7c <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 8001584:	4812      	ldr	r0, [pc, #72]	@ (80015d0 <init+0x58>)
 8001586:	f004 fc31 	bl	8005dec <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800158a:	4812      	ldr	r0, [pc, #72]	@ (80015d4 <init+0x5c>)
 800158c:	f004 fc2e 	bl	8005dec <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8001590:	4811      	ldr	r0, [pc, #68]	@ (80015d8 <init+0x60>)
 8001592:	f004 fc2b 	bl	8005dec <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8001596:	4811      	ldr	r0, [pc, #68]	@ (80015dc <init+0x64>)
 8001598:	f004 fc28 	bl	8005dec <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc1);
 800159c:	4810      	ldr	r0, [pc, #64]	@ (80015e0 <init+0x68>)
 800159e:	f001 fbd5 	bl	8002d4c <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, adc, 8);
 80015a2:	2208      	movs	r2, #8
 80015a4:	490f      	ldr	r1, [pc, #60]	@ (80015e4 <init+0x6c>)
 80015a6:	480e      	ldr	r0, [pc, #56]	@ (80015e0 <init+0x68>)
 80015a8:	f001 fd94 	bl	80030d4 <HAL_ADC_Start_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 80015ac:	2214      	movs	r2, #20
 80015ae:	490e      	ldr	r1, [pc, #56]	@ (80015e8 <init+0x70>)
 80015b0:	480e      	ldr	r0, [pc, #56]	@ (80015ec <init+0x74>)
 80015b2:	f004 ffca 	bl	800654a <HAL_UARTEx_ReceiveToIdle_DMA>
    nrf24l01p_rx_init(2476, _250kbps);
 80015b6:	2102      	movs	r1, #2
 80015b8:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 80015bc:	f000 fc10 	bl	8001de0 <nrf24l01p_rx_init>
    delay_us_init();
 80015c0:	f7ff fc42 	bl	8000e48 <delay_us_init>
    uart_tx_init();
 80015c4:	f001 f8ca 	bl	800275c <uart_tx_init>
    uart_rx_init();
 80015c8:	f001 f9b8 	bl	800293c <uart_rx_init>

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	2000089c 	.word	0x2000089c
 80015d4:	200008e4 	.word	0x200008e4
 80015d8:	20000974 	.word	0x20000974
 80015dc:	200009bc 	.word	0x200009bc
 80015e0:	200004ac 	.word	0x200004ac
 80015e4:	20000778 	.word	0x20000778
 80015e8:	200007a0 	.word	0x200007a0
 80015ec:	20000d94 	.word	0x20000d94

080015f0 <HAL_GPIO_EXTI_Callback>:

/* =========================================================
 *                GPIO IRQ – NRF
 * ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	2b80      	cmp	r3, #128	@ 0x80
 80015fe:	d102      	bne.n	8001606 <HAL_GPIO_EXTI_Callback+0x16>
    {
        nrf_rx_flag = 1;
 8001600:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <HAL_GPIO_EXTI_Callback+0x24>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
    }
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	2000079d 	.word	0x2000079d

08001618 <HAL_TIM_PeriodElapsedCallback>:

/* =========================================================
 *                TIMERY
 * ========================================================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    /* ---- 1 ms system tick ---- */
    if (htim->Instance == TIM7)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a1e      	ldr	r2, [pc, #120]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d104      	bne.n	8001634 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        sys_ms++;
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	3301      	adds	r3, #1
 8001630:	4a1c      	ldr	r2, [pc, #112]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001632:	6013      	str	r3, [r2, #0]
    }

    if (htim->Instance == TIM6)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a1b      	ldr	r2, [pc, #108]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d11a      	bne.n	8001674 <HAL_TIM_PeriodElapsedCallback+0x5c>
    {
        if (zone_cooldown_active[1]) zone_cooldown_timer[1]++;
 800163e:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001640:	785b      	ldrb	r3, [r3, #1]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d004      	beq.n	8001650 <HAL_TIM_PeriodElapsedCallback+0x38>
 8001646:	4b1a      	ldr	r3, [pc, #104]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	3301      	adds	r3, #1
 800164c:	4a18      	ldr	r2, [pc, #96]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800164e:	6053      	str	r3, [r2, #4]
        if (zone_cooldown_active[2]) zone_cooldown_timer[2]++;
 8001650:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001652:	789b      	ldrb	r3, [r3, #2]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d004      	beq.n	8001662 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001658:	4b15      	ldr	r3, [pc, #84]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	3301      	adds	r3, #1
 800165e:	4a14      	ldr	r2, [pc, #80]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001660:	6093      	str	r3, [r2, #8]
        if (zone_cooldown_active[3]) zone_cooldown_timer[3]++;
 8001662:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001664:	78db      	ldrb	r3, [r3, #3]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <HAL_TIM_PeriodElapsedCallback+0x5c>
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	3301      	adds	r3, #1
 8001670:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001672:	60d3      	str	r3, [r2, #12]




    /* ---- Nextion refresh ---- */
    if (htim->Instance == TIM14)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0e      	ldr	r2, [pc, #56]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d102      	bne.n	8001684 <HAL_TIM_PeriodElapsedCallback+0x6c>
    {
        uart_tx_flag = 1;
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
    }

    /* ---- NRF TX trigger ---- */
    if (htim->Instance == TIM13)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a0c      	ldr	r2, [pc, #48]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d102      	bne.n	8001694 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
        rf_flag = 1;
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
    }
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	40001400 	.word	0x40001400
 80016a4:	20000798 	.word	0x20000798
 80016a8:	40001000 	.word	0x40001000
 80016ac:	20000764 	.word	0x20000764
 80016b0:	20000768 	.word	0x20000768
 80016b4:	40002000 	.word	0x40002000
 80016b8:	2000079c 	.word	0x2000079c
 80016bc:	40001c00 	.word	0x40001c00
 80016c0:	2000079e 	.word	0x2000079e

080016c4 <HAL_UARTEx_RxEventCallback>:

/* =========================================================
 *                UART RX → FIFO
 * ========================================================= */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	460b      	mov	r3, r1
 80016ce:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a08      	ldr	r2, [pc, #32]	@ (80016f8 <HAL_UARTEx_RxEventCallback+0x34>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d109      	bne.n	80016ee <HAL_UARTEx_RxEventCallback+0x2a>
    {
        uart_cmd_push(rx_buf, Size);
 80016da:	887b      	ldrh	r3, [r7, #2]
 80016dc:	4619      	mov	r1, r3
 80016de:	4807      	ldr	r0, [pc, #28]	@ (80016fc <HAL_UARTEx_RxEventCallback+0x38>)
 80016e0:	f000 ffa6 	bl	8002630 <uart_cmd_push>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 80016e4:	2220      	movs	r2, #32
 80016e6:	4905      	ldr	r1, [pc, #20]	@ (80016fc <HAL_UARTEx_RxEventCallback+0x38>)
 80016e8:	4805      	ldr	r0, [pc, #20]	@ (8001700 <HAL_UARTEx_RxEventCallback+0x3c>)
 80016ea:	f004 ff2e 	bl	800654a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40011000 	.word	0x40011000
 80016fc:	200007a0 	.word	0x200007a0
 8001700:	20000d94 	.word	0x20000d94

08001704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001708:	f001 fa46 	bl	8002b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170c:	f000 f81a 	bl	8001744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001710:	f7ff fc14 	bl	8000f3c <MX_GPIO_Init>
  MX_DMA_Init();
 8001714:	f7ff fbe2 	bl	8000edc <MX_DMA_Init>
  MX_ADC1_Init();
 8001718:	f7fe ff14 	bl	8000544 <MX_ADC1_Init>
  MX_TIM10_Init();
 800171c:	f000 fe84 	bl	8002428 <MX_TIM10_Init>
  MX_TIM14_Init();
 8001720:	f000 feca 	bl	80024b8 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8001724:	f001 f92c 	bl	8002980 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001728:	f000 fc86 	bl	8002038 <MX_SPI2_Init>
  MX_TIM13_Init();
 800172c:	f000 fea0 	bl	8002470 <MX_TIM13_Init>
  MX_TIM6_Init();
 8001730:	f000 fe24 	bl	800237c <MX_TIM6_Init>
  MX_TIM7_Init();
 8001734:	f000 fe58 	bl	80023e8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  init();
 8001738:	f7ff ff1e 	bl	8001578 <init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


cycle();
 800173c:	f7ff fb48 	bl	8000dd0 <cycle>
 8001740:	e7fc      	b.n	800173c <main+0x38>
	...

08001744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b094      	sub	sp, #80	@ 0x50
 8001748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	2234      	movs	r2, #52	@ 0x34
 8001750:	2100      	movs	r1, #0
 8001752:	4618      	mov	r0, r3
 8001754:	f006 f8e2 	bl	800791c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <SystemClock_Config+0xcc>)
 800176e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001770:	4a27      	ldr	r2, [pc, #156]	@ (8001810 <SystemClock_Config+0xcc>)
 8001772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001776:	6413      	str	r3, [r2, #64]	@ 0x40
 8001778:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <SystemClock_Config+0xcc>)
 800177a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001784:	2300      	movs	r3, #0
 8001786:	603b      	str	r3, [r7, #0]
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <SystemClock_Config+0xd0>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <SystemClock_Config+0xd0>)
 800178e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <SystemClock_Config+0xd0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800179c:	603b      	str	r3, [r7, #0]
 800179e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a4:	2301      	movs	r3, #1
 80017a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a8:	2310      	movs	r3, #16
 80017aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ac:	2302      	movs	r3, #2
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017b4:	2308      	movs	r3, #8
 80017b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 80017b8:	2364      	movs	r3, #100	@ 0x64
 80017ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017bc:	2302      	movs	r3, #2
 80017be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017c0:	2302      	movs	r3, #2
 80017c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017c4:	2302      	movs	r3, #2
 80017c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017c8:	f107 031c 	add.w	r3, r7, #28
 80017cc:	4618      	mov	r0, r3
 80017ce:	f003 f949 	bl	8004a64 <HAL_RCC_OscConfig>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017d8:	f000 f81e 	bl	8001818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017dc:	230f      	movs	r3, #15
 80017de:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e0:	2302      	movs	r3, #2
 80017e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e4:	2300      	movs	r3, #0
 80017e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017f2:	f107 0308 	add.w	r3, r7, #8
 80017f6:	2103      	movs	r1, #3
 80017f8:	4618      	mov	r0, r3
 80017fa:	f002 ff53 	bl	80046a4 <HAL_RCC_ClockConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001804:	f000 f808 	bl	8001818 <Error_Handler>
  }
}
 8001808:	bf00      	nop
 800180a:	3750      	adds	r7, #80	@ 0x50
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40023800 	.word	0x40023800
 8001814:	40007000 	.word	0x40007000

08001818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800181c:	b672      	cpsid	i
}
 800181e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <Error_Handler+0x8>

08001824 <build_nextion_msg>:
// statyczne bufory dla DMA — jeden na każdą wiadomość (bezpieczne dla DMA)
#define NEXTION_MSG_MAX 32
static uint8_t dma_buf[4][NEXTION_MSG_MAX];

static int build_nextion_msg(const char *comp, int temp, uint8_t *outbuf)
{
 8001824:	b480      	push	{r7}
 8001826:	b091      	sub	sp, #68	@ 0x44
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
    // ❌ nie wysyłamy ujemnych temperatur
    if (temp < 0) {
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2b00      	cmp	r3, #0
 8001834:	da02      	bge.n	800183c <build_nextion_msg+0x18>
        return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e0d1      	b.n	80019e0 <build_nextion_msg+0x1bc>
    }

    // budujemy: comp.txt="xx.xC" + 0xFF 0xFF 0xFF
    int i = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // component name i ".txt="
    const char *p = comp;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (*p && i < NEXTION_MSG_MAX) outbuf[i++] = *p++;
 8001844:	e00a      	b.n	800185c <build_nextion_msg+0x38>
 8001846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800184c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800184e:	1c51      	adds	r1, r2, #1
 8001850:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001852:	4611      	mov	r1, r2
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	440a      	add	r2, r1
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	7013      	strb	r3, [r2, #0]
 800185c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <build_nextion_msg+0x46>
 8001864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001866:	2b1f      	cmp	r3, #31
 8001868:	dded      	ble.n	8001846 <build_nextion_msg+0x22>
    const char suffix[] = ".txt=\"";
 800186a:	4a60      	ldr	r2, [pc, #384]	@ (80019ec <build_nextion_msg+0x1c8>)
 800186c:	f107 0318 	add.w	r3, r7, #24
 8001870:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001874:	6018      	str	r0, [r3, #0]
 8001876:	3304      	adds	r3, #4
 8001878:	8019      	strh	r1, [r3, #0]
 800187a:	3302      	adds	r3, #2
 800187c:	0c0a      	lsrs	r2, r1, #16
 800187e:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 8001880:	2300      	movs	r3, #0
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
 8001884:	e00e      	b.n	80018a4 <build_nextion_msg+0x80>
        outbuf[i++] = suffix[k];
 8001886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800188c:	461a      	mov	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	f107 0118 	add.w	r1, r7, #24
 8001896:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001898:	440a      	add	r2, r1
 800189a:	7812      	ldrb	r2, [r2, #0]
 800189c:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < (int)sizeof(suffix)-1 && i < NEXTION_MSG_MAX; k++)
 800189e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018a0:	3301      	adds	r3, #1
 80018a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80018a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018a6:	2b05      	cmp	r3, #5
 80018a8:	dc02      	bgt.n	80018b0 <build_nextion_msg+0x8c>
 80018aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018ac:	2b1f      	cmp	r3, #31
 80018ae:	ddea      	ble.n	8001886 <build_nextion_msg+0x62>

    // temp jest w dziesiątych (np. 245 -> 24.5)
    int integer = temp / 10;
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	4a4f      	ldr	r2, [pc, #316]	@ (80019f0 <build_nextion_msg+0x1cc>)
 80018b4:	fb82 1203 	smull	r1, r2, r2, r3
 80018b8:	1092      	asrs	r2, r2, #2
 80018ba:	17db      	asrs	r3, r3, #31
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	627b      	str	r3, [r7, #36]	@ 0x24
    int frac = temp % 10;
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	4b4b      	ldr	r3, [pc, #300]	@ (80019f0 <build_nextion_msg+0x1cc>)
 80018c4:	fb83 1302 	smull	r1, r3, r3, r2
 80018c8:	1099      	asrs	r1, r3, #2
 80018ca:	17d3      	asrs	r3, r2, #31
 80018cc:	1ac9      	subs	r1, r1, r3
 80018ce:	460b      	mov	r3, r1
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	623b      	str	r3, [r7, #32]

    // część całkowita
    char numbuf[8];
    int idx = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (integer == 0) numbuf[idx++] = '0';
 80018de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d108      	bne.n	80018f6 <build_nextion_msg+0xd2>
 80018e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	633a      	str	r2, [r7, #48]	@ 0x30
 80018ea:	3340      	adds	r3, #64	@ 0x40
 80018ec:	443b      	add	r3, r7
 80018ee:	2230      	movs	r2, #48	@ 0x30
 80018f0:	f803 2c30 	strb.w	r2, [r3, #-48]
 80018f4:	e026      	b.n	8001944 <build_nextion_msg+0x120>
    else {
        int t = integer;
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 80018fa:	e01d      	b.n	8001938 <build_nextion_msg+0x114>
            numbuf[idx++] = '0' + (t % 10);
 80018fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018fe:	4b3c      	ldr	r3, [pc, #240]	@ (80019f0 <build_nextion_msg+0x1cc>)
 8001900:	fb83 1302 	smull	r1, r3, r3, r2
 8001904:	1099      	asrs	r1, r3, #2
 8001906:	17d3      	asrs	r3, r2, #31
 8001908:	1ac9      	subs	r1, r1, r3
 800190a:	460b      	mov	r3, r1
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	440b      	add	r3, r1
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	1ad1      	subs	r1, r2, r3
 8001914:	b2ca      	uxtb	r2, r1
 8001916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001918:	1c59      	adds	r1, r3, #1
 800191a:	6339      	str	r1, [r7, #48]	@ 0x30
 800191c:	3230      	adds	r2, #48	@ 0x30
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	3340      	adds	r3, #64	@ 0x40
 8001922:	443b      	add	r3, r7
 8001924:	f803 2c30 	strb.w	r2, [r3, #-48]
            t /= 10;
 8001928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192a:	4a31      	ldr	r2, [pc, #196]	@ (80019f0 <build_nextion_msg+0x1cc>)
 800192c:	fb82 1203 	smull	r1, r2, r2, r3
 8001930:	1092      	asrs	r2, r2, #2
 8001932:	17db      	asrs	r3, r3, #31
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (t > 0 && idx < (int)sizeof(numbuf)) {
 8001938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800193a:	2b00      	cmp	r3, #0
 800193c:	dd02      	ble.n	8001944 <build_nextion_msg+0x120>
 800193e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001940:	2b07      	cmp	r3, #7
 8001942:	dddb      	ble.n	80018fc <build_nextion_msg+0xd8>
        }
    }

    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001946:	3b01      	subs	r3, #1
 8001948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800194a:	e00e      	b.n	800196a <build_nextion_msg+0x146>
        outbuf[i++] = numbuf[j];
 800194c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001952:	461a      	mov	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4413      	add	r3, r2
 8001958:	f107 0110 	add.w	r1, r7, #16
 800195c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800195e:	440a      	add	r2, r1
 8001960:	7812      	ldrb	r2, [r2, #0]
 8001962:	701a      	strb	r2, [r3, #0]
    for (int j = idx-1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001966:	3b01      	subs	r3, #1
 8001968:	62bb      	str	r3, [r7, #40]	@ 0x28
 800196a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800196c:	2b00      	cmp	r3, #0
 800196e:	db02      	blt.n	8001976 <build_nextion_msg+0x152>
 8001970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001972:	2b1f      	cmp	r3, #31
 8001974:	ddea      	ble.n	800194c <build_nextion_msg+0x128>
    // część ułamkowa
   // if (i < NEXTION_MSG_MAX) outbuf[i++] = '.';
    //if (i < NEXTION_MSG_MAX) outbuf[i++] = '0' + frac;

    // 'C' i zamknięcie
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 8001976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001978:	2b1f      	cmp	r3, #31
 800197a:	dc07      	bgt.n	800198c <build_nextion_msg+0x168>
 800197c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001982:	461a      	mov	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4413      	add	r3, r2
 8001988:	2243      	movs	r2, #67	@ 0x43
 800198a:	701a      	strb	r2, [r3, #0]
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 800198c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800198e:	2b1f      	cmp	r3, #31
 8001990:	dc07      	bgt.n	80019a2 <build_nextion_msg+0x17e>
 8001992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001998:	461a      	mov	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	2222      	movs	r2, #34	@ 0x22
 80019a0:	701a      	strb	r2, [r3, #0]

    // terminator Nextion
    if (i + 3 <= NEXTION_MSG_MAX) {
 80019a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019a4:	2b1d      	cmp	r3, #29
 80019a6:	dc19      	bgt.n	80019dc <build_nextion_msg+0x1b8>
        outbuf[i++] = 0xFF;
 80019a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019ae:	461a      	mov	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	22ff      	movs	r2, #255	@ 0xff
 80019b6:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 80019b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019be:	461a      	mov	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	22ff      	movs	r2, #255	@ 0xff
 80019c6:	701a      	strb	r2, [r3, #0]
        outbuf[i++] = 0xFF;
 80019c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019ce:	461a      	mov	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4413      	add	r3, r2
 80019d4:	22ff      	movs	r2, #255	@ 0xff
 80019d6:	701a      	strb	r2, [r3, #0]
    } else {
        return -1;
    }

    return i;
 80019d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019da:	e001      	b.n	80019e0 <build_nextion_msg+0x1bc>
        return -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3744      	adds	r7, #68	@ 0x44
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	08007a78 	.word	0x08007a78
 80019f0:	66666667 	.word	0x66666667

080019f4 <SendTemperatureNextion>:


void SendTemperatureNextion(void)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b087      	sub	sp, #28
 80019f8:	af00      	add	r7, sp, #0
    /* ===================== RX z NRF ===================== */
    if (rx_data[0] == 7 && rx_data[1] == 7)
 80019fa:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa4 <SendTemperatureNextion+0xb0>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b07      	cmp	r3, #7
 8001a00:	d103      	bne.n	8001a0a <SendTemperatureNextion+0x16>
 8001a02:	4b28      	ldr	r3, [pc, #160]	@ (8001aa4 <SendTemperatureNextion+0xb0>)
 8001a04:	785b      	ldrb	r3, [r3, #1]
 8001a06:	2b07      	cmp	r3, #7
 8001a08:	d009      	beq.n	8001a1e <SendTemperatureNextion+0x2a>
    {
        // pakiet synchronizacyjny – nic nie rób
    }
    else
    {
        temperature[2] = (rx_data[0] * 10) ;
 8001a0a:	4b26      	ldr	r3, [pc, #152]	@ (8001aa4 <SendTemperatureNextion+0xb0>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4613      	mov	r3, r2
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	4413      	add	r3, r2
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <SendTemperatureNextion+0xb4>)
 8001a1c:	609a      	str	r2, [r3, #8]
    }

    /* ===================== ROUND ROBIN ===================== */
    static uint8_t current_index = 0;

    const char *names[4] = {
 8001a1e:	4b23      	ldr	r3, [pc, #140]	@ (8001aac <SendTemperatureNextion+0xb8>)
 8001a20:	1d3c      	adds	r4, r7, #4
 8001a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "t_room",
        "tTemp4"
    };

    /* ===================== BUILD FRAME ===================== */
    int len = build_nextion_msg(
 8001a28:	4b21      	ldr	r3, [pc, #132]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	3318      	adds	r3, #24
 8001a30:	443b      	add	r3, r7
 8001a32:	f853 0c14 	ldr.w	r0, [r3, #-20]
 8001a36:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa8 <SendTemperatureNextion+0xb4>)
 8001a3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        names[current_index],
        temperature[current_index],
        dma_buf[current_index]
 8001a42:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	015b      	lsls	r3, r3, #5
 8001a48:	4a1a      	ldr	r2, [pc, #104]	@ (8001ab4 <SendTemperatureNextion+0xc0>)
 8001a4a:	4413      	add	r3, r2
    int len = build_nextion_msg(
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	f7ff fee9 	bl	8001824 <build_nextion_msg>
 8001a52:	6178      	str	r0, [r7, #20]
    );

    if (len <= 0)
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	dc09      	bgt.n	8001a6e <SendTemperatureNextion+0x7a>
    {
        current_index = (current_index + 1) & 0x03;
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	f003 0303 	and.w	r3, r3, #3
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a6a:	701a      	strb	r2, [r3, #0]
 8001a6c:	e017      	b.n	8001a9e <SendTemperatureNextion+0xaa>
        return;
    }

    /* ===================== TX BUFFER (DMA BACKGROUND) ===================== */
    uart_tx_write(dma_buf[current_index], (uint16_t)len);
 8001a6e:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	015b      	lsls	r3, r3, #5
 8001a74:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab4 <SendTemperatureNextion+0xc0>)
 8001a76:	4413      	add	r3, r2
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	b292      	uxth	r2, r2
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f000 fe84 	bl	800278c <uart_tx_write>

    current_index++;
 8001a84:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a8e:	701a      	strb	r2, [r3, #0]
    if (current_index >= 4)
 8001a90:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d902      	bls.n	8001a9e <SendTemperatureNextion+0xaa>
        current_index = 0;
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <SendTemperatureNextion+0xbc>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
}
 8001a9e:	371c      	adds	r7, #28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd90      	pop	{r4, r7, pc}
 8001aa4:	20000580 	.word	0x20000580
 8001aa8:	20000560 	.word	0x20000560
 8001aac:	08007aa0 	.word	0x08007aa0
 8001ab0:	20000840 	.word	0x20000840
 8001ab4:	200007c0 	.word	0x200007c0

08001ab8 <cs_high>:
/* ============================================================
 *  GPIO helpers
 * ============================================================ */

static inline void cs_high(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac2:	4802      	ldr	r0, [pc, #8]	@ (8001acc <cs_high+0x14>)
 8001ac4:	f002 fdbc 	bl	8004640 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40020800 	.word	0x40020800

08001ad0 <cs_low>:

static inline void cs_low(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ada:	4802      	ldr	r0, [pc, #8]	@ (8001ae4 <cs_low+0x14>)
 8001adc:	f002 fdb0 	bl	8004640 <HAL_GPIO_WritePin>
                      NRF24L01P_SPI_CS_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40020800 	.word	0x40020800

08001ae8 <ce_high>:

static inline void ce_high(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001af2:	4802      	ldr	r0, [pc, #8]	@ (8001afc <ce_high+0x14>)
 8001af4:	f002 fda4 	bl	8004640 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_SET);
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40020000 	.word	0x40020000

08001b00 <ce_low>:

static inline void ce_low(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b0a:	4802      	ldr	r0, [pc, #8]	@ (8001b14 <ce_low+0x14>)
 8001b0c:	f002 fd98 	bl	8004640 <HAL_GPIO_WritePin>
                      NRF24L01P_CE_PIN_NUMBER,
                      GPIO_PIN_RESET);
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40020000 	.word	0x40020000

08001b18 <read_register>:
/* ============================================================
 *  SPI low level
 * ============================================================ */

static uint8_t read_register(uint8_t reg)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	73fb      	strb	r3, [r7, #15]
    uint8_t status, val;

    cs_low();
 8001b26:	f7ff ffd3 	bl	8001ad0 <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001b2a:	f107 020e 	add.w	r2, r7, #14
 8001b2e:	f107 010f 	add.w	r1, r7, #15
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2301      	movs	r3, #1
 8001b3a:	4809      	ldr	r0, [pc, #36]	@ (8001b60 <read_register+0x48>)
 8001b3c:	f003 fcfc 	bl	8005538 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001b40:	f107 010d 	add.w	r1, r7, #13
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
 8001b48:	2201      	movs	r2, #1
 8001b4a:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <read_register+0x48>)
 8001b4c:	f003 fbdb 	bl	8005306 <HAL_SPI_Receive>
    cs_high();
 8001b50:	f7ff ffb2 	bl	8001ab8 <cs_high>

    return val;
 8001b54:	7b7b      	ldrb	r3, [r7, #13]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000844 	.word	0x20000844

08001b64 <write_register>:

static void write_register(uint8_t reg, uint8_t value)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	71fb      	strb	r3, [r7, #7]
 8001b70:	4613      	mov	r3, r2
 8001b72:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f043 0320 	orr.w	r3, r3, #32
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001b7e:	f7ff ffa7 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b82:	f107 010f 	add.w	r1, r7, #15
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4807      	ldr	r0, [pc, #28]	@ (8001bac <write_register+0x48>)
 8001b8e:	f003 fa76 	bl	800507e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001b92:	1db9      	adds	r1, r7, #6
 8001b94:	f04f 33ff 	mov.w	r3, #4294967295
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4804      	ldr	r0, [pc, #16]	@ (8001bac <write_register+0x48>)
 8001b9c:	f003 fa6f 	bl	800507e <HAL_SPI_Transmit>
    cs_high();
 8001ba0:	f7ff ff8a 	bl	8001ab8 <cs_high>
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000844 	.word	0x20000844

08001bb0 <write_address>:

static void write_address(uint8_t reg, const uint8_t *addr, uint8_t len)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	f043 0320 	orr.w	r3, r3, #32
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	73fb      	strb	r3, [r7, #15]

    cs_low();
 8001bca:	f7ff ff81 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001bce:	f107 010f 	add.w	r1, r7, #15
 8001bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4808      	ldr	r0, [pc, #32]	@ (8001bfc <write_address+0x4c>)
 8001bda:	f003 fa50 	bl	800507e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 8001bde:	79bb      	ldrb	r3, [r7, #6]
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	6839      	ldr	r1, [r7, #0]
 8001be8:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <write_address+0x4c>)
 8001bea:	f003 fa48 	bl	800507e <HAL_SPI_Transmit>
    cs_high();
 8001bee:	f7ff ff63 	bl	8001ab8 <cs_high>
}
 8001bf2:	bf00      	nop
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000844 	.word	0x20000844

08001c00 <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
    cs_high();
 8001c04:	f7ff ff58 	bl	8001ab8 <cs_high>
    ce_low();
 8001c08:	f7ff ff7a 	bl	8001b00 <ce_low>

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 8001c0c:	2108      	movs	r1, #8
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f7ff ffa8 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001c14:	213f      	movs	r1, #63	@ 0x3f
 8001c16:	2001      	movs	r0, #1
 8001c18:	f7ff ffa4 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	2002      	movs	r0, #2
 8001c20:	f7ff ffa0 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 8001c24:	2103      	movs	r1, #3
 8001c26:	2003      	movs	r0, #3
 8001c28:	f7ff ff9c 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 8001c2c:	2113      	movs	r1, #19
 8001c2e:	2004      	movs	r0, #4
 8001c30:	f7ff ff98 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_RF_CH,      76);
 8001c34:	214c      	movs	r1, #76	@ 0x4c
 8001c36:	2005      	movs	r0, #5
 8001c38:	f7ff ff94 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 8001c3c:	2107      	movs	r1, #7
 8001c3e:	2006      	movs	r0, #6
 8001c40:	f7ff ff90 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 8001c44:	2170      	movs	r1, #112	@ 0x70
 8001c46:	2007      	movs	r0, #7
 8001c48:	f7ff ff8c 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_DYNPD,      0x00);
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	201c      	movs	r0, #28
 8001c50:	f7ff ff88 	bl	8001b64 <write_register>
    write_register(NRF24L01P_REG_FEATURE,    0x00);
 8001c54:	2100      	movs	r1, #0
 8001c56:	201d      	movs	r0, #29
 8001c58:	f7ff ff84 	bl	8001b64 <write_register>

    nrf24l01p_flush_rx_fifo();
 8001c5c:	f000 f8aa 	bl	8001db4 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001c60:	f000 f892 	bl	8001d88 <nrf24l01p_flush_tx_fifo>
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <nrf24l01p_power_up>:

void nrf24l01p_power_up(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff ff52 	bl	8001b18 <read_register>
 8001c74:	4603      	mov	r3, r0
 8001c76:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	f043 0302 	orr.w	r3, r3, #2
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	4619      	mov	r1, r3
 8001c82:	2000      	movs	r0, #0
 8001c84:	f7ff ff6e 	bl	8001b64 <write_register>
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001c96:	2000      	movs	r0, #0
 8001c98:	f7ff ff3e 	bl	8001b18 <read_register>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	4619      	mov	r1, r3
 8001caa:	2000      	movs	r0, #0
 8001cac:	f7ff ff5a 	bl	8001b64 <write_register>
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
    uint8_t cfg = read_register(NRF24L01P_REG_CONFIG);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f7ff ff2a 	bl	8001b18 <read_register>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	f023 0301 	bic.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f7ff ff46 	bl	8001b64 <write_register>
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <nrf24l01p_set_rf_channel>:
/* ============================================================
 *  RF
 * ============================================================ */

void nrf24l01p_set_rf_channel(channel MHz)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	3b60      	subs	r3, #96	@ 0x60
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	2005      	movs	r0, #5
 8001cf6:	f7ff ff35 	bl	8001b64 <write_register>
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b084      	sub	sp, #16
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	4603      	mov	r3, r0
 8001d0a:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001d0c:	2006      	movs	r0, #6
 8001d0e:	f7ff ff03 	bl	8001b18 <read_register>
 8001d12:	4603      	mov	r3, r0
 8001d14:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001d18:	73fb      	strb	r3, [r7, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d104      	bne.n	8001d2a <nrf24l01p_set_rf_air_data_rate+0x28>
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	f043 0308 	orr.w	r3, r3, #8
 8001d26:	73fb      	strb	r3, [r7, #15]
 8001d28:	e006      	b.n	8001d38 <nrf24l01p_set_rf_air_data_rate+0x36>
    else if (bps == _250kbps) rf |= (1 << 5);
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d103      	bne.n	8001d38 <nrf24l01p_set_rf_air_data_rate+0x36>
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	f043 0320 	orr.w	r3, r3, #32
 8001d36:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	2006      	movs	r0, #6
 8001d3e:	f7ff ff11 	bl	8001b64 <write_register>
}
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b084      	sub	sp, #16
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	71fb      	strb	r3, [r7, #7]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001d54:	2006      	movs	r0, #6
 8001d56:	f7ff fedf 	bl	8001b18 <read_register>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f023 0306 	bic.w	r3, r3, #6
 8001d60:	73fb      	strb	r3, [r7, #15]
    rf |= (dBm << 1);
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	b25a      	sxtb	r2, r3
 8001d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_RF_SETUP, rf);
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	4619      	mov	r1, r3
 8001d78:	2006      	movs	r0, #6
 8001d7a:	f7ff fef3 	bl	8001b64 <write_register>
}
 8001d7e:	bf00      	nop
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <nrf24l01p_flush_tx_fifo>:
/* ============================================================
 *  FIFO
 * ============================================================ */

void nrf24l01p_flush_tx_fifo(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001d8e:	23e1      	movs	r3, #225	@ 0xe1
 8001d90:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001d92:	f7ff fe9d 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d96:	1df9      	adds	r1, r7, #7
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4804      	ldr	r0, [pc, #16]	@ (8001db0 <nrf24l01p_flush_tx_fifo+0x28>)
 8001da0:	f003 f96d 	bl	800507e <HAL_SPI_Transmit>
    cs_high();
 8001da4:	f7ff fe88 	bl	8001ab8 <cs_high>
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000844 	.word	0x20000844

08001db4 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001dba:	23e2      	movs	r3, #226	@ 0xe2
 8001dbc:	71fb      	strb	r3, [r7, #7]
    cs_low();
 8001dbe:	f7ff fe87 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001dc2:	1df9      	adds	r1, r7, #7
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc8:	2201      	movs	r2, #1
 8001dca:	4804      	ldr	r0, [pc, #16]	@ (8001ddc <nrf24l01p_flush_rx_fifo+0x28>)
 8001dcc:	f003 f957 	bl	800507e <HAL_SPI_Transmit>
    cs_high();
 8001dd0:	f7ff fe72 	bl	8001ab8 <cs_high>
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000844 	.word	0x20000844

08001de0 <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	460a      	mov	r2, r1
 8001dea:	80fb      	strh	r3, [r7, #6]
 8001dec:	4613      	mov	r3, r2
 8001dee:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8001df0:	f7ff ff06 	bl	8001c00 <nrf24l01p_reset>
    nrf24l01p_prx_mode();
 8001df4:	f7ff ff4c 	bl	8001c90 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8001df8:	f7ff ff36 	bl	8001c68 <nrf24l01p_power_up>
    HAL_Delay(2);
 8001dfc:	2002      	movs	r0, #2
 8001dfe:	f000 ff3d 	bl	8002c7c <HAL_Delay>

    nrf24l01p_set_rf_channel(MHz);
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff6b 	bl	8001ce0 <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8001e0a:	797b      	ldrb	r3, [r7, #5]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ff78 	bl	8001d02 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8001e12:	2003      	movs	r0, #3
 8001e14:	f7ff ff99 	bl	8001d4a <nrf24l01p_set_rf_tx_output_power>

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
 8001e18:	2205      	movs	r2, #5
 8001e1a:	4907      	ldr	r1, [pc, #28]	@ (8001e38 <nrf24l01p_rx_init+0x58>)
 8001e1c:	200a      	movs	r0, #10
 8001e1e:	f7ff fec7 	bl	8001bb0 <write_address>
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 8001e22:	2108      	movs	r1, #8
 8001e24:	2011      	movs	r0, #17
 8001e26:	f7ff fe9d 	bl	8001b64 <write_register>

    ce_high();   // RX ciągle włączony
 8001e2a:	f7ff fe5d 	bl	8001ae8 <ce_high>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	08007ab0 	.word	0x08007ab0

08001e3c <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
    // skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001e44:	2170      	movs	r1, #112	@ 0x70
 8001e46:	2007      	movs	r0, #7
 8001e48:	f7ff fe8c 	bl	8001b64 <write_register>

    // FIFO musi być puste
    nrf24l01p_flush_tx_fifo();
 8001e4c:	f7ff ff9c 	bl	8001d88 <nrf24l01p_flush_tx_fifo>

    // załaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8001e50:	23a0      	movs	r3, #160	@ 0xa0
 8001e52:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001e54:	f7ff fe3c 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e58:	f107 010f 	add.w	r1, r7, #15
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	2201      	movs	r2, #1
 8001e62:	480b      	ldr	r0, [pc, #44]	@ (8001e90 <nrf24l01p_tx_transmit+0x54>)
 8001e64:	f003 f90b 	bl	800507e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6c:	2208      	movs	r2, #8
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	4807      	ldr	r0, [pc, #28]	@ (8001e90 <nrf24l01p_tx_transmit+0x54>)
 8001e72:	f003 f904 	bl	800507e <HAL_SPI_Transmit>
    cs_high();
 8001e76:	f7ff fe1f 	bl	8001ab8 <cs_high>

    // impuls CE (>=10 µs)
    ce_high();
 8001e7a:	f7ff fe35 	bl	8001ae8 <ce_high>
    delay_us(20);
 8001e7e:	2014      	movs	r0, #20
 8001e80:	f7ff f80a 	bl	8000e98 <delay_us>
    ce_low();
 8001e84:	f7ff fe3c 	bl	8001b00 <ce_low>
}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000844 	.word	0x20000844

08001e94 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 8001e9c:	2361      	movs	r3, #97	@ 0x61
 8001e9e:	73fb      	strb	r3, [r7, #15]
    cs_low();
 8001ea0:	f7ff fe16 	bl	8001ad0 <cs_low>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ea4:	f107 010f 	add.w	r1, r7, #15
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eac:	2201      	movs	r2, #1
 8001eae:	480a      	ldr	r0, [pc, #40]	@ (8001ed8 <nrf24l01p_rx_receive+0x44>)
 8001eb0:	f003 f8e5 	bl	800507e <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb8:	2208      	movs	r2, #8
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	4806      	ldr	r0, [pc, #24]	@ (8001ed8 <nrf24l01p_rx_receive+0x44>)
 8001ebe:	f003 fa22 	bl	8005306 <HAL_SPI_Receive>
    cs_high();
 8001ec2:	f7ff fdf9 	bl	8001ab8 <cs_high>

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 8001ec6:	2140      	movs	r1, #64	@ 0x40
 8001ec8:	2007      	movs	r0, #7
 8001eca:	f7ff fe4b 	bl	8001b64 <write_register>
}
 8001ece:	bf00      	nop
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000844 	.word	0x20000844

08001edc <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przełączenie z RX do TX (bez wysyłania danych)
 *        Zawsze wołaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
    // 1️⃣ ZAWSZE CE LOW przed zmianą trybu
    ce_low();
 8001ee0:	f7ff fe0e 	bl	8001b00 <ce_low>

    // 2️⃣ Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001ee4:	2170      	movs	r1, #112	@ 0x70
 8001ee6:	2007      	movs	r0, #7
 8001ee8:	f7ff fe3c 	bl	8001b64 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_rx_fifo();
 8001eec:	f7ff ff62 	bl	8001db4 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8001ef0:	f7ff ff4a 	bl	8001d88 <nrf24l01p_flush_tx_fifo>

    // 4️⃣ Tryb TX
    nrf24l01p_ptx_mode();
 8001ef4:	f7ff fee0 	bl	8001cb8 <nrf24l01p_ptx_mode>

    // 5️⃣ Czas przejścia STBY->TX (datasheet)
    delay_us(130);
 8001ef8:	2082      	movs	r0, #130	@ 0x82
 8001efa:	f7fe ffcd 	bl	8000e98 <delay_us>
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przełączenie z TX do RX (powrót do nasłuchu)
 *        Wołaj PO wysłaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
    // 1️⃣ CE LOW
    ce_low();
 8001f06:	f7ff fdfb 	bl	8001b00 <ce_low>

    // 2️⃣ Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8001f0a:	2170      	movs	r1, #112	@ 0x70
 8001f0c:	2007      	movs	r0, #7
 8001f0e:	f7ff fe29 	bl	8001b64 <write_register>

    // 3️⃣ Wyczyść FIFO
    nrf24l01p_flush_tx_fifo();
 8001f12:	f7ff ff39 	bl	8001d88 <nrf24l01p_flush_tx_fifo>
    nrf24l01p_flush_rx_fifo();
 8001f16:	f7ff ff4d 	bl	8001db4 <nrf24l01p_flush_rx_fifo>

    // 4️⃣ Tryb RX
    nrf24l01p_prx_mode();
 8001f1a:	f7ff feb9 	bl	8001c90 <nrf24l01p_prx_mode>

    // 5️⃣ Czas STBY->RX
    delay_us(130);
 8001f1e:	2082      	movs	r0, #130	@ 0x82
 8001f20:	f7fe ffba 	bl	8000e98 <delay_us>

    // 6️⃣ Start nasłuchu
    ce_high();
 8001f24:	f7ff fde0 	bl	8001ae8 <ce_high>
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <relay1>:




void relay1(uint8_t state)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d106      	bne.n	8001f4a <relay1+0x1e>
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f42:	4807      	ldr	r0, [pc, #28]	@ (8001f60 <relay1+0x34>)
 8001f44:	f002 fb7c 	bl	8004640 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
	}
}
 8001f48:	e005      	b.n	8001f56 <relay1+0x2a>
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f50:	4803      	ldr	r0, [pc, #12]	@ (8001f60 <relay1+0x34>)
 8001f52:	f002 fb75 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40020400 	.word	0x40020400

08001f64 <relay2>:


void relay2(uint8_t state)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d106      	bne.n	8001f82 <relay2+0x1e>
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f7a:	4807      	ldr	r0, [pc, #28]	@ (8001f98 <relay2+0x34>)
 8001f7c:	f002 fb60 	bl	8004640 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
	}
}
 8001f80:	e005      	b.n	8001f8e <relay2+0x2a>
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f88:	4803      	ldr	r0, [pc, #12]	@ (8001f98 <relay2+0x34>)
 8001f8a:	f002 fb59 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40020400 	.word	0x40020400

08001f9c <relay3>:


void relay3(uint8_t state)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001fa6:	79fb      	ldrb	r3, [r7, #7]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d105      	bne.n	8001fb8 <relay3+0x1c>
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8001fac:	2200      	movs	r2, #0
 8001fae:	2180      	movs	r1, #128	@ 0x80
 8001fb0:	4806      	ldr	r0, [pc, #24]	@ (8001fcc <relay3+0x30>)
 8001fb2:	f002 fb45 	bl	8004640 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
	}
}
 8001fb6:	e004      	b.n	8001fc2 <relay3+0x26>
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	2180      	movs	r1, #128	@ 0x80
 8001fbc:	4803      	ldr	r0, [pc, #12]	@ (8001fcc <relay3+0x30>)
 8001fbe:	f002 fb3f 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40020400 	.word	0x40020400

08001fd0 <relay4>:

void relay4(uint8_t state)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d105      	bne.n	8001fec <relay4+0x1c>
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_RESET);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2140      	movs	r1, #64	@ 0x40
 8001fe4:	4806      	ldr	r0, [pc, #24]	@ (8002000 <relay4+0x30>)
 8001fe6:	f002 fb2b 	bl	8004640 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
	}
}
 8001fea:	e004      	b.n	8001ff6 <relay4+0x26>
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
 8001fec:	2201      	movs	r2, #1
 8001fee:	2140      	movs	r1, #64	@ 0x40
 8001ff0:	4803      	ldr	r0, [pc, #12]	@ (8002000 <relay4+0x30>)
 8001ff2:	f002 fb25 	bl	8004640 <HAL_GPIO_WritePin>
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40020400 	.word	0x40020400

08002004 <relay5>:


void relay5(uint8_t state)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
	if(state == 0)
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d105      	bne.n	8002020 <relay5+0x1c>
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8002014:	2200      	movs	r2, #0
 8002016:	2120      	movs	r1, #32
 8002018:	4806      	ldr	r0, [pc, #24]	@ (8002034 <relay5+0x30>)
 800201a:	f002 fb11 	bl	8004640 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
	}
}
 800201e:	e004      	b.n	800202a <relay5+0x26>
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8002020:	2201      	movs	r2, #1
 8002022:	2120      	movs	r1, #32
 8002024:	4803      	ldr	r0, [pc, #12]	@ (8002034 <relay5+0x30>)
 8002026:	f002 fb0b 	bl	8004640 <HAL_GPIO_WritePin>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40020400 	.word	0x40020400

08002038 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800203c:	4b17      	ldr	r3, [pc, #92]	@ (800209c <MX_SPI2_Init+0x64>)
 800203e:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <MX_SPI2_Init+0x68>)
 8002040:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002042:	4b16      	ldr	r3, [pc, #88]	@ (800209c <MX_SPI2_Init+0x64>)
 8002044:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002048:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800204a:	4b14      	ldr	r3, [pc, #80]	@ (800209c <MX_SPI2_Init+0x64>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <MX_SPI2_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002056:	4b11      	ldr	r3, [pc, #68]	@ (800209c <MX_SPI2_Init+0x64>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <MX_SPI2_Init+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002062:	4b0e      	ldr	r3, [pc, #56]	@ (800209c <MX_SPI2_Init+0x64>)
 8002064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002068:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800206a:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <MX_SPI2_Init+0x64>)
 800206c:	2230      	movs	r2, #48	@ 0x30
 800206e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <MX_SPI2_Init+0x64>)
 8002072:	2200      	movs	r2, #0
 8002074:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002076:	4b09      	ldr	r3, [pc, #36]	@ (800209c <MX_SPI2_Init+0x64>)
 8002078:	2200      	movs	r2, #0
 800207a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800207c:	4b07      	ldr	r3, [pc, #28]	@ (800209c <MX_SPI2_Init+0x64>)
 800207e:	2200      	movs	r2, #0
 8002080:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <MX_SPI2_Init+0x64>)
 8002084:	220a      	movs	r2, #10
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002088:	4804      	ldr	r0, [pc, #16]	@ (800209c <MX_SPI2_Init+0x64>)
 800208a:	f002 ff6f 	bl	8004f6c <HAL_SPI_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002094:	f7ff fbc0 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000844 	.word	0x20000844
 80020a0:	40003800 	.word	0x40003800

080020a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	@ 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002174 <HAL_SPI_MspInit+0xd0>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d152      	bne.n	800216c <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d6:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a23      	ldr	r2, [pc, #140]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b21      	ldr	r3, [pc, #132]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a1c      	ldr	r2, [pc, #112]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_SPI_MspInit+0xd4>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800211a:	230c      	movs	r3, #12
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800212a:	2305      	movs	r3, #5
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4811      	ldr	r0, [pc, #68]	@ (800217c <HAL_SPI_MspInit+0xd8>)
 8002136:	f002 f907 	bl	8004348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800213a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800214c:	2305      	movs	r3, #5
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	480a      	ldr	r0, [pc, #40]	@ (8002180 <HAL_SPI_MspInit+0xdc>)
 8002158:	f002 f8f6 	bl	8004348 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800215c:	2200      	movs	r2, #0
 800215e:	2100      	movs	r1, #0
 8002160:	2024      	movs	r0, #36	@ 0x24
 8002162:	f001 fcb8 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002166:	2024      	movs	r0, #36	@ 0x24
 8002168:	f001 fcd1 	bl	8003b0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800216c:	bf00      	nop
 800216e:	3728      	adds	r7, #40	@ 0x28
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40003800 	.word	0x40003800
 8002178:	40023800 	.word	0x40023800
 800217c:	40020800 	.word	0x40020800
 8002180:	40020400 	.word	0x40020400

08002184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <HAL_MspInit+0x4c>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	4a0f      	ldr	r2, [pc, #60]	@ (80021d0 <HAL_MspInit+0x4c>)
 8002194:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002198:	6453      	str	r3, [r2, #68]	@ 0x44
 800219a:	4b0d      	ldr	r3, [pc, #52]	@ (80021d0 <HAL_MspInit+0x4c>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	603b      	str	r3, [r7, #0]
 80021aa:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <HAL_MspInit+0x4c>)
 80021ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ae:	4a08      	ldr	r2, [pc, #32]	@ (80021d0 <HAL_MspInit+0x4c>)
 80021b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b6:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <HAL_MspInit+0x4c>)
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021be:	603b      	str	r3, [r7, #0]
 80021c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	40023800 	.word	0x40023800

080021d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <NMI_Handler+0x4>

080021dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <HardFault_Handler+0x4>

080021e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <MemManage_Handler+0x4>

080021ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <BusFault_Handler+0x4>

080021f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <UsageFault_Handler+0x4>

080021fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800222a:	f000 fd07 	bl	8002c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002238:	4802      	ldr	r0, [pc, #8]	@ (8002244 <ADC_IRQHandler+0x10>)
 800223a:	f000 fe3b 	bl	8002eb4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200004ac 	.word	0x200004ac

08002248 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 800224c:	2080      	movs	r0, #128	@ 0x80
 800224e:	f002 fa11 	bl	8004674 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <SPI2_IRQHandler+0x10>)
 800225e:	f003 fb15 	bl	800588c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000844 	.word	0x20000844

0800226c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <USART1_IRQHandler+0x10>)
 8002272:	f004 f9c3 	bl	80065fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000d94 	.word	0x20000d94

08002280 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002284:	4802      	ldr	r0, [pc, #8]	@ (8002290 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002286:	f003 fe21 	bl	8005ecc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000974 	.word	0x20000974

08002294 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800229a:	f003 fe17 	bl	8005ecc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200009bc 	.word	0x200009bc

080022a8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022ac:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <TIM6_IRQHandler+0x10>)
 80022ae:	f003 fe0d 	bl	8005ecc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	2000089c 	.word	0x2000089c

080022bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80022c0:	4802      	ldr	r0, [pc, #8]	@ (80022cc <TIM7_IRQHandler+0x10>)
 80022c2:	f003 fe03 	bl	8005ecc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200008e4 	.word	0x200008e4

080022d0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022d4:	4802      	ldr	r0, [pc, #8]	@ (80022e0 <DMA2_Stream0_IRQHandler+0x10>)
 80022d6:	f001 fdcd 	bl	8003e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	200004f4 	.word	0x200004f4

080022e4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <DMA2_Stream2_IRQHandler+0x10>)
 80022ea:	f001 fdc3 	bl	8003e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000ddc 	.word	0x20000ddc

080022f8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80022fc:	4802      	ldr	r0, [pc, #8]	@ (8002308 <DMA2_Stream7_IRQHandler+0x10>)
 80022fe:	f001 fdb9 	bl	8003e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	20000e3c 	.word	0x20000e3c

0800230c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <SystemInit+0x20>)
 8002312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002316:	4a05      	ldr	r2, [pc, #20]	@ (800232c <SystemInit+0x20>)
 8002318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800231c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <NTC_ADC2Temperature>:
  -442, -461, -482, -507, -534, -567, -608,
  -663, -751, -839
};


int NTC_ADC2Temperature(unsigned int adc_value){
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	091b      	lsrs	r3, r3, #4
 800233c:	4a0e      	ldr	r2, [pc, #56]	@ (8002378 <NTC_ADC2Temperature+0x48>)
 800233e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002342:	60fb      	str	r3, [r7, #12]
  p2 = NTC_table[ (adc_value >> 4)+1];
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	091b      	lsrs	r3, r3, #4
 8002348:	3301      	adds	r3, #1
 800234a:	4a0b      	ldr	r2, [pc, #44]	@ (8002378 <NTC_ADC2Temperature+0x48>)
 800234c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002350:	60bb      	str	r3, [r7, #8]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	68f9      	ldr	r1, [r7, #12]
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1acb      	subs	r3, r1, r3
 800235a:	4619      	mov	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	091b      	lsrs	r3, r3, #4
 8002368:	1ad3      	subs	r3, r2, r3
};
 800236a:	4618      	mov	r0, r3
 800236c:	3714      	adds	r7, #20
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	20000034 	.word	0x20000034

0800237c <MX_TIM6_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002382:	463b      	mov	r3, r7
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <MX_TIM6_Init+0x64>)
 800238c:	4a15      	ldr	r2, [pc, #84]	@ (80023e4 <MX_TIM6_Init+0x68>)
 800238e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1599;
 8002390:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <MX_TIM6_Init+0x64>)
 8002392:	f240 623f 	movw	r2, #1599	@ 0x63f
 8002396:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002398:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <MX_TIM6_Init+0x64>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 62499;
 800239e:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <MX_TIM6_Init+0x64>)
 80023a0:	f24f 4223 	movw	r2, #62499	@ 0xf423
 80023a4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a6:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <MX_TIM6_Init+0x64>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023ac:	480c      	ldr	r0, [pc, #48]	@ (80023e0 <MX_TIM6_Init+0x64>)
 80023ae:	f003 fccd 	bl	8005d4c <HAL_TIM_Base_Init>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80023b8:	f7ff fa2e 	bl	8001818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023bc:	2300      	movs	r3, #0
 80023be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c0:	2300      	movs	r3, #0
 80023c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023c4:	463b      	mov	r3, r7
 80023c6:	4619      	mov	r1, r3
 80023c8:	4805      	ldr	r0, [pc, #20]	@ (80023e0 <MX_TIM6_Init+0x64>)
 80023ca:	f003 ff3d 	bl	8006248 <HAL_TIMEx_MasterConfigSynchronization>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80023d4:	f7ff fa20 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	2000089c 	.word	0x2000089c
 80023e4:	40001000 	.word	0x40001000

080023e8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80023ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002420 <MX_TIM7_Init+0x38>)
 80023ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002424 <MX_TIM7_Init+0x3c>)
 80023f0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 80023f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <MX_TIM7_Init+0x38>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f8:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <MX_TIM7_Init+0x38>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49999;
 80023fe:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <MX_TIM7_Init+0x38>)
 8002400:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002404:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002406:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <MX_TIM7_Init+0x38>)
 8002408:	2200      	movs	r2, #0
 800240a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800240c:	4804      	ldr	r0, [pc, #16]	@ (8002420 <MX_TIM7_Init+0x38>)
 800240e:	f003 fc9d 	bl	8005d4c <HAL_TIM_Base_Init>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 8002418:	f7ff f9fe 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200008e4 	.word	0x200008e4
 8002424:	40001400 	.word	0x40001400

08002428 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800242c:	4b0e      	ldr	r3, [pc, #56]	@ (8002468 <MX_TIM10_Init+0x40>)
 800242e:	4a0f      	ldr	r2, [pc, #60]	@ (800246c <MX_TIM10_Init+0x44>)
 8002430:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <MX_TIM10_Init+0x40>)
 8002434:	2200      	movs	r2, #0
 8002436:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002438:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <MX_TIM10_Init+0x40>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <MX_TIM10_Init+0x40>)
 8002440:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002444:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002446:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <MX_TIM10_Init+0x40>)
 8002448:	2200      	movs	r2, #0
 800244a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <MX_TIM10_Init+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002452:	4805      	ldr	r0, [pc, #20]	@ (8002468 <MX_TIM10_Init+0x40>)
 8002454:	f003 fc7a 	bl	8005d4c <HAL_TIM_Base_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800245e:	f7ff f9db 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	2000092c 	.word	0x2000092c
 800246c:	40014400 	.word	0x40014400

08002470 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002474:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <MX_TIM13_Init+0x40>)
 8002476:	4a0f      	ldr	r2, [pc, #60]	@ (80024b4 <MX_TIM13_Init+0x44>)
 8002478:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 799;
 800247a:	4b0d      	ldr	r3, [pc, #52]	@ (80024b0 <MX_TIM13_Init+0x40>)
 800247c:	f240 321f 	movw	r2, #799	@ 0x31f
 8002480:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002482:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <MX_TIM13_Init+0x40>)
 8002484:	2200      	movs	r2, #0
 8002486:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 62499;
 8002488:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <MX_TIM13_Init+0x40>)
 800248a:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800248e:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002490:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <MX_TIM13_Init+0x40>)
 8002492:	2200      	movs	r2, #0
 8002494:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002496:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <MX_TIM13_Init+0x40>)
 8002498:	2200      	movs	r2, #0
 800249a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	@ (80024b0 <MX_TIM13_Init+0x40>)
 800249e:	f003 fc55 	bl	8005d4c <HAL_TIM_Base_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 80024a8:	f7ff f9b6 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000974 	.word	0x20000974
 80024b4:	40001c00 	.word	0x40001c00

080024b8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80024bc:	4b0e      	ldr	r3, [pc, #56]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024be:	4a0f      	ldr	r2, [pc, #60]	@ (80024fc <MX_TIM14_Init+0x44>)
 80024c0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 400;
 80024c2:	4b0d      	ldr	r3, [pc, #52]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024c4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80024c8:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ca:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 49999;
 80024d0:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024d2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80024d6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d8:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80024e4:	4804      	ldr	r0, [pc, #16]	@ (80024f8 <MX_TIM14_Init+0x40>)
 80024e6:	f003 fc31 	bl	8005d4c <HAL_TIM_Base_Init>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80024f0:	f7ff f992 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200009bc 	.word	0x200009bc
 80024fc:	40002000 	.word	0x40002000

08002500 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b088      	sub	sp, #32
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a42      	ldr	r2, [pc, #264]	@ (8002618 <HAL_TIM_Base_MspInit+0x118>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d116      	bne.n	8002540 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	4b41      	ldr	r3, [pc, #260]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	4a40      	ldr	r2, [pc, #256]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 800251c:	f043 0310 	orr.w	r3, r3, #16
 8002520:	6413      	str	r3, [r2, #64]	@ 0x40
 8002522:	4b3e      	ldr	r3, [pc, #248]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	f003 0310 	and.w	r3, r3, #16
 800252a:	61fb      	str	r3, [r7, #28]
 800252c:	69fb      	ldr	r3, [r7, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800252e:	2200      	movs	r2, #0
 8002530:	2100      	movs	r1, #0
 8002532:	2036      	movs	r0, #54	@ 0x36
 8002534:	f001 facf 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002538:	2036      	movs	r0, #54	@ 0x36
 800253a:	f001 fae8 	bl	8003b0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800253e:	e066      	b.n	800260e <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM7)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a36      	ldr	r2, [pc, #216]	@ (8002620 <HAL_TIM_Base_MspInit+0x120>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d116      	bne.n	8002578 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	61bb      	str	r3, [r7, #24]
 800254e:	4b33      	ldr	r3, [pc, #204]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	4a32      	ldr	r2, [pc, #200]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002554:	f043 0320 	orr.w	r3, r3, #32
 8002558:	6413      	str	r3, [r2, #64]	@ 0x40
 800255a:	4b30      	ldr	r3, [pc, #192]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	f003 0320 	and.w	r3, r3, #32
 8002562:	61bb      	str	r3, [r7, #24]
 8002564:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2100      	movs	r1, #0
 800256a:	2037      	movs	r0, #55	@ 0x37
 800256c:	f001 fab3 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002570:	2037      	movs	r0, #55	@ 0x37
 8002572:	f001 facc 	bl	8003b0e <HAL_NVIC_EnableIRQ>
}
 8002576:	e04a      	b.n	800260e <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM10)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a29      	ldr	r2, [pc, #164]	@ (8002624 <HAL_TIM_Base_MspInit+0x124>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d10e      	bne.n	80025a0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	4b25      	ldr	r3, [pc, #148]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	4a24      	ldr	r2, [pc, #144]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 800258c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002590:	6453      	str	r3, [r2, #68]	@ 0x44
 8002592:	4b22      	ldr	r3, [pc, #136]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697b      	ldr	r3, [r7, #20]
}
 800259e:	e036      	b.n	800260e <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM13)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a20      	ldr	r2, [pc, #128]	@ (8002628 <HAL_TIM_Base_MspInit+0x128>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d116      	bne.n	80025d8 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	4b1b      	ldr	r3, [pc, #108]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	4a1a      	ldr	r2, [pc, #104]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ba:	4b18      	ldr	r3, [pc, #96]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	202c      	movs	r0, #44	@ 0x2c
 80025cc:	f001 fa83 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80025d0:	202c      	movs	r0, #44	@ 0x2c
 80025d2:	f001 fa9c 	bl	8003b0e <HAL_NVIC_EnableIRQ>
}
 80025d6:	e01a      	b.n	800260e <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM14)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a13      	ldr	r2, [pc, #76]	@ (800262c <HAL_TIM_Base_MspInit+0x12c>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d115      	bne.n	800260e <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	4a0c      	ldr	r2, [pc, #48]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f2:	4b0a      	ldr	r3, [pc, #40]	@ (800261c <HAL_TIM_Base_MspInit+0x11c>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2100      	movs	r1, #0
 8002602:	202d      	movs	r0, #45	@ 0x2d
 8002604:	f001 fa67 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002608:	202d      	movs	r0, #45	@ 0x2d
 800260a:	f001 fa80 	bl	8003b0e <HAL_NVIC_EnableIRQ>
}
 800260e:	bf00      	nop
 8002610:	3720      	adds	r7, #32
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40001000 	.word	0x40001000
 800261c:	40023800 	.word	0x40023800
 8002620:	40001400 	.word	0x40001400
 8002624:	40014400 	.word	0x40014400
 8002628:	40001c00 	.word	0x40001c00
 800262c:	40002000 	.word	0x40002000

08002630 <uart_cmd_push>:
static uint16_t cmd_tail = 0;



uint8_t uart_cmd_push(const uint8_t *data, uint16_t len)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	807b      	strh	r3, [r7, #2]
    if (len > CMD_BUF_SIZE)
 800263c:	887b      	ldrh	r3, [r7, #2]
 800263e:	2b80      	cmp	r3, #128	@ 0x80
 8002640:	d901      	bls.n	8002646 <uart_cmd_push+0x16>
        return 0;
 8002642:	2300      	movs	r3, #0
 8002644:	e042      	b.n	80026cc <uart_cmd_push+0x9c>
  __ASM volatile ("cpsid i" : : : "memory");
 8002646:	b672      	cpsid	i
}
 8002648:	bf00      	nop

    __disable_irq();

    uint16_t free = (cmd_head >= cmd_tail)
 800264a:	4b23      	ldr	r3, [pc, #140]	@ (80026d8 <uart_cmd_push+0xa8>)
 800264c:	881a      	ldrh	r2, [r3, #0]
 800264e:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <uart_cmd_push+0xac>)
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d308      	bcc.n	8002668 <uart_cmd_push+0x38>
        ? (CMD_BUF_SIZE - (cmd_head - cmd_tail) - 1)
 8002656:	4b21      	ldr	r3, [pc, #132]	@ (80026dc <uart_cmd_push+0xac>)
 8002658:	881a      	ldrh	r2, [r3, #0]
 800265a:	4b1f      	ldr	r3, [pc, #124]	@ (80026d8 <uart_cmd_push+0xa8>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 8002662:	337f      	adds	r3, #127	@ 0x7f
 8002664:	b29b      	uxth	r3, r3
 8002666:	e007      	b.n	8002678 <uart_cmd_push+0x48>
        : (cmd_tail - cmd_head - 1);
 8002668:	4b1c      	ldr	r3, [pc, #112]	@ (80026dc <uart_cmd_push+0xac>)
 800266a:	881a      	ldrh	r2, [r3, #0]
 800266c:	4b1a      	ldr	r3, [pc, #104]	@ (80026d8 <uart_cmd_push+0xa8>)
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	b29b      	uxth	r3, r3
    uint16_t free = (cmd_head >= cmd_tail)
 8002674:	3b01      	subs	r3, #1
 8002676:	b29b      	uxth	r3, r3
 8002678:	81bb      	strh	r3, [r7, #12]

    if (len > free)
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	89bb      	ldrh	r3, [r7, #12]
 800267e:	429a      	cmp	r2, r3
 8002680:	d903      	bls.n	800268a <uart_cmd_push+0x5a>
  __ASM volatile ("cpsie i" : : : "memory");
 8002682:	b662      	cpsie	i
}
 8002684:	bf00      	nop
    {
        __enable_irq();
        return 0;
 8002686:	2300      	movs	r3, #0
 8002688:	e020      	b.n	80026cc <uart_cmd_push+0x9c>
    }

    for (uint16_t i = 0; i < len; i++)
 800268a:	2300      	movs	r3, #0
 800268c:	81fb      	strh	r3, [r7, #14]
 800268e:	e016      	b.n	80026be <uart_cmd_push+0x8e>
    {
        cmd_buf[cmd_head++] = data[i];
 8002690:	89fb      	ldrh	r3, [r7, #14]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	441a      	add	r2, r3
 8002696:	4b10      	ldr	r3, [pc, #64]	@ (80026d8 <uart_cmd_push+0xa8>)
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	1c59      	adds	r1, r3, #1
 800269c:	b288      	uxth	r0, r1
 800269e:	490e      	ldr	r1, [pc, #56]	@ (80026d8 <uart_cmd_push+0xa8>)
 80026a0:	8008      	strh	r0, [r1, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	7812      	ldrb	r2, [r2, #0]
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <uart_cmd_push+0xb0>)
 80026a8:	545a      	strb	r2, [r3, r1]
        if (cmd_head >= CMD_BUF_SIZE)
 80026aa:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <uart_cmd_push+0xa8>)
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80026b0:	d902      	bls.n	80026b8 <uart_cmd_push+0x88>
            cmd_head = 0;
 80026b2:	4b09      	ldr	r3, [pc, #36]	@ (80026d8 <uart_cmd_push+0xa8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 80026b8:	89fb      	ldrh	r3, [r7, #14]
 80026ba:	3301      	adds	r3, #1
 80026bc:	81fb      	strh	r3, [r7, #14]
 80026be:	89fa      	ldrh	r2, [r7, #14]
 80026c0:	887b      	ldrh	r3, [r7, #2]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d3e4      	bcc.n	8002690 <uart_cmd_push+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 80026c6:	b662      	cpsie	i
}
 80026c8:	bf00      	nop
    }

    __enable_irq();
    return 1;
 80026ca:	2301      	movs	r3, #1
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	20000a84 	.word	0x20000a84
 80026dc:	20000a86 	.word	0x20000a86
 80026e0:	20000a04 	.word	0x20000a04

080026e4 <uart_cmd_pop>:

uint8_t uart_cmd_pop(uint8_t *out, uint16_t maxlen)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	807b      	strh	r3, [r7, #2]
    uint16_t len = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80026f4:	b672      	cpsid	i
}
 80026f6:	bf00      	nop

    __disable_irq();

    while (cmd_tail != cmd_head && len < maxlen)
 80026f8:	e016      	b.n	8002728 <uart_cmd_pop+0x44>
    {
        out[len++] = cmd_buf[cmd_tail++];
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <uart_cmd_pop+0x6c>)
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	b291      	uxth	r1, r2
 8002702:	4a13      	ldr	r2, [pc, #76]	@ (8002750 <uart_cmd_pop+0x6c>)
 8002704:	8011      	strh	r1, [r2, #0]
 8002706:	4619      	mov	r1, r3
 8002708:	89fb      	ldrh	r3, [r7, #14]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	81fa      	strh	r2, [r7, #14]
 800270e:	461a      	mov	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4413      	add	r3, r2
 8002714:	4a0f      	ldr	r2, [pc, #60]	@ (8002754 <uart_cmd_pop+0x70>)
 8002716:	5c52      	ldrb	r2, [r2, r1]
 8002718:	701a      	strb	r2, [r3, #0]
        if (cmd_tail >= CMD_BUF_SIZE)
 800271a:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <uart_cmd_pop+0x6c>)
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002720:	d902      	bls.n	8002728 <uart_cmd_pop+0x44>
            cmd_tail = 0;
 8002722:	4b0b      	ldr	r3, [pc, #44]	@ (8002750 <uart_cmd_pop+0x6c>)
 8002724:	2200      	movs	r2, #0
 8002726:	801a      	strh	r2, [r3, #0]
    while (cmd_tail != cmd_head && len < maxlen)
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <uart_cmd_pop+0x6c>)
 800272a:	881a      	ldrh	r2, [r3, #0]
 800272c:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <uart_cmd_pop+0x74>)
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d003      	beq.n	800273c <uart_cmd_pop+0x58>
 8002734:	89fa      	ldrh	r2, [r7, #14]
 8002736:	887b      	ldrh	r3, [r7, #2]
 8002738:	429a      	cmp	r2, r3
 800273a:	d3de      	bcc.n	80026fa <uart_cmd_pop+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 800273c:	b662      	cpsie	i
}
 800273e:	bf00      	nop
    }

    __enable_irq();
    return len;
 8002740:	89fb      	ldrh	r3, [r7, #14]
 8002742:	b2db      	uxtb	r3, r3
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	20000a86 	.word	0x20000a86
 8002754:	20000a04 	.word	0x20000a04
 8002758:	20000a84 	.word	0x20000a84

0800275c <uart_tx_init>:

/* =========================================================
 *                         TX
 * ========================================================= */
void uart_tx_init(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
    tx_head = tx_tail = 0;
 8002760:	2100      	movs	r1, #0
 8002762:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <uart_tx_init+0x24>)
 8002764:	460a      	mov	r2, r1
 8002766:	801a      	strh	r2, [r3, #0]
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <uart_tx_init+0x28>)
 800276a:	460a      	mov	r2, r1
 800276c:	801a      	strh	r2, [r3, #0]
    tx_dma_busy = 0;
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <uart_tx_init+0x2c>)
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000c8a 	.word	0x20000c8a
 8002784:	20000c88 	.word	0x20000c88
 8002788:	20000c8c 	.word	0x20000c8c

0800278c <uart_tx_write>:

uint8_t uart_tx_write(const uint8_t *data, uint16_t len)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	807b      	strh	r3, [r7, #2]
    uint16_t free;

    if (tx_head >= tx_tail)
 8002798:	4b2a      	ldr	r3, [pc, #168]	@ (8002844 <uart_tx_write+0xb8>)
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	b29a      	uxth	r2, r3
 800279e:	4b2a      	ldr	r3, [pc, #168]	@ (8002848 <uart_tx_write+0xbc>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d30b      	bcc.n	80027c0 <uart_tx_write+0x34>
        free = UART_TX_BUF_SIZE - (tx_head - tx_tail) - 1;
 80027a8:	4b27      	ldr	r3, [pc, #156]	@ (8002848 <uart_tx_write+0xbc>)
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	4b25      	ldr	r3, [pc, #148]	@ (8002844 <uart_tx_write+0xb8>)
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80027bc:	81fb      	strh	r3, [r7, #14]
 80027be:	e009      	b.n	80027d4 <uart_tx_write+0x48>
    else
        free = tx_tail - tx_head - 1;
 80027c0:	4b21      	ldr	r3, [pc, #132]	@ (8002848 <uart_tx_write+0xbc>)
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002844 <uart_tx_write+0xb8>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	81fb      	strh	r3, [r7, #14]

    if (len > free)
 80027d4:	887a      	ldrh	r2, [r7, #2]
 80027d6:	89fb      	ldrh	r3, [r7, #14]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d901      	bls.n	80027e0 <uart_tx_write+0x54>
        return 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	e02c      	b.n	800283a <uart_tx_write+0xae>

    for (uint16_t i = 0; i < len; i++)
 80027e0:	2300      	movs	r3, #0
 80027e2:	81bb      	strh	r3, [r7, #12]
 80027e4:	e019      	b.n	800281a <uart_tx_write+0x8e>
    {
        tx_buf[tx_head++] = data[i];
 80027e6:	89bb      	ldrh	r3, [r7, #12]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	441a      	add	r2, r3
 80027ec:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <uart_tx_write+0xb8>)
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	1c59      	adds	r1, r3, #1
 80027f4:	b288      	uxth	r0, r1
 80027f6:	4913      	ldr	r1, [pc, #76]	@ (8002844 <uart_tx_write+0xb8>)
 80027f8:	8008      	strh	r0, [r1, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	7812      	ldrb	r2, [r2, #0]
 80027fe:	4b13      	ldr	r3, [pc, #76]	@ (800284c <uart_tx_write+0xc0>)
 8002800:	545a      	strb	r2, [r3, r1]
        if (tx_head >= UART_TX_BUF_SIZE)
 8002802:	4b10      	ldr	r3, [pc, #64]	@ (8002844 <uart_tx_write+0xb8>)
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	b29b      	uxth	r3, r3
 8002808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800280c:	d302      	bcc.n	8002814 <uart_tx_write+0x88>
            tx_head = 0;
 800280e:	4b0d      	ldr	r3, [pc, #52]	@ (8002844 <uart_tx_write+0xb8>)
 8002810:	2200      	movs	r2, #0
 8002812:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++)
 8002814:	89bb      	ldrh	r3, [r7, #12]
 8002816:	3301      	adds	r3, #1
 8002818:	81bb      	strh	r3, [r7, #12]
 800281a:	89ba      	ldrh	r2, [r7, #12]
 800281c:	887b      	ldrh	r3, [r7, #2]
 800281e:	429a      	cmp	r2, r3
 8002820:	d3e1      	bcc.n	80027e6 <uart_tx_write+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002822:	b672      	cpsid	i
}
 8002824:	bf00      	nop
    }

    __disable_irq();
    if (!tx_dma_busy)
 8002826:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <uart_tx_write+0xc4>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <uart_tx_write+0xa8>
        uart_tx_start_dma();
 8002830:	f000 f810 	bl	8002854 <uart_tx_start_dma>
  __ASM volatile ("cpsie i" : : : "memory");
 8002834:	b662      	cpsie	i
}
 8002836:	bf00      	nop
    __enable_irq();

    return 1;
 8002838:	2301      	movs	r3, #1
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000c88 	.word	0x20000c88
 8002848:	20000c8a 	.word	0x20000c8a
 800284c:	20000a88 	.word	0x20000a88
 8002850:	20000c8c 	.word	0x20000c8c

08002854 <uart_tx_start_dma>:

static void uart_tx_start_dma(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
    if (tx_dma_busy || tx_head == tx_tail)
 800285a:	4b1b      	ldr	r3, [pc, #108]	@ (80028c8 <uart_tx_start_dma+0x74>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d12d      	bne.n	80028c0 <uart_tx_start_dma+0x6c>
 8002864:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <uart_tx_start_dma+0x78>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	b29a      	uxth	r2, r3
 800286a:	4b19      	ldr	r3, [pc, #100]	@ (80028d0 <uart_tx_start_dma+0x7c>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	429a      	cmp	r2, r3
 8002872:	d025      	beq.n	80028c0 <uart_tx_start_dma+0x6c>
        return;

    tx_dma_busy = 1;
 8002874:	4b14      	ldr	r3, [pc, #80]	@ (80028c8 <uart_tx_start_dma+0x74>)
 8002876:	2201      	movs	r2, #1
 8002878:	701a      	strb	r2, [r3, #0]

    uint16_t len;
    if (tx_head > tx_tail)
 800287a:	4b14      	ldr	r3, [pc, #80]	@ (80028cc <uart_tx_start_dma+0x78>)
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b13      	ldr	r3, [pc, #76]	@ (80028d0 <uart_tx_start_dma+0x7c>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	b29b      	uxth	r3, r3
 8002886:	429a      	cmp	r2, r3
 8002888:	d908      	bls.n	800289c <uart_tx_start_dma+0x48>
        len = tx_head - tx_tail;
 800288a:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <uart_tx_start_dma+0x78>)
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	b29a      	uxth	r2, r3
 8002890:	4b0f      	ldr	r3, [pc, #60]	@ (80028d0 <uart_tx_start_dma+0x7c>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	80fb      	strh	r3, [r7, #6]
 800289a:	e005      	b.n	80028a8 <uart_tx_start_dma+0x54>
    else
        len = UART_TX_BUF_SIZE - tx_tail;
 800289c:	4b0c      	ldr	r3, [pc, #48]	@ (80028d0 <uart_tx_start_dma+0x7c>)
 800289e:	881b      	ldrh	r3, [r3, #0]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80028a6:	80fb      	strh	r3, [r7, #6]

    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 80028a8:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <uart_tx_start_dma+0x7c>)
 80028aa:	881b      	ldrh	r3, [r3, #0]
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <uart_tx_start_dma+0x80>)
 80028b2:	4413      	add	r3, r2
 80028b4:	88fa      	ldrh	r2, [r7, #6]
 80028b6:	4619      	mov	r1, r3
 80028b8:	4807      	ldr	r0, [pc, #28]	@ (80028d8 <uart_tx_start_dma+0x84>)
 80028ba:	f003 fda5 	bl	8006408 <HAL_UART_Transmit_DMA>
 80028be:	e000      	b.n	80028c2 <uart_tx_start_dma+0x6e>
        return;
 80028c0:	bf00      	nop
}
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000c8c 	.word	0x20000c8c
 80028cc:	20000c88 	.word	0x20000c88
 80028d0:	20000c8a 	.word	0x20000c8a
 80028d4:	20000a88 	.word	0x20000a88
 80028d8:	20000d94 	.word	0x20000d94

080028dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    if (huart != &huart1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <HAL_UART_TxCpltCallback+0x54>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d11c      	bne.n	8002926 <HAL_UART_TxCpltCallback+0x4a>
        return;

    tx_tail += huart->TxXferSize;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80028f0:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <HAL_UART_TxCpltCallback+0x58>)
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	4413      	add	r3, r2
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <HAL_UART_TxCpltCallback+0x58>)
 80028fc:	801a      	strh	r2, [r3, #0]
    if (tx_tail >= UART_TX_BUF_SIZE)
 80028fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002934 <HAL_UART_TxCpltCallback+0x58>)
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	b29b      	uxth	r3, r3
 8002904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002908:	d307      	bcc.n	800291a <HAL_UART_TxCpltCallback+0x3e>
        tx_tail -= UART_TX_BUF_SIZE;
 800290a:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <HAL_UART_TxCpltCallback+0x58>)
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	b29b      	uxth	r3, r3
 8002910:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8002914:	b29a      	uxth	r2, r3
 8002916:	4b07      	ldr	r3, [pc, #28]	@ (8002934 <HAL_UART_TxCpltCallback+0x58>)
 8002918:	801a      	strh	r2, [r3, #0]

    tx_dma_busy = 0;
 800291a:	4b07      	ldr	r3, [pc, #28]	@ (8002938 <HAL_UART_TxCpltCallback+0x5c>)
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]
    uart_tx_start_dma();
 8002920:	f7ff ff98 	bl	8002854 <uart_tx_start_dma>
 8002924:	e000      	b.n	8002928 <HAL_UART_TxCpltCallback+0x4c>
        return;
 8002926:	bf00      	nop
}
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20000d94 	.word	0x20000d94
 8002934:	20000c8a 	.word	0x20000c8a
 8002938:	20000c8c 	.word	0x20000c8c

0800293c <uart_rx_init>:

/* =========================================================
 *                         RX
 * ========================================================= */
void uart_rx_init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
    rx_head = rx_tail = 0;
 8002940:	2100      	movs	r1, #0
 8002942:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <uart_rx_init+0x34>)
 8002944:	460a      	mov	r2, r1
 8002946:	801a      	strh	r2, [r3, #0]
 8002948:	4b0a      	ldr	r3, [pc, #40]	@ (8002974 <uart_rx_init+0x38>)
 800294a:	460a      	mov	r2, r1
 800294c:	801a      	strh	r2, [r3, #0]

    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 800294e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002952:	4909      	ldr	r1, [pc, #36]	@ (8002978 <uart_rx_init+0x3c>)
 8002954:	4809      	ldr	r0, [pc, #36]	@ (800297c <uart_rx_init+0x40>)
 8002956:	f003 fdd3 	bl	8006500 <HAL_UART_Receive_DMA>

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800295a:	4b08      	ldr	r3, [pc, #32]	@ (800297c <uart_rx_init+0x40>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68da      	ldr	r2, [r3, #12]
 8002960:	4b06      	ldr	r3, [pc, #24]	@ (800297c <uart_rx_init+0x40>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f042 0210 	orr.w	r2, r2, #16
 8002968:	60da      	str	r2, [r3, #12]
}
 800296a:	bf00      	nop
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000d92 	.word	0x20000d92
 8002974:	20000d90 	.word	0x20000d90
 8002978:	20000c90 	.word	0x20000c90
 800297c:	20000d94 	.word	0x20000d94

08002980 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002984:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 8002986:	4a12      	ldr	r2, [pc, #72]	@ (80029d0 <MX_USART1_UART_Init+0x50>)
 8002988:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800298a:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 800298c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002990:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002998:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 800299a:	2200      	movs	r2, #0
 800299c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029a4:	4b09      	ldr	r3, [pc, #36]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029a6:	220c      	movs	r2, #12
 80029a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029aa:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b0:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029b6:	4805      	ldr	r0, [pc, #20]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029b8:	f003 fcd6 	bl	8006368 <HAL_UART_Init>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029c2:	f7fe ff29 	bl	8001818 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000d94 	.word	0x20000d94
 80029d0:	40011000 	.word	0x40011000

080029d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002b28 <HAL_UART_MspInit+0x154>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	f040 8093 	bne.w	8002b1e <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 80029fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a00:	4a4a      	ldr	r2, [pc, #296]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 8002a02:	f043 0310 	orr.w	r3, r3, #16
 8002a06:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a08:	4b48      	ldr	r3, [pc, #288]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	f003 0310 	and.w	r3, r3, #16
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	4b44      	ldr	r3, [pc, #272]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 8002a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1c:	4a43      	ldr	r2, [pc, #268]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 8002a1e:	f043 0301 	orr.w	r3, r3, #1
 8002a22:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a24:	4b41      	ldr	r3, [pc, #260]	@ (8002b2c <HAL_UART_MspInit+0x158>)
 8002a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a30:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a36:	2302      	movs	r3, #2
 8002a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a42:	2307      	movs	r3, #7
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a46:	f107 0314 	add.w	r3, r7, #20
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4838      	ldr	r0, [pc, #224]	@ (8002b30 <HAL_UART_MspInit+0x15c>)
 8002a4e:	f001 fc7b 	bl	8004348 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002a52:	4b38      	ldr	r3, [pc, #224]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a54:	4a38      	ldr	r2, [pc, #224]	@ (8002b38 <HAL_UART_MspInit+0x164>)
 8002a56:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002a58:	4b36      	ldr	r3, [pc, #216]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a5a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a5e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a60:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a66:	4b33      	ldr	r3, [pc, #204]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a6c:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a72:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a74:	4b2f      	ldr	r3, [pc, #188]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a80:	4b2c      	ldr	r3, [pc, #176]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a86:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a88:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a8c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a8e:	4b29      	ldr	r3, [pc, #164]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a94:	4827      	ldr	r0, [pc, #156]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002a96:	f001 f855 	bl	8003b44 <HAL_DMA_Init>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002aa0:	f7fe feba 	bl	8001818 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a23      	ldr	r2, [pc, #140]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002aa8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002aaa:	4a22      	ldr	r2, [pc, #136]	@ (8002b34 <HAL_UART_MspInit+0x160>)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002ab0:	4b22      	ldr	r3, [pc, #136]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ab2:	4a23      	ldr	r2, [pc, #140]	@ (8002b40 <HAL_UART_MspInit+0x16c>)
 8002ab4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002ab6:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ab8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002abc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002abe:	4b1f      	ldr	r3, [pc, #124]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ac0:	2240      	movs	r2, #64	@ 0x40
 8002ac2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aca:	4b1c      	ldr	r3, [pc, #112]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002acc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ad0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ad8:	4b18      	ldr	r3, [pc, #96]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002ade:	4b17      	ldr	r3, [pc, #92]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ae4:	4b15      	ldr	r3, [pc, #84]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002ae6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002aea:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aec:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002af2:	4812      	ldr	r0, [pc, #72]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002af4:	f001 f826 	bl	8003b44 <HAL_DMA_Init>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002afe:	f7fe fe8b 	bl	8001818 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a0d      	ldr	r2, [pc, #52]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002b06:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b08:	4a0c      	ldr	r2, [pc, #48]	@ (8002b3c <HAL_UART_MspInit+0x168>)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	2100      	movs	r1, #0
 8002b12:	2025      	movs	r0, #37	@ 0x25
 8002b14:	f000 ffdf 	bl	8003ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b18:	2025      	movs	r0, #37	@ 0x25
 8002b1a:	f000 fff8 	bl	8003b0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b1e:	bf00      	nop
 8002b20:	3728      	adds	r7, #40	@ 0x28
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	40011000 	.word	0x40011000
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	40020000 	.word	0x40020000
 8002b34:	20000ddc 	.word	0x20000ddc
 8002b38:	40026440 	.word	0x40026440
 8002b3c:	20000e3c 	.word	0x20000e3c
 8002b40:	400264b8 	.word	0x400264b8

08002b44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002b44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b48:	f7ff fbe0 	bl	800230c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b4c:	480c      	ldr	r0, [pc, #48]	@ (8002b80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b4e:	490d      	ldr	r1, [pc, #52]	@ (8002b84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b50:	4a0d      	ldr	r2, [pc, #52]	@ (8002b88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b54:	e002      	b.n	8002b5c <LoopCopyDataInit>

08002b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b5a:	3304      	adds	r3, #4

08002b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b60:	d3f9      	bcc.n	8002b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b62:	4a0a      	ldr	r2, [pc, #40]	@ (8002b8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b64:	4c0a      	ldr	r4, [pc, #40]	@ (8002b90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b68:	e001      	b.n	8002b6e <LoopFillZerobss>

08002b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b6c:	3204      	adds	r2, #4

08002b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b70:	d3fb      	bcc.n	8002b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b72:	f004 fef3 	bl	800795c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b76:	f7fe fdc5 	bl	8001704 <main>
  bx  lr    
 8002b7a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002b7c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b84:	20000490 	.word	0x20000490
  ldr r2, =_sidata
 8002b88:	08007bec 	.word	0x08007bec
  ldr r2, =_sbss
 8002b8c:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8002b90:	20000fd8 	.word	0x20000fd8

08002b94 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b94:	e7fe      	b.n	8002b94 <CAN1_RX0_IRQHandler>
	...

08002b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <HAL_Init+0x40>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <HAL_Init+0x40>)
 8002ba2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <HAL_Init+0x40>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <HAL_Init+0x40>)
 8002bae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <HAL_Init+0x40>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a07      	ldr	r2, [pc, #28]	@ (8002bd8 <HAL_Init+0x40>)
 8002bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f000 ff7d 	bl	8003ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f000 f808 	bl	8002bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bcc:	f7ff fada 	bl	8002184 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00

08002bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002be4:	4b12      	ldr	r3, [pc, #72]	@ (8002c30 <HAL_InitTick+0x54>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	4b12      	ldr	r3, [pc, #72]	@ (8002c34 <HAL_InitTick+0x58>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	4619      	mov	r1, r3
 8002bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 ff95 	bl	8003b2a <HAL_SYSTICK_Config>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00e      	b.n	8002c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b0f      	cmp	r3, #15
 8002c0e:	d80a      	bhi.n	8002c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c10:	2200      	movs	r2, #0
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f000 ff5d 	bl	8003ad6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c1c:	4a06      	ldr	r2, [pc, #24]	@ (8002c38 <HAL_InitTick+0x5c>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e000      	b.n	8002c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000030 	.word	0x20000030
 8002c34:	2000043c 	.word	0x2000043c
 8002c38:	20000438 	.word	0x20000438

08002c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c40:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HAL_IncTick+0x20>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <HAL_IncTick+0x24>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	4a04      	ldr	r2, [pc, #16]	@ (8002c60 <HAL_IncTick+0x24>)
 8002c4e:	6013      	str	r3, [r2, #0]
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	2000043c 	.word	0x2000043c
 8002c60:	20000e9c 	.word	0x20000e9c

08002c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return uwTick;
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <HAL_GetTick+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	20000e9c 	.word	0x20000e9c

08002c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c84:	f7ff ffee 	bl	8002c64 <HAL_GetTick>
 8002c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d005      	beq.n	8002ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c96:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc0 <HAL_Delay+0x44>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ca2:	bf00      	nop
 8002ca4:	f7ff ffde 	bl	8002c64 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d8f7      	bhi.n	8002ca4 <HAL_Delay+0x28>
  {
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	2000043c 	.word	0x2000043c

08002cc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e033      	b.n	8002d42 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d109      	bne.n	8002cf6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7fd fd06 	bl	80006f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d118      	bne.n	8002d34 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d0a:	f023 0302 	bic.w	r3, r3, #2
 8002d0e:	f043 0202 	orr.w	r2, r3, #2
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 fc7a 	bl	8003610 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d32:	e001      	b.n	8002d38 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
	...

08002d4c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_Start+0x1a>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e097      	b.n	8002e96 <HAL_ADC_Start+0x14a>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d018      	beq.n	8002dae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d8c:	4b45      	ldr	r3, [pc, #276]	@ (8002ea4 <HAL_ADC_Start+0x158>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a45      	ldr	r2, [pc, #276]	@ (8002ea8 <HAL_ADC_Start+0x15c>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	0c9a      	lsrs	r2, r3, #18
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002da0:	e002      	b.n	8002da8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f9      	bne.n	8002da2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d15f      	bne.n	8002e7c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002dc4:	f023 0301 	bic.w	r3, r3, #1
 8002dc8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d007      	beq.n	8002dee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002de6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dfa:	d106      	bne.n	8002e0a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e00:	f023 0206 	bic.w	r2, r3, #6
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	645a      	str	r2, [r3, #68]	@ 0x44
 8002e08:	e002      	b.n	8002e10 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e18:	4b24      	ldr	r3, [pc, #144]	@ (8002eac <HAL_ADC_Start+0x160>)
 8002e1a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e24:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10f      	bne.n	8002e52 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d129      	bne.n	8002e94 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	e020      	b.n	8002e94 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a16      	ldr	r2, [pc, #88]	@ (8002eb0 <HAL_ADC_Start+0x164>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d11b      	bne.n	8002e94 <HAL_ADC_Start+0x148>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d114      	bne.n	8002e94 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e78:	609a      	str	r2, [r3, #8]
 8002e7a:	e00b      	b.n	8002e94 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	f043 0210 	orr.w	r2, r3, #16
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8c:	f043 0201 	orr.w	r2, r3, #1
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	20000030 	.word	0x20000030
 8002ea8:	431bde83 	.word	0x431bde83
 8002eac:	40012300 	.word	0x40012300
 8002eb0:	40012000 	.word	0x40012000

08002eb4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	f003 0320 	and.w	r3, r3, #32
 8002ee2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d049      	beq.n	8002f7e <HAL_ADC_IRQHandler+0xca>
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d046      	beq.n	8002f7e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	f003 0310 	and.w	r3, r3, #16
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d12b      	bne.n	8002f6e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d127      	bne.n	8002f6e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f24:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d006      	beq.n	8002f3a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d119      	bne.n	8002f6e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0220 	bic.w	r2, r2, #32
 8002f48:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	f043 0201 	orr.w	r2, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f9a4 	bl	80032bc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0212 	mvn.w	r2, #18
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f003 0304 	and.w	r3, r3, #4
 8002f84:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f8c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d057      	beq.n	8003044 <HAL_ADC_IRQHandler+0x190>
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d054      	beq.n	8003044 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	f003 0310 	and.w	r3, r3, #16
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d105      	bne.n	8002fb2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002faa:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d139      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fc6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d006      	beq.n	8002fdc <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d12b      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d124      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d11d      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d119      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800300e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302c:	f043 0201 	orr.w	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fc69 	bl	800390c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f06f 020c 	mvn.w	r2, #12
 8003042:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003052:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d017      	beq.n	800308a <HAL_ADC_IRQHandler+0x1d6>
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d014      	beq.n	800308a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b01      	cmp	r3, #1
 800306c:	d10d      	bne.n	800308a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f932 	bl	80032e4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0201 	mvn.w	r2, #1
 8003088:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f003 0320 	and.w	r3, r3, #32
 8003090:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003098:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d015      	beq.n	80030cc <HAL_ADC_IRQHandler+0x218>
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d012      	beq.n	80030cc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030aa:	f043 0202 	orr.w	r2, r3, #2
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f06f 0220 	mvn.w	r2, #32
 80030ba:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f91b 	bl	80032f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f06f 0220 	mvn.w	r2, #32
 80030ca:	601a      	str	r2, [r3, #0]
  }
}
 80030cc:	bf00      	nop
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b088      	sub	sp, #32
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d101      	bne.n	80030f6 <HAL_ADC_Start_DMA+0x22>
 80030f2:	2302      	movs	r3, #2
 80030f4:	e0d0      	b.n	8003298 <HAL_ADC_Start_DMA+0x1c4>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d018      	beq.n	800313e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800311c:	4b60      	ldr	r3, [pc, #384]	@ (80032a0 <HAL_ADC_Start_DMA+0x1cc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a60      	ldr	r2, [pc, #384]	@ (80032a4 <HAL_ADC_Start_DMA+0x1d0>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	0c9a      	lsrs	r2, r3, #18
 8003128:	4613      	mov	r3, r2
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	4413      	add	r3, r2
 800312e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003130:	e002      	b.n	8003138 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	3b01      	subs	r3, #1
 8003136:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f9      	bne.n	8003132 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003148:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800314c:	d107      	bne.n	800315e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689a      	ldr	r2, [r3, #8]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800315c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b01      	cmp	r3, #1
 800316a:	f040 8088 	bne.w	800327e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003172:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003176:	f023 0301 	bic.w	r3, r3, #1
 800317a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d007      	beq.n	80031a0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003198:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ac:	d106      	bne.n	80031bc <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b2:	f023 0206 	bic.w	r2, r3, #6
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80031ba:	e002      	b.n	80031c2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031ca:	4b37      	ldr	r3, [pc, #220]	@ (80032a8 <HAL_ADC_Start_DMA+0x1d4>)
 80031cc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d2:	4a36      	ldr	r2, [pc, #216]	@ (80032ac <HAL_ADC_Start_DMA+0x1d8>)
 80031d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031da:	4a35      	ldr	r2, [pc, #212]	@ (80032b0 <HAL_ADC_Start_DMA+0x1dc>)
 80031dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e2:	4a34      	ldr	r2, [pc, #208]	@ (80032b4 <HAL_ADC_Start_DMA+0x1e0>)
 80031e4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80031ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031fe:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800320e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	334c      	adds	r3, #76	@ 0x4c
 800321a:	4619      	mov	r1, r3
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f000 fd3e 	bl	8003ca0 <HAL_DMA_Start_IT>
 8003224:	4603      	mov	r3, r0
 8003226:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10f      	bne.n	8003254 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d129      	bne.n	8003296 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003250:	609a      	str	r2, [r3, #8]
 8003252:	e020      	b.n	8003296 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a17      	ldr	r2, [pc, #92]	@ (80032b8 <HAL_ADC_Start_DMA+0x1e4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d11b      	bne.n	8003296 <HAL_ADC_Start_DMA+0x1c2>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d114      	bne.n	8003296 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	e00b      	b.n	8003296 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	f043 0210 	orr.w	r2, r3, #16
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328e:	f043 0201 	orr.w	r2, r3, #1
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003296:	7ffb      	ldrb	r3, [r7, #31]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3720      	adds	r7, #32
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20000030 	.word	0x20000030
 80032a4:	431bde83 	.word	0x431bde83
 80032a8:	40012300 	.word	0x40012300
 80032ac:	08003809 	.word	0x08003809
 80032b0:	080038c3 	.word	0x080038c3
 80032b4:	080038df 	.word	0x080038df
 80032b8:	40012000 	.word	0x40012000

080032bc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x1c>
 8003324:	2302      	movs	r3, #2
 8003326:	e105      	b.n	8003534 <HAL_ADC_ConfigChannel+0x228>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b09      	cmp	r3, #9
 8003336:	d925      	bls.n	8003384 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68d9      	ldr	r1, [r3, #12]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	b29b      	uxth	r3, r3
 8003344:	461a      	mov	r2, r3
 8003346:	4613      	mov	r3, r2
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	4413      	add	r3, r2
 800334c:	3b1e      	subs	r3, #30
 800334e:	2207      	movs	r2, #7
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	43da      	mvns	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	400a      	ands	r2, r1
 800335c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68d9      	ldr	r1, [r3, #12]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	b29b      	uxth	r3, r3
 800336e:	4618      	mov	r0, r3
 8003370:	4603      	mov	r3, r0
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4403      	add	r3, r0
 8003376:	3b1e      	subs	r3, #30
 8003378:	409a      	lsls	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	60da      	str	r2, [r3, #12]
 8003382:	e022      	b.n	80033ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6919      	ldr	r1, [r3, #16]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	b29b      	uxth	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	4613      	mov	r3, r2
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4413      	add	r3, r2
 8003398:	2207      	movs	r2, #7
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43da      	mvns	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	400a      	ands	r2, r1
 80033a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6919      	ldr	r1, [r3, #16]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	4618      	mov	r0, r3
 80033ba:	4603      	mov	r3, r0
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4403      	add	r3, r0
 80033c0:	409a      	lsls	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b06      	cmp	r3, #6
 80033d0:	d824      	bhi.n	800341c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	3b05      	subs	r3, #5
 80033e4:	221f      	movs	r2, #31
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43da      	mvns	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	400a      	ands	r2, r1
 80033f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	4618      	mov	r0, r3
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	3b05      	subs	r3, #5
 800340e:	fa00 f203 	lsl.w	r2, r0, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	635a      	str	r2, [r3, #52]	@ 0x34
 800341a:	e04c      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b0c      	cmp	r3, #12
 8003422:	d824      	bhi.n	800346e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685a      	ldr	r2, [r3, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	3b23      	subs	r3, #35	@ 0x23
 8003436:	221f      	movs	r2, #31
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43da      	mvns	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	400a      	ands	r2, r1
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	b29b      	uxth	r3, r3
 8003452:	4618      	mov	r0, r3
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	3b23      	subs	r3, #35	@ 0x23
 8003460:	fa00 f203 	lsl.w	r2, r0, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	631a      	str	r2, [r3, #48]	@ 0x30
 800346c:	e023      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	3b41      	subs	r3, #65	@ 0x41
 8003480:	221f      	movs	r2, #31
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43da      	mvns	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	400a      	ands	r2, r1
 800348e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	b29b      	uxth	r3, r3
 800349c:	4618      	mov	r0, r3
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	3b41      	subs	r3, #65	@ 0x41
 80034aa:	fa00 f203 	lsl.w	r2, r0, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034b6:	4b22      	ldr	r3, [pc, #136]	@ (8003540 <HAL_ADC_ConfigChannel+0x234>)
 80034b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a21      	ldr	r2, [pc, #132]	@ (8003544 <HAL_ADC_ConfigChannel+0x238>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d109      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x1cc>
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2b12      	cmp	r3, #18
 80034ca:	d105      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a19      	ldr	r2, [pc, #100]	@ (8003544 <HAL_ADC_ConfigChannel+0x238>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d123      	bne.n	800352a <HAL_ADC_ConfigChannel+0x21e>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b10      	cmp	r3, #16
 80034e8:	d003      	beq.n	80034f2 <HAL_ADC_ConfigChannel+0x1e6>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2b11      	cmp	r3, #17
 80034f0:	d11b      	bne.n	800352a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b10      	cmp	r3, #16
 8003504:	d111      	bne.n	800352a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003506:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <HAL_ADC_ConfigChannel+0x23c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a10      	ldr	r2, [pc, #64]	@ (800354c <HAL_ADC_ConfigChannel+0x240>)
 800350c:	fba2 2303 	umull	r2, r3, r2, r3
 8003510:	0c9a      	lsrs	r2, r3, #18
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800351c:	e002      	b.n	8003524 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	3b01      	subs	r3, #1
 8003522:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1f9      	bne.n	800351e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	40012300 	.word	0x40012300
 8003544:	40012000 	.word	0x40012000
 8003548:	20000030 	.word	0x20000030
 800354c:	431bde83 	.word	0x431bde83

08003550 <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */

  /* Process locked */
  __HAL_LOCK(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_ADC_AnalogWDGConfig+0x18>
 8003564:	2302      	movs	r3, #2
 8003566:	e04d      	b.n	8003604 <HAL_ADC_AnalogWDGConfig+0xb4>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (AnalogWDGConfig->ITMode == ENABLE)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	7c1b      	ldrb	r3, [r3, #16]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d108      	bne.n	800358a <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003586:	605a      	str	r2, [r3, #4]
 8003588:	e007      	b.n	800359a <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003598:	605a      	str	r2, [r3, #4]
  }

  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6812      	ldr	r2, [r2, #0]
 80035a4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80035a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035ac:	6053      	str	r3, [r2, #4]

  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	605a      	str	r2, [r3, #4]

  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	6852      	ldr	r2, [r2, #4]
 80035c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	683a      	ldr	r2, [r7, #0]
 80035d0:	6892      	ldr	r2, [r2, #8]
 80035d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 021f 	bic.w	r2, r2, #31
 80035e2:	605a      	str	r2, [r3, #4]

  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	4619      	mov	r1, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003618:	4b79      	ldr	r3, [pc, #484]	@ (8003800 <ADC_Init+0x1f0>)
 800361a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	431a      	orrs	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003644:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6859      	ldr	r1, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	021a      	lsls	r2, r3, #8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003668:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6859      	ldr	r1, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800368a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6899      	ldr	r1, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a2:	4a58      	ldr	r2, [pc, #352]	@ (8003804 <ADC_Init+0x1f4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d022      	beq.n	80036ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6899      	ldr	r1, [r3, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6899      	ldr	r1, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	e00f      	b.n	800370e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800370c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0202 	bic.w	r2, r2, #2
 800371c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6899      	ldr	r1, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	7e1b      	ldrb	r3, [r3, #24]
 8003728:	005a      	lsls	r2, r3, #1
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01b      	beq.n	8003774 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800374a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800375a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6859      	ldr	r1, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	3b01      	subs	r3, #1
 8003768:	035a      	lsls	r2, r3, #13
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	e007      	b.n	8003784 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003782:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003792:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	3b01      	subs	r3, #1
 80037a0:	051a      	lsls	r2, r3, #20
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80037b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6899      	ldr	r1, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037c6:	025a      	lsls	r2, r3, #9
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6899      	ldr	r1, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	029a      	lsls	r2, r3, #10
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	609a      	str	r2, [r3, #8]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	40012300 	.word	0x40012300
 8003804:	0f000001 	.word	0x0f000001

08003808 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800381e:	2b00      	cmp	r3, #0
 8003820:	d13c      	bne.n	800389c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d12b      	bne.n	8003894 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003840:	2b00      	cmp	r3, #0
 8003842:	d127      	bne.n	8003894 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800384e:	2b00      	cmp	r3, #0
 8003850:	d006      	beq.n	8003860 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800385c:	2b00      	cmp	r3, #0
 800385e:	d119      	bne.n	8003894 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0220 	bic.w	r2, r2, #32
 800386e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d105      	bne.n	8003894 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f7ff fd11 	bl	80032bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800389a:	e00e      	b.n	80038ba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f7ff fd25 	bl	80032f8 <HAL_ADC_ErrorCallback>
}
 80038ae:	e004      	b.n	80038ba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
}
 80038ba:	bf00      	nop
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ce:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f7ff fcfd 	bl	80032d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038d6:	bf00      	nop
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b084      	sub	sp, #16
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ea:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2240      	movs	r2, #64	@ 0x40
 80038f0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f6:	f043 0204 	orr.w	r2, r3, #4
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f7ff fcfa 	bl	80032f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003904:	bf00      	nop
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003930:	4b0c      	ldr	r3, [pc, #48]	@ (8003964 <__NVIC_SetPriorityGrouping+0x44>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800393c:	4013      	ands	r3, r2
 800393e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003948:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800394c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003950:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003952:	4a04      	ldr	r2, [pc, #16]	@ (8003964 <__NVIC_SetPriorityGrouping+0x44>)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	60d3      	str	r3, [r2, #12]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	e000ed00 	.word	0xe000ed00

08003968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800396c:	4b04      	ldr	r3, [pc, #16]	@ (8003980 <__NVIC_GetPriorityGrouping+0x18>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	0a1b      	lsrs	r3, r3, #8
 8003972:	f003 0307 	and.w	r3, r3, #7
}
 8003976:	4618      	mov	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	2b00      	cmp	r3, #0
 8003994:	db0b      	blt.n	80039ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	f003 021f 	and.w	r2, r3, #31
 800399c:	4907      	ldr	r1, [pc, #28]	@ (80039bc <__NVIC_EnableIRQ+0x38>)
 800399e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	2001      	movs	r0, #1
 80039a6:	fa00 f202 	lsl.w	r2, r0, r2
 80039aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	e000e100 	.word	0xe000e100

080039c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	4603      	mov	r3, r0
 80039c8:	6039      	str	r1, [r7, #0]
 80039ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	db0a      	blt.n	80039ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	490c      	ldr	r1, [pc, #48]	@ (8003a0c <__NVIC_SetPriority+0x4c>)
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	0112      	lsls	r2, r2, #4
 80039e0:	b2d2      	uxtb	r2, r2
 80039e2:	440b      	add	r3, r1
 80039e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039e8:	e00a      	b.n	8003a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	4908      	ldr	r1, [pc, #32]	@ (8003a10 <__NVIC_SetPriority+0x50>)
 80039f0:	79fb      	ldrb	r3, [r7, #7]
 80039f2:	f003 030f 	and.w	r3, r3, #15
 80039f6:	3b04      	subs	r3, #4
 80039f8:	0112      	lsls	r2, r2, #4
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	440b      	add	r3, r1
 80039fe:	761a      	strb	r2, [r3, #24]
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	e000e100 	.word	0xe000e100
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b089      	sub	sp, #36	@ 0x24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f1c3 0307 	rsb	r3, r3, #7
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	bf28      	it	cs
 8003a32:	2304      	movcs	r3, #4
 8003a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	3304      	adds	r3, #4
 8003a3a:	2b06      	cmp	r3, #6
 8003a3c:	d902      	bls.n	8003a44 <NVIC_EncodePriority+0x30>
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	3b03      	subs	r3, #3
 8003a42:	e000      	b.n	8003a46 <NVIC_EncodePriority+0x32>
 8003a44:	2300      	movs	r3, #0
 8003a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a48:	f04f 32ff 	mov.w	r2, #4294967295
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43da      	mvns	r2, r3
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	401a      	ands	r2, r3
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	fa01 f303 	lsl.w	r3, r1, r3
 8003a66:	43d9      	mvns	r1, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a6c:	4313      	orrs	r3, r2
         );
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3724      	adds	r7, #36	@ 0x24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
	...

08003a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a8c:	d301      	bcc.n	8003a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e00f      	b.n	8003ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a92:	4a0a      	ldr	r2, [pc, #40]	@ (8003abc <SysTick_Config+0x40>)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3b01      	subs	r3, #1
 8003a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a9a:	210f      	movs	r1, #15
 8003a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa0:	f7ff ff8e 	bl	80039c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003aa4:	4b05      	ldr	r3, [pc, #20]	@ (8003abc <SysTick_Config+0x40>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003aaa:	4b04      	ldr	r3, [pc, #16]	@ (8003abc <SysTick_Config+0x40>)
 8003aac:	2207      	movs	r2, #7
 8003aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	e000e010 	.word	0xe000e010

08003ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7ff ff29 	bl	8003920 <__NVIC_SetPriorityGrouping>
}
 8003ace:	bf00      	nop
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b086      	sub	sp, #24
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	4603      	mov	r3, r0
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	607a      	str	r2, [r7, #4]
 8003ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ae8:	f7ff ff3e 	bl	8003968 <__NVIC_GetPriorityGrouping>
 8003aec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	68b9      	ldr	r1, [r7, #8]
 8003af2:	6978      	ldr	r0, [r7, #20]
 8003af4:	f7ff ff8e 	bl	8003a14 <NVIC_EncodePriority>
 8003af8:	4602      	mov	r2, r0
 8003afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff ff5d 	bl	80039c0 <__NVIC_SetPriority>
}
 8003b06:	bf00      	nop
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b082      	sub	sp, #8
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	4603      	mov	r3, r0
 8003b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff ff31 	bl	8003984 <__NVIC_EnableIRQ>
}
 8003b22:	bf00      	nop
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b082      	sub	sp, #8
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff ffa2 	bl	8003a7c <SysTick_Config>
 8003b38:	4603      	mov	r3, r0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b50:	f7ff f888 	bl	8002c64 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e099      	b.n	8003c94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2202      	movs	r2, #2
 8003b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0201 	bic.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b80:	e00f      	b.n	8003ba2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b82:	f7ff f86f 	bl	8002c64 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	d908      	bls.n	8003ba2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2203      	movs	r2, #3
 8003b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e078      	b.n	8003c94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1e8      	bne.n	8003b82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4b38      	ldr	r3, [pc, #224]	@ (8003c9c <HAL_DMA_Init+0x158>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003be6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d107      	bne.n	8003c0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c04:	4313      	orrs	r3, r2
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f023 0307 	bic.w	r3, r3, #7
 8003c22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d117      	bne.n	8003c66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00e      	beq.n	8003c66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 fb01 	bl	8004250 <DMA_CheckFifoParam>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d008      	beq.n	8003c66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2240      	movs	r2, #64	@ 0x40
 8003c58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c62:	2301      	movs	r3, #1
 8003c64:	e016      	b.n	8003c94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 fab8 	bl	80041e4 <DMA_CalcBaseAndBitshift>
 8003c74:	4603      	mov	r3, r0
 8003c76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	223f      	movs	r2, #63	@ 0x3f
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3718      	adds	r7, #24
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	f010803f 	.word	0xf010803f

08003ca0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d101      	bne.n	8003cc6 <HAL_DMA_Start_IT+0x26>
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	e040      	b.n	8003d48 <HAL_DMA_Start_IT+0xa8>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d12f      	bne.n	8003d3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	68b9      	ldr	r1, [r7, #8]
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 fa4a 	bl	8004188 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf8:	223f      	movs	r2, #63	@ 0x3f
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0216 	orr.w	r2, r2, #22
 8003d0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0208 	orr.w	r2, r2, #8
 8003d26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	e005      	b.n	8003d46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d42:	2302      	movs	r3, #2
 8003d44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d5e:	f7fe ff81 	bl	8002c64 <HAL_GetTick>
 8003d62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d008      	beq.n	8003d82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2280      	movs	r2, #128	@ 0x80
 8003d74:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e052      	b.n	8003e28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0216 	bic.w	r2, r2, #22
 8003d90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	695a      	ldr	r2, [r3, #20]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003da0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d103      	bne.n	8003db2 <HAL_DMA_Abort+0x62>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0208 	bic.w	r2, r2, #8
 8003dc0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0201 	bic.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dd2:	e013      	b.n	8003dfc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dd4:	f7fe ff46 	bl	8002c64 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b05      	cmp	r3, #5
 8003de0:	d90c      	bls.n	8003dfc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2220      	movs	r2, #32
 8003de6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2203      	movs	r2, #3
 8003dec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e015      	b.n	8003e28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1e4      	bne.n	8003dd4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0e:	223f      	movs	r2, #63	@ 0x3f
 8003e10:	409a      	lsls	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d004      	beq.n	8003e4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2280      	movs	r2, #128	@ 0x80
 8003e48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e00c      	b.n	8003e68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2205      	movs	r2, #5
 8003e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0201 	bic.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e80:	4b8e      	ldr	r3, [pc, #568]	@ (80040bc <HAL_DMA_IRQHandler+0x248>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a8e      	ldr	r2, [pc, #568]	@ (80040c0 <HAL_DMA_IRQHandler+0x24c>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	0a9b      	lsrs	r3, r3, #10
 8003e8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9e:	2208      	movs	r2, #8
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d01a      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d013      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0204 	bic.w	r2, r2, #4
 8003ec6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ecc:	2208      	movs	r2, #8
 8003ece:	409a      	lsls	r2, r3
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed8:	f043 0201 	orr.w	r2, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	409a      	lsls	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d012      	beq.n	8003f16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00b      	beq.n	8003f16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f02:	2201      	movs	r2, #1
 8003f04:	409a      	lsls	r2, r3
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0e:	f043 0202 	orr.w	r2, r3, #2
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	2204      	movs	r2, #4
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	4013      	ands	r3, r2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d012      	beq.n	8003f4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0302 	and.w	r3, r3, #2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00b      	beq.n	8003f4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f38:	2204      	movs	r2, #4
 8003f3a:	409a      	lsls	r2, r3
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f44:	f043 0204 	orr.w	r2, r3, #4
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f50:	2210      	movs	r2, #16
 8003f52:	409a      	lsls	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4013      	ands	r3, r2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d043      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d03c      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f6e:	2210      	movs	r2, #16
 8003f70:	409a      	lsls	r2, r3
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d018      	beq.n	8003fb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d108      	bne.n	8003fa4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d024      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	4798      	blx	r3
 8003fa2:	e01f      	b.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d01b      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	4798      	blx	r3
 8003fb4:	e016      	b.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d107      	bne.n	8003fd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0208 	bic.w	r2, r2, #8
 8003fd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe8:	2220      	movs	r2, #32
 8003fea:	409a      	lsls	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 808f 	beq.w	8004114 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 8087 	beq.w	8004114 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800400a:	2220      	movs	r2, #32
 800400c:	409a      	lsls	r2, r3
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b05      	cmp	r3, #5
 800401c:	d136      	bne.n	800408c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0216 	bic.w	r2, r2, #22
 800402c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800403c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d103      	bne.n	800404e <HAL_DMA_IRQHandler+0x1da>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0208 	bic.w	r2, r2, #8
 800405c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004062:	223f      	movs	r2, #63	@ 0x3f
 8004064:	409a      	lsls	r2, r3
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800407e:	2b00      	cmp	r3, #0
 8004080:	d07e      	beq.n	8004180 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	4798      	blx	r3
        }
        return;
 800408a:	e079      	b.n	8004180 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d01d      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d10d      	bne.n	80040c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d031      	beq.n	8004114 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	4798      	blx	r3
 80040b8:	e02c      	b.n	8004114 <HAL_DMA_IRQHandler+0x2a0>
 80040ba:	bf00      	nop
 80040bc:	20000030 	.word	0x20000030
 80040c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d023      	beq.n	8004114 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	4798      	blx	r3
 80040d4:	e01e      	b.n	8004114 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10f      	bne.n	8004104 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0210 	bic.w	r2, r2, #16
 80040f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004118:	2b00      	cmp	r3, #0
 800411a:	d032      	beq.n	8004182 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	d022      	beq.n	800416e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2205      	movs	r2, #5
 800412c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	3301      	adds	r3, #1
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	429a      	cmp	r2, r3
 800414a:	d307      	bcc.n	800415c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f2      	bne.n	8004140 <HAL_DMA_IRQHandler+0x2cc>
 800415a:	e000      	b.n	800415e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800415c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004172:	2b00      	cmp	r3, #0
 8004174:	d005      	beq.n	8004182 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	4798      	blx	r3
 800417e:	e000      	b.n	8004182 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004180:	bf00      	nop
    }
  }
}
 8004182:	3718      	adds	r7, #24
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80041a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b40      	cmp	r3, #64	@ 0x40
 80041b4:	d108      	bne.n	80041c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80041c6:	e007      	b.n	80041d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	60da      	str	r2, [r3, #12]
}
 80041d8:	bf00      	nop
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	3b10      	subs	r3, #16
 80041f4:	4a14      	ldr	r2, [pc, #80]	@ (8004248 <DMA_CalcBaseAndBitshift+0x64>)
 80041f6:	fba2 2303 	umull	r2, r3, r2, r3
 80041fa:	091b      	lsrs	r3, r3, #4
 80041fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041fe:	4a13      	ldr	r2, [pc, #76]	@ (800424c <DMA_CalcBaseAndBitshift+0x68>)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4413      	add	r3, r2
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b03      	cmp	r3, #3
 8004210:	d909      	bls.n	8004226 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800421a:	f023 0303 	bic.w	r3, r3, #3
 800421e:	1d1a      	adds	r2, r3, #4
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	659a      	str	r2, [r3, #88]	@ 0x58
 8004224:	e007      	b.n	8004236 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800422e:	f023 0303 	bic.w	r3, r3, #3
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800423a:	4618      	mov	r0, r3
 800423c:	3714      	adds	r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	aaaaaaab 	.word	0xaaaaaaab
 800424c:	08007ad0 	.word	0x08007ad0

08004250 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004258:	2300      	movs	r3, #0
 800425a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004260:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d11f      	bne.n	80042aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b03      	cmp	r3, #3
 800426e:	d856      	bhi.n	800431e <DMA_CheckFifoParam+0xce>
 8004270:	a201      	add	r2, pc, #4	@ (adr r2, 8004278 <DMA_CheckFifoParam+0x28>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	08004289 	.word	0x08004289
 800427c:	0800429b 	.word	0x0800429b
 8004280:	08004289 	.word	0x08004289
 8004284:	0800431f 	.word	0x0800431f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d046      	beq.n	8004322 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004298:	e043      	b.n	8004322 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042a2:	d140      	bne.n	8004326 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042a8:	e03d      	b.n	8004326 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042b2:	d121      	bne.n	80042f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b03      	cmp	r3, #3
 80042b8:	d837      	bhi.n	800432a <DMA_CheckFifoParam+0xda>
 80042ba:	a201      	add	r2, pc, #4	@ (adr r2, 80042c0 <DMA_CheckFifoParam+0x70>)
 80042bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c0:	080042d1 	.word	0x080042d1
 80042c4:	080042d7 	.word	0x080042d7
 80042c8:	080042d1 	.word	0x080042d1
 80042cc:	080042e9 	.word	0x080042e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
      break;
 80042d4:	e030      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d025      	beq.n	800432e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042e6:	e022      	b.n	800432e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042f0:	d11f      	bne.n	8004332 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042f6:	e01c      	b.n	8004332 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d903      	bls.n	8004306 <DMA_CheckFifoParam+0xb6>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b03      	cmp	r3, #3
 8004302:	d003      	beq.n	800430c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004304:	e018      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	73fb      	strb	r3, [r7, #15]
      break;
 800430a:	e015      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00e      	beq.n	8004336 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
      break;
 800431c:	e00b      	b.n	8004336 <DMA_CheckFifoParam+0xe6>
      break;
 800431e:	bf00      	nop
 8004320:	e00a      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;
 8004322:	bf00      	nop
 8004324:	e008      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;
 8004326:	bf00      	nop
 8004328:	e006      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;
 800432a:	bf00      	nop
 800432c:	e004      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;
 800432e:	bf00      	nop
 8004330:	e002      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;   
 8004332:	bf00      	nop
 8004334:	e000      	b.n	8004338 <DMA_CheckFifoParam+0xe8>
      break;
 8004336:	bf00      	nop
    }
  } 
  
  return status; 
 8004338:	7bfb      	ldrb	r3, [r7, #15]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop

08004348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004348:	b480      	push	{r7}
 800434a:	b089      	sub	sp, #36	@ 0x24
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004356:	2300      	movs	r3, #0
 8004358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800435a:	2300      	movs	r3, #0
 800435c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800435e:	2300      	movs	r3, #0
 8004360:	61fb      	str	r3, [r7, #28]
 8004362:	e153      	b.n	800460c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004364:	2201      	movs	r2, #1
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	4013      	ands	r3, r2
 8004376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	429a      	cmp	r2, r3
 800437e:	f040 8142 	bne.w	8004606 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	2b01      	cmp	r3, #1
 800438c:	d005      	beq.n	800439a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004396:	2b02      	cmp	r3, #2
 8004398:	d130      	bne.n	80043fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	2203      	movs	r2, #3
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	fa02 f303 	lsl.w	r3, r2, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043d0:	2201      	movs	r2, #1
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	091b      	lsrs	r3, r3, #4
 80043e6:	f003 0201 	and.w	r2, r3, #1
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f003 0303 	and.w	r3, r3, #3
 8004404:	2b03      	cmp	r3, #3
 8004406:	d017      	beq.n	8004438 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	2203      	movs	r2, #3
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	4013      	ands	r3, r2
 800441e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	69ba      	ldr	r2, [r7, #24]
 800442e:	4313      	orrs	r3, r2
 8004430:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d123      	bne.n	800448c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	08da      	lsrs	r2, r3, #3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3208      	adds	r2, #8
 800444c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	220f      	movs	r2, #15
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	f003 0307 	and.w	r3, r3, #7
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	4313      	orrs	r3, r2
 800447c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	08da      	lsrs	r2, r3, #3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3208      	adds	r2, #8
 8004486:	69b9      	ldr	r1, [r7, #24]
 8004488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	2203      	movs	r2, #3
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f003 0203 	and.w	r2, r3, #3
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 809c 	beq.w	8004606 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	4b54      	ldr	r3, [pc, #336]	@ (8004624 <HAL_GPIO_Init+0x2dc>)
 80044d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d6:	4a53      	ldr	r2, [pc, #332]	@ (8004624 <HAL_GPIO_Init+0x2dc>)
 80044d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044de:	4b51      	ldr	r3, [pc, #324]	@ (8004624 <HAL_GPIO_Init+0x2dc>)
 80044e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044ea:	4a4f      	ldr	r2, [pc, #316]	@ (8004628 <HAL_GPIO_Init+0x2e0>)
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	089b      	lsrs	r3, r3, #2
 80044f0:	3302      	adds	r3, #2
 80044f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	f003 0303 	and.w	r3, r3, #3
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	220f      	movs	r2, #15
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	43db      	mvns	r3, r3
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	4013      	ands	r3, r2
 800450c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a46      	ldr	r2, [pc, #280]	@ (800462c <HAL_GPIO_Init+0x2e4>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d013      	beq.n	800453e <HAL_GPIO_Init+0x1f6>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a45      	ldr	r2, [pc, #276]	@ (8004630 <HAL_GPIO_Init+0x2e8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00d      	beq.n	800453a <HAL_GPIO_Init+0x1f2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a44      	ldr	r2, [pc, #272]	@ (8004634 <HAL_GPIO_Init+0x2ec>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d007      	beq.n	8004536 <HAL_GPIO_Init+0x1ee>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a43      	ldr	r2, [pc, #268]	@ (8004638 <HAL_GPIO_Init+0x2f0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d101      	bne.n	8004532 <HAL_GPIO_Init+0x1ea>
 800452e:	2303      	movs	r3, #3
 8004530:	e006      	b.n	8004540 <HAL_GPIO_Init+0x1f8>
 8004532:	2307      	movs	r3, #7
 8004534:	e004      	b.n	8004540 <HAL_GPIO_Init+0x1f8>
 8004536:	2302      	movs	r3, #2
 8004538:	e002      	b.n	8004540 <HAL_GPIO_Init+0x1f8>
 800453a:	2301      	movs	r3, #1
 800453c:	e000      	b.n	8004540 <HAL_GPIO_Init+0x1f8>
 800453e:	2300      	movs	r3, #0
 8004540:	69fa      	ldr	r2, [r7, #28]
 8004542:	f002 0203 	and.w	r2, r2, #3
 8004546:	0092      	lsls	r2, r2, #2
 8004548:	4093      	lsls	r3, r2
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4313      	orrs	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004550:	4935      	ldr	r1, [pc, #212]	@ (8004628 <HAL_GPIO_Init+0x2e0>)
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	089b      	lsrs	r3, r3, #2
 8004556:	3302      	adds	r3, #2
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800455e:	4b37      	ldr	r3, [pc, #220]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	43db      	mvns	r3, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4013      	ands	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004582:	4a2e      	ldr	r2, [pc, #184]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004588:	4b2c      	ldr	r3, [pc, #176]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	43db      	mvns	r3, r3
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	4013      	ands	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045ac:	4a23      	ldr	r2, [pc, #140]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045b2:	4b22      	ldr	r3, [pc, #136]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	43db      	mvns	r3, r3
 80045bc:	69ba      	ldr	r2, [r7, #24]
 80045be:	4013      	ands	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80045ce:	69ba      	ldr	r2, [r7, #24]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045d6:	4a19      	ldr	r2, [pc, #100]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045dc:	4b17      	ldr	r3, [pc, #92]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	43db      	mvns	r3, r3
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	4013      	ands	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004600:	4a0e      	ldr	r2, [pc, #56]	@ (800463c <HAL_GPIO_Init+0x2f4>)
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	3301      	adds	r3, #1
 800460a:	61fb      	str	r3, [r7, #28]
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	2b0f      	cmp	r3, #15
 8004610:	f67f aea8 	bls.w	8004364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004614:	bf00      	nop
 8004616:	bf00      	nop
 8004618:	3724      	adds	r7, #36	@ 0x24
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	40023800 	.word	0x40023800
 8004628:	40013800 	.word	0x40013800
 800462c:	40020000 	.word	0x40020000
 8004630:	40020400 	.word	0x40020400
 8004634:	40020800 	.word	0x40020800
 8004638:	40020c00 	.word	0x40020c00
 800463c:	40013c00 	.word	0x40013c00

08004640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	807b      	strh	r3, [r7, #2]
 800464c:	4613      	mov	r3, r2
 800464e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004650:	787b      	ldrb	r3, [r7, #1]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004656:	887a      	ldrh	r2, [r7, #2]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800465c:	e003      	b.n	8004666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800465e:	887b      	ldrh	r3, [r7, #2]
 8004660:	041a      	lsls	r2, r3, #16
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	619a      	str	r2, [r3, #24]
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
	...

08004674 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	4603      	mov	r3, r0
 800467c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800467e:	4b08      	ldr	r3, [pc, #32]	@ (80046a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004680:	695a      	ldr	r2, [r3, #20]
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	4013      	ands	r3, r2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d006      	beq.n	8004698 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800468a:	4a05      	ldr	r2, [pc, #20]	@ (80046a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800468c:	88fb      	ldrh	r3, [r7, #6]
 800468e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	4618      	mov	r0, r3
 8004694:	f7fc ffac 	bl	80015f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004698:	bf00      	nop
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40013c00 	.word	0x40013c00

080046a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e0cc      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046b8:	4b68      	ldr	r3, [pc, #416]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d90c      	bls.n	80046e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c6:	4b65      	ldr	r3, [pc, #404]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ce:	4b63      	ldr	r3, [pc, #396]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0307 	and.w	r3, r3, #7
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d001      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0b8      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d020      	beq.n	800472e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046f8:	4b59      	ldr	r3, [pc, #356]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a58      	ldr	r2, [pc, #352]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004702:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0308 	and.w	r3, r3, #8
 800470c:	2b00      	cmp	r3, #0
 800470e:	d005      	beq.n	800471c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004710:	4b53      	ldr	r3, [pc, #332]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	4a52      	ldr	r2, [pc, #328]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800471a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800471c:	4b50      	ldr	r3, [pc, #320]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	494d      	ldr	r1, [pc, #308]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	4313      	orrs	r3, r2
 800472c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d044      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004742:	4b47      	ldr	r3, [pc, #284]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d119      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e07f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b02      	cmp	r3, #2
 8004758:	d003      	beq.n	8004762 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800475e:	2b03      	cmp	r3, #3
 8004760:	d107      	bne.n	8004772 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004762:	4b3f      	ldr	r3, [pc, #252]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d109      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e06f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004772:	4b3b      	ldr	r3, [pc, #236]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e067      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004782:	4b37      	ldr	r3, [pc, #220]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f023 0203 	bic.w	r2, r3, #3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	4934      	ldr	r1, [pc, #208]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004790:	4313      	orrs	r3, r2
 8004792:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004794:	f7fe fa66 	bl	8002c64 <HAL_GetTick>
 8004798:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800479c:	f7fe fa62 	bl	8002c64 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e04f      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 020c 	and.w	r2, r3, #12
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d1eb      	bne.n	800479c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047c4:	4b25      	ldr	r3, [pc, #148]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d20c      	bcs.n	80047ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d2:	4b22      	ldr	r3, [pc, #136]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	b2d2      	uxtb	r2, r2
 80047d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	4b20      	ldr	r3, [pc, #128]	@ (800485c <HAL_RCC_ClockConfig+0x1b8>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d001      	beq.n	80047ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e032      	b.n	8004852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f8:	4b19      	ldr	r3, [pc, #100]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	4916      	ldr	r1, [pc, #88]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0308 	and.w	r3, r3, #8
 8004812:	2b00      	cmp	r3, #0
 8004814:	d009      	beq.n	800482a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004816:	4b12      	ldr	r3, [pc, #72]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	490e      	ldr	r1, [pc, #56]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004826:	4313      	orrs	r3, r2
 8004828:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800482a:	f000 f821 	bl	8004870 <HAL_RCC_GetSysClockFreq>
 800482e:	4602      	mov	r2, r0
 8004830:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_RCC_ClockConfig+0x1bc>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	091b      	lsrs	r3, r3, #4
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	490a      	ldr	r1, [pc, #40]	@ (8004864 <HAL_RCC_ClockConfig+0x1c0>)
 800483c:	5ccb      	ldrb	r3, [r1, r3]
 800483e:	fa22 f303 	lsr.w	r3, r2, r3
 8004842:	4a09      	ldr	r2, [pc, #36]	@ (8004868 <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004846:	4b09      	ldr	r3, [pc, #36]	@ (800486c <HAL_RCC_ClockConfig+0x1c8>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f7fe f9c6 	bl	8002bdc <HAL_InitTick>

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40023c00 	.word	0x40023c00
 8004860:	40023800 	.word	0x40023800
 8004864:	08007ab8 	.word	0x08007ab8
 8004868:	20000030 	.word	0x20000030
 800486c:	20000438 	.word	0x20000438

08004870 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004874:	b090      	sub	sp, #64	@ 0x40
 8004876:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004888:	4b59      	ldr	r3, [pc, #356]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 030c 	and.w	r3, r3, #12
 8004890:	2b08      	cmp	r3, #8
 8004892:	d00d      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004894:	2b08      	cmp	r3, #8
 8004896:	f200 80a1 	bhi.w	80049dc <HAL_RCC_GetSysClockFreq+0x16c>
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <HAL_RCC_GetSysClockFreq+0x34>
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d003      	beq.n	80048aa <HAL_RCC_GetSysClockFreq+0x3a>
 80048a2:	e09b      	b.n	80049dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048a4:	4b53      	ldr	r3, [pc, #332]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80048a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048a8:	e09b      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048aa:	4b53      	ldr	r3, [pc, #332]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048ae:	e098      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048b0:	4b4f      	ldr	r3, [pc, #316]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048ba:	4b4d      	ldr	r3, [pc, #308]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d028      	beq.n	8004918 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048c6:	4b4a      	ldr	r3, [pc, #296]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	099b      	lsrs	r3, r3, #6
 80048cc:	2200      	movs	r2, #0
 80048ce:	623b      	str	r3, [r7, #32]
 80048d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80048d8:	2100      	movs	r1, #0
 80048da:	4b47      	ldr	r3, [pc, #284]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048dc:	fb03 f201 	mul.w	r2, r3, r1
 80048e0:	2300      	movs	r3, #0
 80048e2:	fb00 f303 	mul.w	r3, r0, r3
 80048e6:	4413      	add	r3, r2
 80048e8:	4a43      	ldr	r2, [pc, #268]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048ea:	fba0 1202 	umull	r1, r2, r0, r2
 80048ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048f0:	460a      	mov	r2, r1
 80048f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048f6:	4413      	add	r3, r2
 80048f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048fc:	2200      	movs	r2, #0
 80048fe:	61bb      	str	r3, [r7, #24]
 8004900:	61fa      	str	r2, [r7, #28]
 8004902:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004906:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800490a:	f7fb fc85 	bl	8000218 <__aeabi_uldivmod>
 800490e:	4602      	mov	r2, r0
 8004910:	460b      	mov	r3, r1
 8004912:	4613      	mov	r3, r2
 8004914:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004916:	e053      	b.n	80049c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004918:	4b35      	ldr	r3, [pc, #212]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	099b      	lsrs	r3, r3, #6
 800491e:	2200      	movs	r2, #0
 8004920:	613b      	str	r3, [r7, #16]
 8004922:	617a      	str	r2, [r7, #20]
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800492a:	f04f 0b00 	mov.w	fp, #0
 800492e:	4652      	mov	r2, sl
 8004930:	465b      	mov	r3, fp
 8004932:	f04f 0000 	mov.w	r0, #0
 8004936:	f04f 0100 	mov.w	r1, #0
 800493a:	0159      	lsls	r1, r3, #5
 800493c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004940:	0150      	lsls	r0, r2, #5
 8004942:	4602      	mov	r2, r0
 8004944:	460b      	mov	r3, r1
 8004946:	ebb2 080a 	subs.w	r8, r2, sl
 800494a:	eb63 090b 	sbc.w	r9, r3, fp
 800494e:	f04f 0200 	mov.w	r2, #0
 8004952:	f04f 0300 	mov.w	r3, #0
 8004956:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800495a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800495e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004962:	ebb2 0408 	subs.w	r4, r2, r8
 8004966:	eb63 0509 	sbc.w	r5, r3, r9
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	00eb      	lsls	r3, r5, #3
 8004974:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004978:	00e2      	lsls	r2, r4, #3
 800497a:	4614      	mov	r4, r2
 800497c:	461d      	mov	r5, r3
 800497e:	eb14 030a 	adds.w	r3, r4, sl
 8004982:	603b      	str	r3, [r7, #0]
 8004984:	eb45 030b 	adc.w	r3, r5, fp
 8004988:	607b      	str	r3, [r7, #4]
 800498a:	f04f 0200 	mov.w	r2, #0
 800498e:	f04f 0300 	mov.w	r3, #0
 8004992:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004996:	4629      	mov	r1, r5
 8004998:	028b      	lsls	r3, r1, #10
 800499a:	4621      	mov	r1, r4
 800499c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049a0:	4621      	mov	r1, r4
 80049a2:	028a      	lsls	r2, r1, #10
 80049a4:	4610      	mov	r0, r2
 80049a6:	4619      	mov	r1, r3
 80049a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049aa:	2200      	movs	r2, #0
 80049ac:	60bb      	str	r3, [r7, #8]
 80049ae:	60fa      	str	r2, [r7, #12]
 80049b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049b4:	f7fb fc30 	bl	8000218 <__aeabi_uldivmod>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	4613      	mov	r3, r2
 80049be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80049c0:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	0c1b      	lsrs	r3, r3, #16
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	3301      	adds	r3, #1
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80049d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80049d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049da:	e002      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049dc:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80049de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3740      	adds	r7, #64	@ 0x40
 80049e8:	46bd      	mov	sp, r7
 80049ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ee:	bf00      	nop
 80049f0:	40023800 	.word	0x40023800
 80049f4:	00f42400 	.word	0x00f42400
 80049f8:	017d7840 	.word	0x017d7840

080049fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a00:	4b03      	ldr	r3, [pc, #12]	@ (8004a10 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a02:	681b      	ldr	r3, [r3, #0]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	20000030 	.word	0x20000030

08004a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a18:	f7ff fff0 	bl	80049fc <HAL_RCC_GetHCLKFreq>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	0a9b      	lsrs	r3, r3, #10
 8004a24:	f003 0307 	and.w	r3, r3, #7
 8004a28:	4903      	ldr	r1, [pc, #12]	@ (8004a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a2a:	5ccb      	ldrb	r3, [r1, r3]
 8004a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40023800 	.word	0x40023800
 8004a38:	08007ac8 	.word	0x08007ac8

08004a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a40:	f7ff ffdc 	bl	80049fc <HAL_RCC_GetHCLKFreq>
 8004a44:	4602      	mov	r2, r0
 8004a46:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	0b5b      	lsrs	r3, r3, #13
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	4903      	ldr	r1, [pc, #12]	@ (8004a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a52:	5ccb      	ldrb	r3, [r1, r3]
 8004a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	08007ac8 	.word	0x08007ac8

08004a64 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e273      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d075      	beq.n	8004b6e <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a82:	4b88      	ldr	r3, [pc, #544]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 030c 	and.w	r3, r3, #12
 8004a8a:	2b04      	cmp	r3, #4
 8004a8c:	d00c      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a8e:	4b85      	ldr	r3, [pc, #532]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d112      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a9a:	4b82      	ldr	r3, [pc, #520]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aa2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004aa6:	d10b      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d05b      	beq.n	8004b6c <HAL_RCC_OscConfig+0x108>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d157      	bne.n	8004b6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e24e      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ac8:	d106      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x74>
 8004aca:	4b76      	ldr	r3, [pc, #472]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a75      	ldr	r2, [pc, #468]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ad4:	6013      	str	r3, [r2, #0]
 8004ad6:	e01d      	b.n	8004b14 <HAL_RCC_OscConfig+0xb0>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ae0:	d10c      	bne.n	8004afc <HAL_RCC_OscConfig+0x98>
 8004ae2:	4b70      	ldr	r3, [pc, #448]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a6f      	ldr	r2, [pc, #444]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	4b6d      	ldr	r3, [pc, #436]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a6c      	ldr	r2, [pc, #432]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004af8:	6013      	str	r3, [r2, #0]
 8004afa:	e00b      	b.n	8004b14 <HAL_RCC_OscConfig+0xb0>
 8004afc:	4b69      	ldr	r3, [pc, #420]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a68      	ldr	r2, [pc, #416]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b06:	6013      	str	r3, [r2, #0]
 8004b08:	4b66      	ldr	r3, [pc, #408]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a65      	ldr	r2, [pc, #404]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d013      	beq.n	8004b44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1c:	f7fe f8a2 	bl	8002c64 <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b24:	f7fe f89e 	bl	8002c64 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b64      	cmp	r3, #100	@ 0x64
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e213      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b36:	4b5b      	ldr	r3, [pc, #364]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0xc0>
 8004b42:	e014      	b.n	8004b6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b44:	f7fe f88e 	bl	8002c64 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b4c:	f7fe f88a 	bl	8002c64 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b64      	cmp	r3, #100	@ 0x64
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e1ff      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b5e:	4b51      	ldr	r3, [pc, #324]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f0      	bne.n	8004b4c <HAL_RCC_OscConfig+0xe8>
 8004b6a:	e000      	b.n	8004b6e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d063      	beq.n	8004c42 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 030c 	and.w	r3, r3, #12
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b86:	4b47      	ldr	r3, [pc, #284]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d11c      	bne.n	8004bcc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b92:	4b44      	ldr	r3, [pc, #272]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d116      	bne.n	8004bcc <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b9e:	4b41      	ldr	r3, [pc, #260]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d005      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x152>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d001      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e1d3      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4937      	ldr	r1, [pc, #220]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bca:	e03a      	b.n	8004c42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d020      	beq.n	8004c16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bd4:	4b34      	ldr	r3, [pc, #208]	@ (8004ca8 <HAL_RCC_OscConfig+0x244>)
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bda:	f7fe f843 	bl	8002c64 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004be2:	f7fe f83f 	bl	8002c64 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e1b4      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0f0      	beq.n	8004be2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c00:	4b28      	ldr	r3, [pc, #160]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	4925      	ldr	r1, [pc, #148]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	600b      	str	r3, [r1, #0]
 8004c14:	e015      	b.n	8004c42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c16:	4b24      	ldr	r3, [pc, #144]	@ (8004ca8 <HAL_RCC_OscConfig+0x244>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1c:	f7fe f822 	bl	8002c64 <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c24:	f7fe f81e 	bl	8002c64 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e193      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c36:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f0      	bne.n	8004c24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d036      	beq.n	8004cbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c56:	4b15      	ldr	r3, [pc, #84]	@ (8004cac <HAL_RCC_OscConfig+0x248>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5c:	f7fe f802 	bl	8002c64 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c64:	f7fd fffe 	bl	8002c64 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e173      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <HAL_RCC_OscConfig+0x240>)
 8004c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0f0      	beq.n	8004c64 <HAL_RCC_OscConfig+0x200>
 8004c82:	e01b      	b.n	8004cbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c84:	4b09      	ldr	r3, [pc, #36]	@ (8004cac <HAL_RCC_OscConfig+0x248>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8a:	f7fd ffeb 	bl	8002c64 <HAL_GetTick>
 8004c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c90:	e00e      	b.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c92:	f7fd ffe7 	bl	8002c64 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d907      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e15c      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	42470000 	.word	0x42470000
 8004cac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb0:	4b8a      	ldr	r3, [pc, #552]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1ea      	bne.n	8004c92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8097 	beq.w	8004df8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cce:	4b83      	ldr	r3, [pc, #524]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10f      	bne.n	8004cfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60bb      	str	r3, [r7, #8]
 8004cde:	4b7f      	ldr	r3, [pc, #508]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	4a7e      	ldr	r2, [pc, #504]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cea:	4b7c      	ldr	r3, [pc, #496]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfa:	4b79      	ldr	r3, [pc, #484]	@ (8004ee0 <HAL_RCC_OscConfig+0x47c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d118      	bne.n	8004d38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d06:	4b76      	ldr	r3, [pc, #472]	@ (8004ee0 <HAL_RCC_OscConfig+0x47c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a75      	ldr	r2, [pc, #468]	@ (8004ee0 <HAL_RCC_OscConfig+0x47c>)
 8004d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d12:	f7fd ffa7 	bl	8002c64 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d18:	e008      	b.n	8004d2c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d1a:	f7fd ffa3 	bl	8002c64 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e118      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2c:	4b6c      	ldr	r3, [pc, #432]	@ (8004ee0 <HAL_RCC_OscConfig+0x47c>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0f0      	beq.n	8004d1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d106      	bne.n	8004d4e <HAL_RCC_OscConfig+0x2ea>
 8004d40:	4b66      	ldr	r3, [pc, #408]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d44:	4a65      	ldr	r2, [pc, #404]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d4c:	e01c      	b.n	8004d88 <HAL_RCC_OscConfig+0x324>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	2b05      	cmp	r3, #5
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x30c>
 8004d56:	4b61      	ldr	r3, [pc, #388]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5a:	4a60      	ldr	r2, [pc, #384]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d5c:	f043 0304 	orr.w	r3, r3, #4
 8004d60:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d62:	4b5e      	ldr	r3, [pc, #376]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d66:	4a5d      	ldr	r2, [pc, #372]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0x324>
 8004d70:	4b5a      	ldr	r3, [pc, #360]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d74:	4a59      	ldr	r2, [pc, #356]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d76:	f023 0301 	bic.w	r3, r3, #1
 8004d7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d7c:	4b57      	ldr	r3, [pc, #348]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d80:	4a56      	ldr	r2, [pc, #344]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004d82:	f023 0304 	bic.w	r3, r3, #4
 8004d86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d015      	beq.n	8004dbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d90:	f7fd ff68 	bl	8002c64 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d96:	e00a      	b.n	8004dae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d98:	f7fd ff64 	bl	8002c64 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d901      	bls.n	8004dae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e0d7      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dae:	4b4b      	ldr	r3, [pc, #300]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d0ee      	beq.n	8004d98 <HAL_RCC_OscConfig+0x334>
 8004dba:	e014      	b.n	8004de6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dbc:	f7fd ff52 	bl	8002c64 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc2:	e00a      	b.n	8004dda <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc4:	f7fd ff4e 	bl	8002c64 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e0c1      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dda:	4b40      	ldr	r3, [pc, #256]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1ee      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004de6:	7dfb      	ldrb	r3, [r7, #23]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d105      	bne.n	8004df8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dec:	4b3b      	ldr	r3, [pc, #236]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df0:	4a3a      	ldr	r2, [pc, #232]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004df6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 80ad 	beq.w	8004f5c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e02:	4b36      	ldr	r3, [pc, #216]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d060      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d145      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e16:	4b33      	ldr	r3, [pc, #204]	@ (8004ee4 <HAL_RCC_OscConfig+0x480>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1c:	f7fd ff22 	bl	8002c64 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e24:	f7fd ff1e 	bl	8002c64 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e093      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e36:	4b29      	ldr	r3, [pc, #164]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e50:	019b      	lsls	r3, r3, #6
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e58:	085b      	lsrs	r3, r3, #1
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	041b      	lsls	r3, r3, #16
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e64:	061b      	lsls	r3, r3, #24
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	071b      	lsls	r3, r3, #28
 8004e6e:	491b      	ldr	r1, [pc, #108]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e74:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee4 <HAL_RCC_OscConfig+0x480>)
 8004e76:	2201      	movs	r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7a:	f7fd fef3 	bl	8002c64 <HAL_GetTick>
 8004e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e80:	e008      	b.n	8004e94 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e82:	f7fd feef 	bl	8002c64 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d901      	bls.n	8004e94 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e064      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e94:	4b11      	ldr	r3, [pc, #68]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0f0      	beq.n	8004e82 <HAL_RCC_OscConfig+0x41e>
 8004ea0:	e05c      	b.n	8004f5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ea2:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <HAL_RCC_OscConfig+0x480>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fd fedc 	bl	8002c64 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb0:	f7fd fed8 	bl	8002c64 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e04d      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ec2:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <HAL_RCC_OscConfig+0x478>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x44c>
 8004ece:	e045      	b.n	8004f5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d107      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e040      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	40007000 	.word	0x40007000
 8004ee4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f68 <HAL_RCC_OscConfig+0x504>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d030      	beq.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d129      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d122      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f18:	4013      	ands	r3, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d119      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2e:	085b      	lsrs	r3, r3, #1
 8004f30:	3b01      	subs	r3, #1
 8004f32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d10f      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d107      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f52:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d001      	beq.n	8004f5c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	40023800 	.word	0x40023800

08004f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e07b      	b.n	8005076 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d108      	bne.n	8004f98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f8e:	d009      	beq.n	8004fa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	61da      	str	r2, [r3, #28]
 8004f96:	e005      	b.n	8004fa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d106      	bne.n	8004fc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7fd f870 	bl	80020a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	431a      	orrs	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005028:	ea42 0103 	orr.w	r1, r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005030:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	0c1b      	lsrs	r3, r3, #16
 8005042:	f003 0104 	and.w	r1, r3, #4
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	f003 0210 	and.w	r2, r3, #16
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	69da      	ldr	r2, [r3, #28]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005064:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b088      	sub	sp, #32
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	603b      	str	r3, [r7, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800508e:	f7fd fde9 	bl	8002c64 <HAL_GetTick>
 8005092:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005094:	88fb      	ldrh	r3, [r7, #6]
 8005096:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d001      	beq.n	80050a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80050a4:	2302      	movs	r3, #2
 80050a6:	e12a      	b.n	80052fe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <HAL_SPI_Transmit+0x36>
 80050ae:	88fb      	ldrh	r3, [r7, #6]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e122      	b.n	80052fe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d101      	bne.n	80050c6 <HAL_SPI_Transmit+0x48>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e11b      	b.n	80052fe <HAL_SPI_Transmit+0x280>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2203      	movs	r2, #3
 80050d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	88fa      	ldrh	r2, [r7, #6]
 80050e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	88fa      	ldrh	r2, [r7, #6]
 80050ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005114:	d10f      	bne.n	8005136 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005124:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005134:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005140:	2b40      	cmp	r3, #64	@ 0x40
 8005142:	d007      	beq.n	8005154 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005152:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800515c:	d152      	bne.n	8005204 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <HAL_SPI_Transmit+0xee>
 8005166:	8b7b      	ldrh	r3, [r7, #26]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d145      	bne.n	80051f8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005170:	881a      	ldrh	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517c:	1c9a      	adds	r2, r3, #2
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005190:	e032      	b.n	80051f8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b02      	cmp	r3, #2
 800519e:	d112      	bne.n	80051c6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a4:	881a      	ldrh	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b0:	1c9a      	adds	r2, r3, #2
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80051c4:	e018      	b.n	80051f8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051c6:	f7fd fd4d 	bl	8002c64 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d803      	bhi.n	80051de <HAL_SPI_Transmit+0x160>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051dc:	d102      	bne.n	80051e4 <HAL_SPI_Transmit+0x166>
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d109      	bne.n	80051f8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e082      	b.n	80052fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1c7      	bne.n	8005192 <HAL_SPI_Transmit+0x114>
 8005202:	e053      	b.n	80052ac <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <HAL_SPI_Transmit+0x194>
 800520c:	8b7b      	ldrh	r3, [r7, #26]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d147      	bne.n	80052a2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	330c      	adds	r3, #12
 800521c:	7812      	ldrb	r2, [r2, #0]
 800521e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800522e:	b29b      	uxth	r3, r3
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005238:	e033      	b.n	80052a2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b02      	cmp	r3, #2
 8005246:	d113      	bne.n	8005270 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	7812      	ldrb	r2, [r2, #0]
 8005254:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005264:	b29b      	uxth	r3, r3
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800526e:	e018      	b.n	80052a2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005270:	f7fd fcf8 	bl	8002c64 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	429a      	cmp	r2, r3
 800527e:	d803      	bhi.n	8005288 <HAL_SPI_Transmit+0x20a>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005286:	d102      	bne.n	800528e <HAL_SPI_Transmit+0x210>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d109      	bne.n	80052a2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e02d      	b.n	80052fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1c6      	bne.n	800523a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052ac:	69fa      	ldr	r2, [r7, #28]
 80052ae:	6839      	ldr	r1, [r7, #0]
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 fcf7 	bl	8005ca4 <SPI_EndRxTxTransaction>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10a      	bne.n	80052e0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ca:	2300      	movs	r3, #0
 80052cc:	617b      	str	r3, [r7, #20]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e000      	b.n	80052fe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80052fc:	2300      	movs	r3, #0
  }
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3720      	adds	r7, #32
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b088      	sub	sp, #32
 800530a:	af02      	add	r7, sp, #8
 800530c:	60f8      	str	r0, [r7, #12]
 800530e:	60b9      	str	r1, [r7, #8]
 8005310:	603b      	str	r3, [r7, #0]
 8005312:	4613      	mov	r3, r2
 8005314:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b01      	cmp	r3, #1
 8005320:	d001      	beq.n	8005326 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005322:	2302      	movs	r3, #2
 8005324:	e104      	b.n	8005530 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d002      	beq.n	8005332 <HAL_SPI_Receive+0x2c>
 800532c:	88fb      	ldrh	r3, [r7, #6]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e0fc      	b.n	8005530 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800533e:	d112      	bne.n	8005366 <HAL_SPI_Receive+0x60>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10e      	bne.n	8005366 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2204      	movs	r2, #4
 800534c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005350:	88fa      	ldrh	r2, [r7, #6]
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	4613      	mov	r3, r2
 8005358:	68ba      	ldr	r2, [r7, #8]
 800535a:	68b9      	ldr	r1, [r7, #8]
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 f8eb 	bl	8005538 <HAL_SPI_TransmitReceive>
 8005362:	4603      	mov	r3, r0
 8005364:	e0e4      	b.n	8005530 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005366:	f7fd fc7d 	bl	8002c64 <HAL_GetTick>
 800536a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <HAL_SPI_Receive+0x74>
 8005376:	2302      	movs	r3, #2
 8005378:	e0da      	b.n	8005530 <HAL_SPI_Receive+0x22a>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2204      	movs	r2, #4
 8005386:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	88fa      	ldrh	r2, [r7, #6]
 800539a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	88fa      	ldrh	r2, [r7, #6]
 80053a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053c8:	d10f      	bne.n	80053ea <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f4:	2b40      	cmp	r3, #64	@ 0x40
 80053f6:	d007      	beq.n	8005408 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005406:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d170      	bne.n	80054f2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005410:	e035      	b.n	800547e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b01      	cmp	r3, #1
 800541e:	d115      	bne.n	800544c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f103 020c 	add.w	r2, r3, #12
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	7812      	ldrb	r2, [r2, #0]
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	1c5a      	adds	r2, r3, #1
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005440:	b29b      	uxth	r3, r3
 8005442:	3b01      	subs	r3, #1
 8005444:	b29a      	uxth	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800544a:	e018      	b.n	800547e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800544c:	f7fd fc0a 	bl	8002c64 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	429a      	cmp	r2, r3
 800545a:	d803      	bhi.n	8005464 <HAL_SPI_Receive+0x15e>
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005462:	d102      	bne.n	800546a <HAL_SPI_Receive+0x164>
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d109      	bne.n	800547e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e058      	b.n	8005530 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1c4      	bne.n	8005412 <HAL_SPI_Receive+0x10c>
 8005488:	e038      	b.n	80054fc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b01      	cmp	r3, #1
 8005496:	d113      	bne.n	80054c0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a2:	b292      	uxth	r2, r2
 80054a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054aa:	1c9a      	adds	r2, r3, #2
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80054be:	e018      	b.n	80054f2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054c0:	f7fd fbd0 	bl	8002c64 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d803      	bhi.n	80054d8 <HAL_SPI_Receive+0x1d2>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d6:	d102      	bne.n	80054de <HAL_SPI_Receive+0x1d8>
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d109      	bne.n	80054f2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e01e      	b.n	8005530 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1c6      	bne.n	800548a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	6839      	ldr	r1, [r7, #0]
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f000 fb69 	bl	8005bd8 <SPI_EndRxTransaction>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800552e:	2300      	movs	r3, #0
  }
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b08a      	sub	sp, #40	@ 0x28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005546:	2301      	movs	r3, #1
 8005548:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800554a:	f7fd fb8b 	bl	8002c64 <HAL_GetTick>
 800554e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005556:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800555e:	887b      	ldrh	r3, [r7, #2]
 8005560:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005562:	7ffb      	ldrb	r3, [r7, #31]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d00c      	beq.n	8005582 <HAL_SPI_TransmitReceive+0x4a>
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800556e:	d106      	bne.n	800557e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d102      	bne.n	800557e <HAL_SPI_TransmitReceive+0x46>
 8005578:	7ffb      	ldrb	r3, [r7, #31]
 800557a:	2b04      	cmp	r3, #4
 800557c:	d001      	beq.n	8005582 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800557e:	2302      	movs	r3, #2
 8005580:	e17f      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d005      	beq.n	8005594 <HAL_SPI_TransmitReceive+0x5c>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d002      	beq.n	8005594 <HAL_SPI_TransmitReceive+0x5c>
 800558e:	887b      	ldrh	r3, [r7, #2]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d101      	bne.n	8005598 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e174      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d101      	bne.n	80055a6 <HAL_SPI_TransmitReceive+0x6e>
 80055a2:	2302      	movs	r3, #2
 80055a4:	e16d      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	d003      	beq.n	80055c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2205      	movs	r2, #5
 80055be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	887a      	ldrh	r2, [r7, #2]
 80055d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	887a      	ldrh	r2, [r7, #2]
 80055d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	887a      	ldrh	r2, [r7, #2]
 80055e4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	887a      	ldrh	r2, [r7, #2]
 80055ea:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005602:	2b40      	cmp	r3, #64	@ 0x40
 8005604:	d007      	beq.n	8005616 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005614:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800561e:	d17e      	bne.n	800571e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d002      	beq.n	800562e <HAL_SPI_TransmitReceive+0xf6>
 8005628:	8afb      	ldrh	r3, [r7, #22]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d16c      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005632:	881a      	ldrh	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	1c9a      	adds	r2, r3, #2
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005652:	e059      	b.n	8005708 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b02      	cmp	r3, #2
 8005660:	d11b      	bne.n	800569a <HAL_SPI_TransmitReceive+0x162>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d016      	beq.n	800569a <HAL_SPI_TransmitReceive+0x162>
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	2b01      	cmp	r3, #1
 8005670:	d113      	bne.n	800569a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005676:	881a      	ldrh	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005682:	1c9a      	adds	r2, r3, #2
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800568c:	b29b      	uxth	r3, r3
 800568e:	3b01      	subs	r3, #1
 8005690:	b29a      	uxth	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d119      	bne.n	80056dc <HAL_SPI_TransmitReceive+0x1a4>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d014      	beq.n	80056dc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056bc:	b292      	uxth	r2, r2
 80056be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c4:	1c9a      	adds	r2, r3, #2
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056d8:	2301      	movs	r3, #1
 80056da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056dc:	f7fd fac2 	bl	8002c64 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d80d      	bhi.n	8005708 <HAL_SPI_TransmitReceive+0x1d0>
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f2:	d009      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e0bc      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1a0      	bne.n	8005654 <HAL_SPI_TransmitReceive+0x11c>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005716:	b29b      	uxth	r3, r3
 8005718:	2b00      	cmp	r3, #0
 800571a:	d19b      	bne.n	8005654 <HAL_SPI_TransmitReceive+0x11c>
 800571c:	e082      	b.n	8005824 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d002      	beq.n	800572c <HAL_SPI_TransmitReceive+0x1f4>
 8005726:	8afb      	ldrh	r3, [r7, #22]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d171      	bne.n	8005810 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	7812      	ldrb	r2, [r2, #0]
 8005738:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005748:	b29b      	uxth	r3, r3
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005752:	e05d      	b.n	8005810 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b02      	cmp	r3, #2
 8005760:	d11c      	bne.n	800579c <HAL_SPI_TransmitReceive+0x264>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005766:	b29b      	uxth	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	d017      	beq.n	800579c <HAL_SPI_TransmitReceive+0x264>
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	2b01      	cmp	r3, #1
 8005770:	d114      	bne.n	800579c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	7812      	ldrb	r2, [r2, #0]
 800577e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800578e:	b29b      	uxth	r3, r3
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d119      	bne.n	80057de <HAL_SPI_TransmitReceive+0x2a6>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d014      	beq.n	80057de <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057be:	b2d2      	uxtb	r2, r2
 80057c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057da:	2301      	movs	r3, #1
 80057dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057de:	f7fd fa41 	bl	8002c64 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d803      	bhi.n	80057f6 <HAL_SPI_TransmitReceive+0x2be>
 80057ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f4:	d102      	bne.n	80057fc <HAL_SPI_TransmitReceive+0x2c4>
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d109      	bne.n	8005810 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e038      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d19c      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x21c>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800581e:	b29b      	uxth	r3, r3
 8005820:	2b00      	cmp	r3, #0
 8005822:	d197      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005824:	6a3a      	ldr	r2, [r7, #32]
 8005826:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 fa3b 	bl	8005ca4 <SPI_EndRxTxTransaction>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2220      	movs	r2, #32
 8005838:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e01d      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10a      	bne.n	8005864 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800584e:	2300      	movs	r3, #0
 8005850:	613b      	str	r3, [r7, #16]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	613b      	str	r3, [r7, #16]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e000      	b.n	8005882 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005880:	2300      	movs	r3, #0
  }
}
 8005882:	4618      	mov	r0, r3
 8005884:	3728      	adds	r7, #40	@ 0x28
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
	...

0800588c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b088      	sub	sp, #32
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	099b      	lsrs	r3, r3, #6
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10f      	bne.n	80058d0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	099b      	lsrs	r3, r3, #6
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d004      	beq.n	80058d0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	4798      	blx	r3
    return;
 80058ce:	e0d7      	b.n	8005a80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00a      	beq.n	80058f2 <HAL_SPI_IRQHandler+0x66>
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	09db      	lsrs	r3, r3, #7
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d004      	beq.n	80058f2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	4798      	blx	r3
    return;
 80058f0:	e0c6      	b.n	8005a80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	095b      	lsrs	r3, r3, #5
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10c      	bne.n	8005918 <HAL_SPI_IRQHandler+0x8c>
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	099b      	lsrs	r3, r3, #6
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d106      	bne.n	8005918 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	0a1b      	lsrs	r3, r3, #8
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 80b4 	beq.w	8005a80 <HAL_SPI_IRQHandler+0x1f4>
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	f000 80ad 	beq.w	8005a80 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	099b      	lsrs	r3, r3, #6
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d023      	beq.n	800597a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b03      	cmp	r3, #3
 800593c:	d011      	beq.n	8005962 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005942:	f043 0204 	orr.w	r2, r3, #4
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800594a:	2300      	movs	r3, #0
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	617b      	str	r3, [r7, #20]
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	e00b      	b.n	800597a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005962:	2300      	movs	r3, #0
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	613b      	str	r3, [r7, #16]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	613b      	str	r3, [r7, #16]
 8005976:	693b      	ldr	r3, [r7, #16]
        return;
 8005978:	e082      	b.n	8005a80 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	095b      	lsrs	r3, r3, #5
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d014      	beq.n	80059b0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800598a:	f043 0201 	orr.w	r2, r3, #1
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005992:	2300      	movs	r3, #0
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	60fb      	str	r3, [r7, #12]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	0a1b      	lsrs	r3, r3, #8
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00c      	beq.n	80059d6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c0:	f043 0208 	orr.w	r2, r3, #8
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80059c8:	2300      	movs	r3, #0
 80059ca:	60bb      	str	r3, [r7, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	60bb      	str	r3, [r7, #8]
 80059d4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d04f      	beq.n	8005a7e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059ec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d104      	bne.n	8005a0a <HAL_SPI_IRQHandler+0x17e>
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d034      	beq.n	8005a74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0203 	bic.w	r2, r2, #3
 8005a18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d011      	beq.n	8005a46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a26:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <HAL_SPI_IRQHandler+0x1fc>)
 8005a28:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fe f9fe 	bl	8003e30 <HAL_DMA_Abort_IT>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d005      	beq.n	8005a46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d016      	beq.n	8005a7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a52:	4a0d      	ldr	r2, [pc, #52]	@ (8005a88 <HAL_SPI_IRQHandler+0x1fc>)
 8005a54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7fe f9e8 	bl	8003e30 <HAL_DMA_Abort_IT>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005a72:	e003      	b.n	8005a7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f809 	bl	8005a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a7a:	e000      	b.n	8005a7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a7c:	bf00      	nop
    return;
 8005a7e:	bf00      	nop
  }
}
 8005a80:	3720      	adds	r7, #32
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	08005aa1 	.word	0x08005aa1

08005a8c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f7ff ffe6 	bl	8005a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ac0:	bf00      	nop
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b088      	sub	sp, #32
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ad8:	f7fd f8c4 	bl	8002c64 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae0:	1a9b      	subs	r3, r3, r2
 8005ae2:	683a      	ldr	r2, [r7, #0]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ae8:	f7fd f8bc 	bl	8002c64 <HAL_GetTick>
 8005aec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aee:	4b39      	ldr	r3, [pc, #228]	@ (8005bd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	015b      	lsls	r3, r3, #5
 8005af4:	0d1b      	lsrs	r3, r3, #20
 8005af6:	69fa      	ldr	r2, [r7, #28]
 8005af8:	fb02 f303 	mul.w	r3, r2, r3
 8005afc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005afe:	e055      	b.n	8005bac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b06:	d051      	beq.n	8005bac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b08:	f7fd f8ac 	bl	8002c64 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	69fa      	ldr	r2, [r7, #28]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d902      	bls.n	8005b1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d13d      	bne.n	8005b9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	685a      	ldr	r2, [r3, #4]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b36:	d111      	bne.n	8005b5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b40:	d004      	beq.n	8005b4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b4a:	d107      	bne.n	8005b5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b64:	d10f      	bne.n	8005b86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b74:	601a      	str	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e018      	b.n	8005bcc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d102      	bne.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	61fb      	str	r3, [r7, #28]
 8005ba4:	e002      	b.n	8005bac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	bf0c      	ite	eq
 8005bbc:	2301      	moveq	r3, #1
 8005bbe:	2300      	movne	r3, #0
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	79fb      	ldrb	r3, [r7, #7]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d19a      	bne.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3720      	adds	r7, #32
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	20000030 	.word	0x20000030

08005bd8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b086      	sub	sp, #24
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bec:	d111      	bne.n	8005c12 <SPI_EndRxTransaction+0x3a>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bf6:	d004      	beq.n	8005c02 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c00:	d107      	bne.n	8005c12 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c10:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c1a:	d12a      	bne.n	8005c72 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c24:	d012      	beq.n	8005c4c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2180      	movs	r1, #128	@ 0x80
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f7ff ff49 	bl	8005ac8 <SPI_WaitFlagStateUntilTimeout>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d02d      	beq.n	8005c98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c40:	f043 0220 	orr.w	r2, r3, #32
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e026      	b.n	8005c9a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2200      	movs	r2, #0
 8005c54:	2101      	movs	r1, #1
 8005c56:	68f8      	ldr	r0, [r7, #12]
 8005c58:	f7ff ff36 	bl	8005ac8 <SPI_WaitFlagStateUntilTimeout>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d01a      	beq.n	8005c98 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c66:	f043 0220 	orr.w	r2, r3, #32
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e013      	b.n	8005c9a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f7ff ff23 	bl	8005ac8 <SPI_WaitFlagStateUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d007      	beq.n	8005c98 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8c:	f043 0220 	orr.w	r2, r3, #32
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e000      	b.n	8005c9a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b088      	sub	sp, #32
 8005ca8:	af02      	add	r7, sp, #8
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	2102      	movs	r1, #2
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f7ff ff04 	bl	8005ac8 <SPI_WaitFlagStateUntilTimeout>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d007      	beq.n	8005cd6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cca:	f043 0220 	orr.w	r2, r3, #32
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e032      	b.n	8005d3c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d44 <SPI_EndRxTxTransaction+0xa0>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1b      	ldr	r2, [pc, #108]	@ (8005d48 <SPI_EndRxTxTransaction+0xa4>)
 8005cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce0:	0d5b      	lsrs	r3, r3, #21
 8005ce2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cf4:	d112      	bne.n	8005d1c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2180      	movs	r1, #128	@ 0x80
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f7ff fee1 	bl	8005ac8 <SPI_WaitFlagStateUntilTimeout>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d016      	beq.n	8005d3a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d10:	f043 0220 	orr.w	r2, r3, #32
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e00f      	b.n	8005d3c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d32:	2b80      	cmp	r3, #128	@ 0x80
 8005d34:	d0f2      	beq.n	8005d1c <SPI_EndRxTxTransaction+0x78>
 8005d36:	e000      	b.n	8005d3a <SPI_EndRxTxTransaction+0x96>
        break;
 8005d38:	bf00      	nop
  }

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	20000030 	.word	0x20000030
 8005d48:	165e9f81 	.word	0x165e9f81

08005d4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b082      	sub	sp, #8
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d101      	bne.n	8005d5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e041      	b.n	8005de2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d106      	bne.n	8005d78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7fc fbc4 	bl	8002500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	3304      	adds	r3, #4
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	f000 f9b6 	bl	80060fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
	...

08005dec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d001      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e04e      	b.n	8005ea2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68da      	ldr	r2, [r3, #12]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0201 	orr.w	r2, r2, #1
 8005e1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a23      	ldr	r2, [pc, #140]	@ (8005eb0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d022      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2e:	d01d      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a1f      	ldr	r2, [pc, #124]	@ (8005eb4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d018      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d013      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a1c      	ldr	r2, [pc, #112]	@ (8005ebc <HAL_TIM_Base_Start_IT+0xd0>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a1b      	ldr	r2, [pc, #108]	@ (8005ec0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d009      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a19      	ldr	r2, [pc, #100]	@ (8005ec4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_TIM_Base_Start_IT+0x80>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a18      	ldr	r2, [pc, #96]	@ (8005ec8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d111      	bne.n	8005e90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2b06      	cmp	r3, #6
 8005e7c:	d010      	beq.n	8005ea0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0201 	orr.w	r2, r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e8e:	e007      	b.n	8005ea0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0201 	orr.w	r2, r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	40010000 	.word	0x40010000
 8005eb4:	40000400 	.word	0x40000400
 8005eb8:	40000800 	.word	0x40000800
 8005ebc:	40000c00 	.word	0x40000c00
 8005ec0:	40010400 	.word	0x40010400
 8005ec4:	40014000 	.word	0x40014000
 8005ec8:	40001800 	.word	0x40001800

08005ecc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d020      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0302 	and.w	r3, r3, #2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01b      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0202 	mvn.w	r2, #2
 8005f00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	f003 0303 	and.w	r3, r3, #3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8d2 	bl	80060c0 <HAL_TIM_IC_CaptureCallback>
 8005f1c:	e005      	b.n	8005f2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f8c4 	bl	80060ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f8d5 	bl	80060d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f003 0304 	and.w	r3, r3, #4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d020      	beq.n	8005f7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d01b      	beq.n	8005f7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0204 	mvn.w	r2, #4
 8005f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2202      	movs	r2, #2
 8005f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f8ac 	bl	80060c0 <HAL_TIM_IC_CaptureCallback>
 8005f68:	e005      	b.n	8005f76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f89e 	bl	80060ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 f8af 	bl	80060d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d020      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f003 0308 	and.w	r3, r3, #8
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d01b      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f06f 0208 	mvn.w	r2, #8
 8005f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2204      	movs	r2, #4
 8005f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	f003 0303 	and.w	r3, r3, #3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f886 	bl	80060c0 <HAL_TIM_IC_CaptureCallback>
 8005fb4:	e005      	b.n	8005fc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 f878 	bl	80060ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 f889 	bl	80060d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f003 0310 	and.w	r3, r3, #16
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d020      	beq.n	8006014 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f003 0310 	and.w	r3, r3, #16
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d01b      	beq.n	8006014 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f06f 0210 	mvn.w	r2, #16
 8005fe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2208      	movs	r2, #8
 8005fea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f860 	bl	80060c0 <HAL_TIM_IC_CaptureCallback>
 8006000:	e005      	b.n	800600e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f852 	bl	80060ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f863 	bl	80060d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00c      	beq.n	8006038 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f003 0301 	and.w	r3, r3, #1
 8006024:	2b00      	cmp	r3, #0
 8006026:	d007      	beq.n	8006038 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f06f 0201 	mvn.w	r2, #1
 8006030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7fb faf0 	bl	8001618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00c      	beq.n	800605c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f97c 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00c      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f834 	bl	80060e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00c      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d007      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f06f 0220 	mvn.w	r2, #32
 800609c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f94e 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060a4:	bf00      	nop
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a43      	ldr	r2, [pc, #268]	@ (800621c <TIM_Base_SetConfig+0x120>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d013      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800611a:	d00f      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a40      	ldr	r2, [pc, #256]	@ (8006220 <TIM_Base_SetConfig+0x124>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00b      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a3f      	ldr	r2, [pc, #252]	@ (8006224 <TIM_Base_SetConfig+0x128>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d007      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a3e      	ldr	r2, [pc, #248]	@ (8006228 <TIM_Base_SetConfig+0x12c>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d003      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a3d      	ldr	r2, [pc, #244]	@ (800622c <TIM_Base_SetConfig+0x130>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d108      	bne.n	800614e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a32      	ldr	r2, [pc, #200]	@ (800621c <TIM_Base_SetConfig+0x120>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d02b      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615c:	d027      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a2f      	ldr	r2, [pc, #188]	@ (8006220 <TIM_Base_SetConfig+0x124>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d023      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a2e      	ldr	r2, [pc, #184]	@ (8006224 <TIM_Base_SetConfig+0x128>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d01f      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a2d      	ldr	r2, [pc, #180]	@ (8006228 <TIM_Base_SetConfig+0x12c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d01b      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a2c      	ldr	r2, [pc, #176]	@ (800622c <TIM_Base_SetConfig+0x130>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d017      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a2b      	ldr	r2, [pc, #172]	@ (8006230 <TIM_Base_SetConfig+0x134>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d013      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a2a      	ldr	r2, [pc, #168]	@ (8006234 <TIM_Base_SetConfig+0x138>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d00f      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a29      	ldr	r2, [pc, #164]	@ (8006238 <TIM_Base_SetConfig+0x13c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00b      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a28      	ldr	r2, [pc, #160]	@ (800623c <TIM_Base_SetConfig+0x140>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d007      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a27      	ldr	r2, [pc, #156]	@ (8006240 <TIM_Base_SetConfig+0x144>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d003      	beq.n	80061ae <TIM_Base_SetConfig+0xb2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a26      	ldr	r2, [pc, #152]	@ (8006244 <TIM_Base_SetConfig+0x148>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d108      	bne.n	80061c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	4313      	orrs	r3, r2
 80061be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a0e      	ldr	r2, [pc, #56]	@ (800621c <TIM_Base_SetConfig+0x120>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d003      	beq.n	80061ee <TIM_Base_SetConfig+0xf2>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a10      	ldr	r2, [pc, #64]	@ (800622c <TIM_Base_SetConfig+0x130>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d103      	bne.n	80061f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	691a      	ldr	r2, [r3, #16]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f043 0204 	orr.w	r2, r3, #4
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	601a      	str	r2, [r3, #0]
}
 800620e:	bf00      	nop
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	40010000 	.word	0x40010000
 8006220:	40000400 	.word	0x40000400
 8006224:	40000800 	.word	0x40000800
 8006228:	40000c00 	.word	0x40000c00
 800622c:	40010400 	.word	0x40010400
 8006230:	40014000 	.word	0x40014000
 8006234:	40014400 	.word	0x40014400
 8006238:	40014800 	.word	0x40014800
 800623c:	40001800 	.word	0x40001800
 8006240:	40001c00 	.word	0x40001c00
 8006244:	40002000 	.word	0x40002000

08006248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800625c:	2302      	movs	r3, #2
 800625e:	e05a      	b.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a21      	ldr	r2, [pc, #132]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d022      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ac:	d01d      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d018      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a1b      	ldr	r2, [pc, #108]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d013      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00e      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a18      	ldr	r2, [pc, #96]	@ (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d009      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a17      	ldr	r2, [pc, #92]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d004      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a15      	ldr	r2, [pc, #84]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d10c      	bne.n	8006304 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40010000 	.word	0x40010000
 8006328:	40000400 	.word	0x40000400
 800632c:	40000800 	.word	0x40000800
 8006330:	40000c00 	.word	0x40000c00
 8006334:	40010400 	.word	0x40010400
 8006338:	40014000 	.word	0x40014000
 800633c:	40001800 	.word	0x40001800

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d101      	bne.n	800637a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e042      	b.n	8006400 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fc fb20 	bl	80029d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2224      	movs	r2, #36	@ 0x24
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 ffb9 	bl	8007324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	695a      	ldr	r2, [r3, #20]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08c      	sub	sp, #48	@ 0x30
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	4613      	mov	r3, r2
 8006414:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b20      	cmp	r3, #32
 8006420:	d162      	bne.n	80064e8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <HAL_UART_Transmit_DMA+0x26>
 8006428:	88fb      	ldrh	r3, [r7, #6]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e05b      	b.n	80064ea <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	88fa      	ldrh	r2, [r7, #6]
 800643c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	88fa      	ldrh	r2, [r7, #6]
 8006442:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2221      	movs	r2, #33	@ 0x21
 800644e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006456:	4a27      	ldr	r2, [pc, #156]	@ (80064f4 <HAL_UART_Transmit_DMA+0xec>)
 8006458:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645e:	4a26      	ldr	r2, [pc, #152]	@ (80064f8 <HAL_UART_Transmit_DMA+0xf0>)
 8006460:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006466:	4a25      	ldr	r2, [pc, #148]	@ (80064fc <HAL_UART_Transmit_DMA+0xf4>)
 8006468:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800646e:	2200      	movs	r2, #0
 8006470:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006472:	f107 0308 	add.w	r3, r7, #8
 8006476:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647e:	6819      	ldr	r1, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3304      	adds	r3, #4
 8006486:	461a      	mov	r2, r3
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	f7fd fc09 	bl	8003ca0 <HAL_DMA_Start_IT>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d008      	beq.n	80064a6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2210      	movs	r2, #16
 8006498:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e021      	b.n	80064ea <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064ae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3314      	adds	r3, #20
 80064b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	617b      	str	r3, [r7, #20]
   return(result);
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	3314      	adds	r3, #20
 80064ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80064d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	6a39      	ldr	r1, [r7, #32]
 80064d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e5      	bne.n	80064b0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80064e4:	2300      	movs	r3, #0
 80064e6:	e000      	b.n	80064ea <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80064e8:	2302      	movs	r3, #2
  }
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3730      	adds	r7, #48	@ 0x30
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	08006ba1 	.word	0x08006ba1
 80064f8:	08006c3b 	.word	0x08006c3b
 80064fc:	08006dbf 	.word	0x08006dbf

08006500 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b20      	cmp	r3, #32
 8006518:	d112      	bne.n	8006540 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d002      	beq.n	8006526 <HAL_UART_Receive_DMA+0x26>
 8006520:	88fb      	ldrh	r3, [r7, #6]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e00b      	b.n	8006542 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006530:	88fb      	ldrh	r3, [r7, #6]
 8006532:	461a      	mov	r2, r3
 8006534:	68b9      	ldr	r1, [r7, #8]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 fc8c 	bl	8006e54 <UART_Start_Receive_DMA>
 800653c:	4603      	mov	r3, r0
 800653e:	e000      	b.n	8006542 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006540:	2302      	movs	r3, #2
  }
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b08c      	sub	sp, #48	@ 0x30
 800654e:	af00      	add	r7, sp, #0
 8006550:	60f8      	str	r0, [r7, #12]
 8006552:	60b9      	str	r1, [r7, #8]
 8006554:	4613      	mov	r3, r2
 8006556:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b20      	cmp	r3, #32
 8006562:	d146      	bne.n	80065f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d002      	beq.n	8006570 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800656a:	88fb      	ldrh	r3, [r7, #6]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e03f      	b.n	80065f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2201      	movs	r2, #1
 8006578:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006580:	88fb      	ldrh	r3, [r7, #6]
 8006582:	461a      	mov	r2, r3
 8006584:	68b9      	ldr	r1, [r7, #8]
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 fc64 	bl	8006e54 <UART_Start_Receive_DMA>
 800658c:	4603      	mov	r3, r0
 800658e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006596:	2b01      	cmp	r3, #1
 8006598:	d125      	bne.n	80065e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800659a:	2300      	movs	r3, #0
 800659c:	613b      	str	r3, [r7, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	613b      	str	r3, [r7, #16]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	613b      	str	r3, [r7, #16]
 80065ae:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	330c      	adds	r3, #12
 80065b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	e853 3f00 	ldrex	r3, [r3]
 80065be:	617b      	str	r3, [r7, #20]
   return(result);
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f043 0310 	orr.w	r3, r3, #16
 80065c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	330c      	adds	r3, #12
 80065ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80065d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d4:	6a39      	ldr	r1, [r7, #32]
 80065d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d8:	e841 2300 	strex	r3, r2, [r1]
 80065dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e5      	bne.n	80065b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80065e4:	e002      	b.n	80065ec <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80065ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80065f0:	e000      	b.n	80065f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80065f2:	2302      	movs	r3, #2
  }
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3730      	adds	r7, #48	@ 0x30
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b0ba      	sub	sp, #232	@ 0xe8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006622:	2300      	movs	r3, #0
 8006624:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006628:	2300      	movs	r3, #0
 800662a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800662e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006632:	f003 030f 	and.w	r3, r3, #15
 8006636:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800663a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10f      	bne.n	8006662 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d009      	beq.n	8006662 <HAL_UART_IRQHandler+0x66>
 800664e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006652:	f003 0320 	and.w	r3, r3, #32
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fda4 	bl	80071a8 <UART_Receive_IT>
      return;
 8006660:	e273      	b.n	8006b4a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006662:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006666:	2b00      	cmp	r3, #0
 8006668:	f000 80de 	beq.w	8006828 <HAL_UART_IRQHandler+0x22c>
 800666c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006670:	f003 0301 	and.w	r3, r3, #1
 8006674:	2b00      	cmp	r3, #0
 8006676:	d106      	bne.n	8006686 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800667c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 80d1 	beq.w	8006828 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668a:	f003 0301 	and.w	r3, r3, #1
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <HAL_UART_IRQHandler+0xae>
 8006692:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800669a:	2b00      	cmp	r3, #0
 800669c:	d005      	beq.n	80066aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a2:	f043 0201 	orr.w	r2, r3, #1
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ae:	f003 0304 	and.w	r3, r3, #4
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00b      	beq.n	80066ce <HAL_UART_IRQHandler+0xd2>
 80066b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d005      	beq.n	80066ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c6:	f043 0202 	orr.w	r2, r3, #2
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d2:	f003 0302 	and.w	r3, r3, #2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00b      	beq.n	80066f2 <HAL_UART_IRQHandler+0xf6>
 80066da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d005      	beq.n	80066f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ea:	f043 0204 	orr.w	r2, r3, #4
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f6:	f003 0308 	and.w	r3, r3, #8
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d011      	beq.n	8006722 <HAL_UART_IRQHandler+0x126>
 80066fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006702:	f003 0320 	and.w	r3, r3, #32
 8006706:	2b00      	cmp	r3, #0
 8006708:	d105      	bne.n	8006716 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800670a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671a:	f043 0208 	orr.w	r2, r3, #8
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 820a 	beq.w	8006b40 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800672c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b00      	cmp	r3, #0
 8006736:	d008      	beq.n	800674a <HAL_UART_IRQHandler+0x14e>
 8006738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800673c:	f003 0320 	and.w	r3, r3, #32
 8006740:	2b00      	cmp	r3, #0
 8006742:	d002      	beq.n	800674a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 fd2f 	bl	80071a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006754:	2b40      	cmp	r3, #64	@ 0x40
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006766:	f003 0308 	and.w	r3, r3, #8
 800676a:	2b00      	cmp	r3, #0
 800676c:	d103      	bne.n	8006776 <HAL_UART_IRQHandler+0x17a>
 800676e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006772:	2b00      	cmp	r3, #0
 8006774:	d04f      	beq.n	8006816 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fc3a 	bl	8006ff0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006786:	2b40      	cmp	r3, #64	@ 0x40
 8006788:	d141      	bne.n	800680e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3314      	adds	r3, #20
 8006790:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006794:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80067a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80067a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	3314      	adds	r3, #20
 80067b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80067b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80067ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067c6:	e841 2300 	strex	r3, r2, [r1]
 80067ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1d9      	bne.n	800678a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d013      	beq.n	8006806 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067e2:	4a8a      	ldr	r2, [pc, #552]	@ (8006a0c <HAL_UART_IRQHandler+0x410>)
 80067e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fd fb20 	bl	8003e30 <HAL_DMA_Abort_IT>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d016      	beq.n	8006824 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006800:	4610      	mov	r0, r2
 8006802:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006804:	e00e      	b.n	8006824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f9c0 	bl	8006b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680c:	e00a      	b.n	8006824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f9bc 	bl	8006b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006814:	e006      	b.n	8006824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f9b8 	bl	8006b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006822:	e18d      	b.n	8006b40 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006824:	bf00      	nop
    return;
 8006826:	e18b      	b.n	8006b40 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682c:	2b01      	cmp	r3, #1
 800682e:	f040 8167 	bne.w	8006b00 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006836:	f003 0310 	and.w	r3, r3, #16
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 8160 	beq.w	8006b00 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006844:	f003 0310 	and.w	r3, r3, #16
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 8159 	beq.w	8006b00 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800684e:	2300      	movs	r3, #0
 8006850:	60bb      	str	r3, [r7, #8]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	60bb      	str	r3, [r7, #8]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	60bb      	str	r3, [r7, #8]
 8006862:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800686e:	2b40      	cmp	r3, #64	@ 0x40
 8006870:	f040 80ce 	bne.w	8006a10 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006880:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 80a9 	beq.w	80069dc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800688e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006892:	429a      	cmp	r2, r3
 8006894:	f080 80a2 	bcs.w	80069dc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800689e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068aa:	f000 8088 	beq.w	80069be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	330c      	adds	r3, #12
 80068b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068bc:	e853 3f00 	ldrex	r3, [r3]
 80068c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	330c      	adds	r3, #12
 80068d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80068da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068ea:	e841 2300 	strex	r3, r2, [r1]
 80068ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1d9      	bne.n	80068ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3314      	adds	r3, #20
 8006900:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006904:	e853 3f00 	ldrex	r3, [r3]
 8006908:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800690a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800690c:	f023 0301 	bic.w	r3, r3, #1
 8006910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3314      	adds	r3, #20
 800691a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800691e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006922:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006924:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006926:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800692a:	e841 2300 	strex	r3, r2, [r1]
 800692e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006930:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1e1      	bne.n	80068fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3314      	adds	r3, #20
 800693c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006948:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800694c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3314      	adds	r3, #20
 8006956:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800695a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800695c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006960:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e3      	bne.n	8006936 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2220      	movs	r2, #32
 8006972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	330c      	adds	r3, #12
 8006982:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800698c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800698e:	f023 0310 	bic.w	r3, r3, #16
 8006992:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	330c      	adds	r3, #12
 800699c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80069a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80069a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069a8:	e841 2300 	strex	r3, r2, [r1]
 80069ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d1e3      	bne.n	800697c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fd f9c9 	bl	8003d50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	4619      	mov	r1, r3
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f7fa fe75 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069da:	e0b3      	b.n	8006b44 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069e4:	429a      	cmp	r2, r3
 80069e6:	f040 80ad 	bne.w	8006b44 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ee:	69db      	ldr	r3, [r3, #28]
 80069f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069f4:	f040 80a6 	bne.w	8006b44 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a02:	4619      	mov	r1, r3
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7fa fe5d 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
      return;
 8006a0a:	e09b      	b.n	8006b44 <HAL_UART_IRQHandler+0x548>
 8006a0c:	080070b7 	.word	0x080070b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	f000 808e 	beq.w	8006b48 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006a2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 8089 	beq.w	8006b48 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	330c      	adds	r3, #12
 8006a56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e3      	bne.n	8006a36 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3314      	adds	r3, #20
 8006a74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	f023 0301 	bic.w	r3, r3, #1
 8006a84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3314      	adds	r3, #20
 8006a8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a92:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1e3      	bne.n	8006a6e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	330c      	adds	r3, #12
 8006aba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	e853 3f00 	ldrex	r3, [r3]
 8006ac2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0310 	bic.w	r3, r3, #16
 8006aca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	330c      	adds	r3, #12
 8006ad4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006ad8:	61fa      	str	r2, [r7, #28]
 8006ada:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006adc:	69b9      	ldr	r1, [r7, #24]
 8006ade:	69fa      	ldr	r2, [r7, #28]
 8006ae0:	e841 2300 	strex	r3, r2, [r1]
 8006ae4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1e3      	bne.n	8006ab4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006af2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006af6:	4619      	mov	r1, r3
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f7fa fde3 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006afe:	e023      	b.n	8006b48 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d009      	beq.n	8006b20 <HAL_UART_IRQHandler+0x524>
 8006b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fadd 	bl	80070d8 <UART_Transmit_IT>
    return;
 8006b1e:	e014      	b.n	8006b4a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00e      	beq.n	8006b4a <HAL_UART_IRQHandler+0x54e>
 8006b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d008      	beq.n	8006b4a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fb1d 	bl	8007178 <UART_EndTransmit_IT>
    return;
 8006b3e:	e004      	b.n	8006b4a <HAL_UART_IRQHandler+0x54e>
    return;
 8006b40:	bf00      	nop
 8006b42:	e002      	b.n	8006b4a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b44:	bf00      	nop
 8006b46:	e000      	b.n	8006b4a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b48:	bf00      	nop
  }
}
 8006b4a:	37e8      	adds	r7, #232	@ 0xe8
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b090      	sub	sp, #64	@ 0x40
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d137      	bne.n	8006c2c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3314      	adds	r3, #20
 8006bc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	623b      	str	r3, [r7, #32]
   return(result);
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	3314      	adds	r3, #20
 8006be0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006be2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006be8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e5      	bne.n	8006bc2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	330c      	adds	r3, #12
 8006bfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	330c      	adds	r3, #12
 8006c14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c16:	61fa      	str	r2, [r7, #28]
 8006c18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	69b9      	ldr	r1, [r7, #24]
 8006c1c:	69fa      	ldr	r2, [r7, #28]
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	617b      	str	r3, [r7, #20]
   return(result);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e5      	bne.n	8006bf6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c2a:	e002      	b.n	8006c32 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006c2c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006c2e:	f7fb fe55 	bl	80028dc <HAL_UART_TxCpltCallback>
}
 8006c32:	bf00      	nop
 8006c34:	3740      	adds	r7, #64	@ 0x40
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b084      	sub	sp, #16
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c46:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f7ff ff81 	bl	8006b50 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c4e:	bf00      	nop
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b09c      	sub	sp, #112	@ 0x70
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d172      	bne.n	8006d58 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006c72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c74:	2200      	movs	r2, #0
 8006c76:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	330c      	adds	r3, #12
 8006c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	330c      	adds	r3, #12
 8006c96:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006c98:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ca6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e5      	bne.n	8006c78 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3314      	adds	r3, #20
 8006cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb6:	e853 3f00 	ldrex	r3, [r3]
 8006cba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cbe:	f023 0301 	bic.w	r3, r3, #1
 8006cc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3314      	adds	r3, #20
 8006cca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006ccc:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cd4:	e841 2300 	strex	r3, r2, [r1]
 8006cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e5      	bne.n	8006cac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3314      	adds	r3, #20
 8006ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	623b      	str	r3, [r7, #32]
   return(result);
 8006cf0:	6a3b      	ldr	r3, [r7, #32]
 8006cf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cf6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	3314      	adds	r3, #20
 8006cfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006d00:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e5      	bne.n	8006ce0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d16:	2220      	movs	r2, #32
 8006d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d119      	bne.n	8006d58 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	330c      	adds	r3, #12
 8006d2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0310 	bic.w	r3, r3, #16
 8006d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d44:	61fa      	str	r2, [r7, #28]
 8006d46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	69b9      	ldr	r1, [r7, #24]
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	617b      	str	r3, [r7, #20]
   return(result);
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e5      	bne.n	8006d24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d106      	bne.n	8006d74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d6e:	f7fa fca9 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d72:	e002      	b.n	8006d7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d76:	f7ff fef5 	bl	8006b64 <HAL_UART_RxCpltCallback>
}
 8006d7a:	bf00      	nop
 8006d7c:	3770      	adds	r7, #112	@ 0x70
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b084      	sub	sp, #16
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2201      	movs	r2, #1
 8006d94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d108      	bne.n	8006db0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006da2:	085b      	lsrs	r3, r3, #1
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	4619      	mov	r1, r3
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f7fa fc8b 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dae:	e002      	b.n	8006db6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f7ff fee1 	bl	8006b78 <HAL_UART_RxHalfCpltCallback>
}
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dda:	2b80      	cmp	r3, #128	@ 0x80
 8006ddc:	bf0c      	ite	eq
 8006dde:	2301      	moveq	r3, #1
 8006de0:	2300      	movne	r3, #0
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	2b21      	cmp	r3, #33	@ 0x21
 8006df0:	d108      	bne.n	8006e04 <UART_DMAError+0x46>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d005      	beq.n	8006e04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006dfe:	68b8      	ldr	r0, [r7, #8]
 8006e00:	f000 f8ce 	bl	8006fa0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e0e:	2b40      	cmp	r3, #64	@ 0x40
 8006e10:	bf0c      	ite	eq
 8006e12:	2301      	moveq	r3, #1
 8006e14:	2300      	movne	r3, #0
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b22      	cmp	r3, #34	@ 0x22
 8006e24:	d108      	bne.n	8006e38 <UART_DMAError+0x7a>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006e32:	68b8      	ldr	r0, [r7, #8]
 8006e34:	f000 f8dc 	bl	8006ff0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3c:	f043 0210 	orr.w	r2, r3, #16
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e44:	68b8      	ldr	r0, [r7, #8]
 8006e46:	f7ff fea1 	bl	8006b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e4a:	bf00      	nop
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b098      	sub	sp, #96	@ 0x60
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	4613      	mov	r3, r2
 8006e60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	88fa      	ldrh	r2, [r7, #6]
 8006e6c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2222      	movs	r2, #34	@ 0x22
 8006e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e80:	4a44      	ldr	r2, [pc, #272]	@ (8006f94 <UART_Start_Receive_DMA+0x140>)
 8006e82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e88:	4a43      	ldr	r2, [pc, #268]	@ (8006f98 <UART_Start_Receive_DMA+0x144>)
 8006e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e90:	4a42      	ldr	r2, [pc, #264]	@ (8006f9c <UART_Start_Receive_DMA+0x148>)
 8006e92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e98:	2200      	movs	r2, #0
 8006e9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006e9c:	f107 0308 	add.w	r3, r7, #8
 8006ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4619      	mov	r1, r3
 8006eae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	88fb      	ldrh	r3, [r7, #6]
 8006eb4:	f7fc fef4 	bl	8003ca0 <HAL_DMA_Start_IT>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2210      	movs	r2, #16
 8006ec2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e05d      	b.n	8006f8c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	613b      	str	r3, [r7, #16]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	613b      	str	r3, [r7, #16]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	613b      	str	r3, [r7, #16]
 8006ee4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d019      	beq.n	8006f22 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	330c      	adds	r3, #12
 8006ef4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef8:	e853 3f00 	ldrex	r3, [r3]
 8006efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	330c      	adds	r3, #12
 8006f0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f0e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006f10:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006f14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f16:	e841 2300 	strex	r3, r2, [r1]
 8006f1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1e5      	bne.n	8006eee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	3314      	adds	r3, #20
 8006f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f2c:	e853 3f00 	ldrex	r3, [r3]
 8006f30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f34:	f043 0301 	orr.w	r3, r3, #1
 8006f38:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3314      	adds	r3, #20
 8006f40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f42:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006f48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1e5      	bne.n	8006f22 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	3314      	adds	r3, #20
 8006f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	617b      	str	r3, [r7, #20]
   return(result);
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	3314      	adds	r3, #20
 8006f74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006f76:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	6a39      	ldr	r1, [r7, #32]
 8006f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e5      	bne.n	8006f56 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3760      	adds	r7, #96	@ 0x60
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	08006c57 	.word	0x08006c57
 8006f98:	08006d83 	.word	0x08006d83
 8006f9c:	08006dbf 	.word	0x08006dbf

08006fa0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b089      	sub	sp, #36	@ 0x24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	330c      	adds	r3, #12
 8006fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	e853 3f00 	ldrex	r3, [r3]
 8006fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006fbe:	61fb      	str	r3, [r7, #28]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	330c      	adds	r3, #12
 8006fc6:	69fa      	ldr	r2, [r7, #28]
 8006fc8:	61ba      	str	r2, [r7, #24]
 8006fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fcc:	6979      	ldr	r1, [r7, #20]
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	e841 2300 	strex	r3, r2, [r1]
 8006fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d1e5      	bne.n	8006fa8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006fe4:	bf00      	nop
 8006fe6:	3724      	adds	r7, #36	@ 0x24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b095      	sub	sp, #84	@ 0x54
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	330c      	adds	r3, #12
 8006ffe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800700e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	330c      	adds	r3, #12
 8007016:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007018:	643a      	str	r2, [r7, #64]	@ 0x40
 800701a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800701e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007020:	e841 2300 	strex	r3, r2, [r1]
 8007024:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1e5      	bne.n	8006ff8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	3314      	adds	r3, #20
 8007032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	6a3b      	ldr	r3, [r7, #32]
 8007036:	e853 3f00 	ldrex	r3, [r3]
 800703a:	61fb      	str	r3, [r7, #28]
   return(result);
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	f023 0301 	bic.w	r3, r3, #1
 8007042:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3314      	adds	r3, #20
 800704a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800704c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800704e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007054:	e841 2300 	strex	r3, r2, [r1]
 8007058:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e5      	bne.n	800702c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007064:	2b01      	cmp	r3, #1
 8007066:	d119      	bne.n	800709c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	330c      	adds	r3, #12
 800706e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	e853 3f00 	ldrex	r3, [r3]
 8007076:	60bb      	str	r3, [r7, #8]
   return(result);
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f023 0310 	bic.w	r3, r3, #16
 800707e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007088:	61ba      	str	r2, [r7, #24]
 800708a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708c:	6979      	ldr	r1, [r7, #20]
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	e841 2300 	strex	r3, r2, [r1]
 8007094:	613b      	str	r3, [r7, #16]
   return(result);
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1e5      	bne.n	8007068 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2220      	movs	r2, #32
 80070a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80070aa:	bf00      	nop
 80070ac:	3754      	adds	r7, #84	@ 0x54
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b084      	sub	sp, #16
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070ca:	68f8      	ldr	r0, [r7, #12]
 80070cc:	f7ff fd5e 	bl	8006b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	2b21      	cmp	r3, #33	@ 0x21
 80070ea:	d13e      	bne.n	800716a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070f4:	d114      	bne.n	8007120 <UART_Transmit_IT+0x48>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d110      	bne.n	8007120 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	881b      	ldrh	r3, [r3, #0]
 8007108:	461a      	mov	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007112:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	1c9a      	adds	r2, r3, #2
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	621a      	str	r2, [r3, #32]
 800711e:	e008      	b.n	8007132 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	1c59      	adds	r1, r3, #1
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	6211      	str	r1, [r2, #32]
 800712a:	781a      	ldrb	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007136:	b29b      	uxth	r3, r3
 8007138:	3b01      	subs	r3, #1
 800713a:	b29b      	uxth	r3, r3
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	4619      	mov	r1, r3
 8007140:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10f      	bne.n	8007166 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68da      	ldr	r2, [r3, #12]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007154:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68da      	ldr	r2, [r3, #12]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007164:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007166:	2300      	movs	r3, #0
 8007168:	e000      	b.n	800716c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800716a:	2302      	movs	r3, #2
  }
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68da      	ldr	r2, [r3, #12]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800718e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2220      	movs	r2, #32
 8007194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f7fb fb9f 	bl	80028dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3708      	adds	r7, #8
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b08c      	sub	sp, #48	@ 0x30
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80071b0:	2300      	movs	r3, #0
 80071b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80071b4:	2300      	movs	r3, #0
 80071b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b22      	cmp	r3, #34	@ 0x22
 80071c2:	f040 80aa 	bne.w	800731a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071ce:	d115      	bne.n	80071fc <UART_Receive_IT+0x54>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d111      	bne.n	80071fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	1c9a      	adds	r2, r3, #2
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80071fa:	e024      	b.n	8007246 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007200:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800720a:	d007      	beq.n	800721c <UART_Receive_IT+0x74>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10a      	bne.n	800722a <UART_Receive_IT+0x82>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d106      	bne.n	800722a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007226:	701a      	strb	r2, [r3, #0]
 8007228:	e008      	b.n	800723c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	b2db      	uxtb	r3, r3
 8007232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007236:	b2da      	uxtb	r2, r3
 8007238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007240:	1c5a      	adds	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800724a:	b29b      	uxth	r3, r3
 800724c:	3b01      	subs	r3, #1
 800724e:	b29b      	uxth	r3, r3
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	4619      	mov	r1, r3
 8007254:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007256:	2b00      	cmp	r3, #0
 8007258:	d15d      	bne.n	8007316 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0220 	bic.w	r2, r2, #32
 8007268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007278:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695a      	ldr	r2, [r3, #20]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2220      	movs	r2, #32
 800728e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729c:	2b01      	cmp	r3, #1
 800729e:	d135      	bne.n	800730c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	330c      	adds	r3, #12
 80072ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	613b      	str	r3, [r7, #16]
   return(result);
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f023 0310 	bic.w	r3, r3, #16
 80072bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	330c      	adds	r3, #12
 80072c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072c6:	623a      	str	r2, [r7, #32]
 80072c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	69f9      	ldr	r1, [r7, #28]
 80072cc:	6a3a      	ldr	r2, [r7, #32]
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e5      	bne.n	80072a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0310 	and.w	r3, r3, #16
 80072e4:	2b10      	cmp	r3, #16
 80072e6:	d10a      	bne.n	80072fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072e8:	2300      	movs	r3, #0
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	60fb      	str	r3, [r7, #12]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007302:	4619      	mov	r1, r3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f7fa f9dd 	bl	80016c4 <HAL_UARTEx_RxEventCallback>
 800730a:	e002      	b.n	8007312 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7ff fc29 	bl	8006b64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007312:	2300      	movs	r3, #0
 8007314:	e002      	b.n	800731c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007316:	2300      	movs	r3, #0
 8007318:	e000      	b.n	800731c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800731a:	2302      	movs	r3, #2
  }
}
 800731c:	4618      	mov	r0, r3
 800731e:	3730      	adds	r7, #48	@ 0x30
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007328:	b0c0      	sub	sp, #256	@ 0x100
 800732a:	af00      	add	r7, sp, #0
 800732c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007340:	68d9      	ldr	r1, [r3, #12]
 8007342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	ea40 0301 	orr.w	r3, r0, r1
 800734c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800734e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007352:	689a      	ldr	r2, [r3, #8]
 8007354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	431a      	orrs	r2, r3
 800735c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	431a      	orrs	r2, r3
 8007364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007368:	69db      	ldr	r3, [r3, #28]
 800736a:	4313      	orrs	r3, r2
 800736c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800737c:	f021 010c 	bic.w	r1, r1, #12
 8007380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800738a:	430b      	orrs	r3, r1
 800738c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800738e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	695b      	ldr	r3, [r3, #20]
 8007396:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800739a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800739e:	6999      	ldr	r1, [r3, #24]
 80073a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	ea40 0301 	orr.w	r3, r0, r1
 80073aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80073ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	4b8f      	ldr	r3, [pc, #572]	@ (80075f0 <UART_SetConfig+0x2cc>)
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d005      	beq.n	80073c4 <UART_SetConfig+0xa0>
 80073b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	4b8d      	ldr	r3, [pc, #564]	@ (80075f4 <UART_SetConfig+0x2d0>)
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d104      	bne.n	80073ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80073c4:	f7fd fb3a 	bl	8004a3c <HAL_RCC_GetPCLK2Freq>
 80073c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80073cc:	e003      	b.n	80073d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80073ce:	f7fd fb21 	bl	8004a14 <HAL_RCC_GetPCLK1Freq>
 80073d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073e0:	f040 810c 	bne.w	80075fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073e8:	2200      	movs	r2, #0
 80073ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80073f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80073f6:	4622      	mov	r2, r4
 80073f8:	462b      	mov	r3, r5
 80073fa:	1891      	adds	r1, r2, r2
 80073fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80073fe:	415b      	adcs	r3, r3
 8007400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007402:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007406:	4621      	mov	r1, r4
 8007408:	eb12 0801 	adds.w	r8, r2, r1
 800740c:	4629      	mov	r1, r5
 800740e:	eb43 0901 	adc.w	r9, r3, r1
 8007412:	f04f 0200 	mov.w	r2, #0
 8007416:	f04f 0300 	mov.w	r3, #0
 800741a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800741e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007426:	4690      	mov	r8, r2
 8007428:	4699      	mov	r9, r3
 800742a:	4623      	mov	r3, r4
 800742c:	eb18 0303 	adds.w	r3, r8, r3
 8007430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007434:	462b      	mov	r3, r5
 8007436:	eb49 0303 	adc.w	r3, r9, r3
 800743a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800743e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800744a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800744e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007452:	460b      	mov	r3, r1
 8007454:	18db      	adds	r3, r3, r3
 8007456:	653b      	str	r3, [r7, #80]	@ 0x50
 8007458:	4613      	mov	r3, r2
 800745a:	eb42 0303 	adc.w	r3, r2, r3
 800745e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007460:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007464:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007468:	f7f8 fed6 	bl	8000218 <__aeabi_uldivmod>
 800746c:	4602      	mov	r2, r0
 800746e:	460b      	mov	r3, r1
 8007470:	4b61      	ldr	r3, [pc, #388]	@ (80075f8 <UART_SetConfig+0x2d4>)
 8007472:	fba3 2302 	umull	r2, r3, r3, r2
 8007476:	095b      	lsrs	r3, r3, #5
 8007478:	011c      	lsls	r4, r3, #4
 800747a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800747e:	2200      	movs	r2, #0
 8007480:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007484:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007488:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800748c:	4642      	mov	r2, r8
 800748e:	464b      	mov	r3, r9
 8007490:	1891      	adds	r1, r2, r2
 8007492:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007494:	415b      	adcs	r3, r3
 8007496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007498:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800749c:	4641      	mov	r1, r8
 800749e:	eb12 0a01 	adds.w	sl, r2, r1
 80074a2:	4649      	mov	r1, r9
 80074a4:	eb43 0b01 	adc.w	fp, r3, r1
 80074a8:	f04f 0200 	mov.w	r2, #0
 80074ac:	f04f 0300 	mov.w	r3, #0
 80074b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80074b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80074b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074bc:	4692      	mov	sl, r2
 80074be:	469b      	mov	fp, r3
 80074c0:	4643      	mov	r3, r8
 80074c2:	eb1a 0303 	adds.w	r3, sl, r3
 80074c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074ca:	464b      	mov	r3, r9
 80074cc:	eb4b 0303 	adc.w	r3, fp, r3
 80074d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80074d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80074e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80074e8:	460b      	mov	r3, r1
 80074ea:	18db      	adds	r3, r3, r3
 80074ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80074ee:	4613      	mov	r3, r2
 80074f0:	eb42 0303 	adc.w	r3, r2, r3
 80074f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80074fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80074fe:	f7f8 fe8b 	bl	8000218 <__aeabi_uldivmod>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	4611      	mov	r1, r2
 8007508:	4b3b      	ldr	r3, [pc, #236]	@ (80075f8 <UART_SetConfig+0x2d4>)
 800750a:	fba3 2301 	umull	r2, r3, r3, r1
 800750e:	095b      	lsrs	r3, r3, #5
 8007510:	2264      	movs	r2, #100	@ 0x64
 8007512:	fb02 f303 	mul.w	r3, r2, r3
 8007516:	1acb      	subs	r3, r1, r3
 8007518:	00db      	lsls	r3, r3, #3
 800751a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800751e:	4b36      	ldr	r3, [pc, #216]	@ (80075f8 <UART_SetConfig+0x2d4>)
 8007520:	fba3 2302 	umull	r2, r3, r3, r2
 8007524:	095b      	lsrs	r3, r3, #5
 8007526:	005b      	lsls	r3, r3, #1
 8007528:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800752c:	441c      	add	r4, r3
 800752e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007532:	2200      	movs	r2, #0
 8007534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007538:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800753c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007540:	4642      	mov	r2, r8
 8007542:	464b      	mov	r3, r9
 8007544:	1891      	adds	r1, r2, r2
 8007546:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007548:	415b      	adcs	r3, r3
 800754a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800754c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007550:	4641      	mov	r1, r8
 8007552:	1851      	adds	r1, r2, r1
 8007554:	6339      	str	r1, [r7, #48]	@ 0x30
 8007556:	4649      	mov	r1, r9
 8007558:	414b      	adcs	r3, r1
 800755a:	637b      	str	r3, [r7, #52]	@ 0x34
 800755c:	f04f 0200 	mov.w	r2, #0
 8007560:	f04f 0300 	mov.w	r3, #0
 8007564:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007568:	4659      	mov	r1, fp
 800756a:	00cb      	lsls	r3, r1, #3
 800756c:	4651      	mov	r1, sl
 800756e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007572:	4651      	mov	r1, sl
 8007574:	00ca      	lsls	r2, r1, #3
 8007576:	4610      	mov	r0, r2
 8007578:	4619      	mov	r1, r3
 800757a:	4603      	mov	r3, r0
 800757c:	4642      	mov	r2, r8
 800757e:	189b      	adds	r3, r3, r2
 8007580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007584:	464b      	mov	r3, r9
 8007586:	460a      	mov	r2, r1
 8007588:	eb42 0303 	adc.w	r3, r2, r3
 800758c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800759c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80075a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80075a4:	460b      	mov	r3, r1
 80075a6:	18db      	adds	r3, r3, r3
 80075a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075aa:	4613      	mov	r3, r2
 80075ac:	eb42 0303 	adc.w	r3, r2, r3
 80075b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80075ba:	f7f8 fe2d 	bl	8000218 <__aeabi_uldivmod>
 80075be:	4602      	mov	r2, r0
 80075c0:	460b      	mov	r3, r1
 80075c2:	4b0d      	ldr	r3, [pc, #52]	@ (80075f8 <UART_SetConfig+0x2d4>)
 80075c4:	fba3 1302 	umull	r1, r3, r3, r2
 80075c8:	095b      	lsrs	r3, r3, #5
 80075ca:	2164      	movs	r1, #100	@ 0x64
 80075cc:	fb01 f303 	mul.w	r3, r1, r3
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	00db      	lsls	r3, r3, #3
 80075d4:	3332      	adds	r3, #50	@ 0x32
 80075d6:	4a08      	ldr	r2, [pc, #32]	@ (80075f8 <UART_SetConfig+0x2d4>)
 80075d8:	fba2 2303 	umull	r2, r3, r2, r3
 80075dc:	095b      	lsrs	r3, r3, #5
 80075de:	f003 0207 	and.w	r2, r3, #7
 80075e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4422      	add	r2, r4
 80075ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075ec:	e106      	b.n	80077fc <UART_SetConfig+0x4d8>
 80075ee:	bf00      	nop
 80075f0:	40011000 	.word	0x40011000
 80075f4:	40011400 	.word	0x40011400
 80075f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007600:	2200      	movs	r2, #0
 8007602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007606:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800760a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800760e:	4642      	mov	r2, r8
 8007610:	464b      	mov	r3, r9
 8007612:	1891      	adds	r1, r2, r2
 8007614:	6239      	str	r1, [r7, #32]
 8007616:	415b      	adcs	r3, r3
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
 800761a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800761e:	4641      	mov	r1, r8
 8007620:	1854      	adds	r4, r2, r1
 8007622:	4649      	mov	r1, r9
 8007624:	eb43 0501 	adc.w	r5, r3, r1
 8007628:	f04f 0200 	mov.w	r2, #0
 800762c:	f04f 0300 	mov.w	r3, #0
 8007630:	00eb      	lsls	r3, r5, #3
 8007632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007636:	00e2      	lsls	r2, r4, #3
 8007638:	4614      	mov	r4, r2
 800763a:	461d      	mov	r5, r3
 800763c:	4643      	mov	r3, r8
 800763e:	18e3      	adds	r3, r4, r3
 8007640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007644:	464b      	mov	r3, r9
 8007646:	eb45 0303 	adc.w	r3, r5, r3
 800764a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800764e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800765a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800765e:	f04f 0200 	mov.w	r2, #0
 8007662:	f04f 0300 	mov.w	r3, #0
 8007666:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800766a:	4629      	mov	r1, r5
 800766c:	008b      	lsls	r3, r1, #2
 800766e:	4621      	mov	r1, r4
 8007670:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007674:	4621      	mov	r1, r4
 8007676:	008a      	lsls	r2, r1, #2
 8007678:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800767c:	f7f8 fdcc 	bl	8000218 <__aeabi_uldivmod>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4b60      	ldr	r3, [pc, #384]	@ (8007808 <UART_SetConfig+0x4e4>)
 8007686:	fba3 2302 	umull	r2, r3, r3, r2
 800768a:	095b      	lsrs	r3, r3, #5
 800768c:	011c      	lsls	r4, r3, #4
 800768e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007692:	2200      	movs	r2, #0
 8007694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007698:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800769c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80076a0:	4642      	mov	r2, r8
 80076a2:	464b      	mov	r3, r9
 80076a4:	1891      	adds	r1, r2, r2
 80076a6:	61b9      	str	r1, [r7, #24]
 80076a8:	415b      	adcs	r3, r3
 80076aa:	61fb      	str	r3, [r7, #28]
 80076ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076b0:	4641      	mov	r1, r8
 80076b2:	1851      	adds	r1, r2, r1
 80076b4:	6139      	str	r1, [r7, #16]
 80076b6:	4649      	mov	r1, r9
 80076b8:	414b      	adcs	r3, r1
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	f04f 0200 	mov.w	r2, #0
 80076c0:	f04f 0300 	mov.w	r3, #0
 80076c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80076c8:	4659      	mov	r1, fp
 80076ca:	00cb      	lsls	r3, r1, #3
 80076cc:	4651      	mov	r1, sl
 80076ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076d2:	4651      	mov	r1, sl
 80076d4:	00ca      	lsls	r2, r1, #3
 80076d6:	4610      	mov	r0, r2
 80076d8:	4619      	mov	r1, r3
 80076da:	4603      	mov	r3, r0
 80076dc:	4642      	mov	r2, r8
 80076de:	189b      	adds	r3, r3, r2
 80076e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076e4:	464b      	mov	r3, r9
 80076e6:	460a      	mov	r2, r1
 80076e8:	eb42 0303 	adc.w	r3, r2, r3
 80076ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80076f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007708:	4649      	mov	r1, r9
 800770a:	008b      	lsls	r3, r1, #2
 800770c:	4641      	mov	r1, r8
 800770e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007712:	4641      	mov	r1, r8
 8007714:	008a      	lsls	r2, r1, #2
 8007716:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800771a:	f7f8 fd7d 	bl	8000218 <__aeabi_uldivmod>
 800771e:	4602      	mov	r2, r0
 8007720:	460b      	mov	r3, r1
 8007722:	4611      	mov	r1, r2
 8007724:	4b38      	ldr	r3, [pc, #224]	@ (8007808 <UART_SetConfig+0x4e4>)
 8007726:	fba3 2301 	umull	r2, r3, r3, r1
 800772a:	095b      	lsrs	r3, r3, #5
 800772c:	2264      	movs	r2, #100	@ 0x64
 800772e:	fb02 f303 	mul.w	r3, r2, r3
 8007732:	1acb      	subs	r3, r1, r3
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	3332      	adds	r3, #50	@ 0x32
 8007738:	4a33      	ldr	r2, [pc, #204]	@ (8007808 <UART_SetConfig+0x4e4>)
 800773a:	fba2 2303 	umull	r2, r3, r2, r3
 800773e:	095b      	lsrs	r3, r3, #5
 8007740:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007744:	441c      	add	r4, r3
 8007746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800774a:	2200      	movs	r2, #0
 800774c:	673b      	str	r3, [r7, #112]	@ 0x70
 800774e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007750:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007754:	4642      	mov	r2, r8
 8007756:	464b      	mov	r3, r9
 8007758:	1891      	adds	r1, r2, r2
 800775a:	60b9      	str	r1, [r7, #8]
 800775c:	415b      	adcs	r3, r3
 800775e:	60fb      	str	r3, [r7, #12]
 8007760:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007764:	4641      	mov	r1, r8
 8007766:	1851      	adds	r1, r2, r1
 8007768:	6039      	str	r1, [r7, #0]
 800776a:	4649      	mov	r1, r9
 800776c:	414b      	adcs	r3, r1
 800776e:	607b      	str	r3, [r7, #4]
 8007770:	f04f 0200 	mov.w	r2, #0
 8007774:	f04f 0300 	mov.w	r3, #0
 8007778:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800777c:	4659      	mov	r1, fp
 800777e:	00cb      	lsls	r3, r1, #3
 8007780:	4651      	mov	r1, sl
 8007782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007786:	4651      	mov	r1, sl
 8007788:	00ca      	lsls	r2, r1, #3
 800778a:	4610      	mov	r0, r2
 800778c:	4619      	mov	r1, r3
 800778e:	4603      	mov	r3, r0
 8007790:	4642      	mov	r2, r8
 8007792:	189b      	adds	r3, r3, r2
 8007794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007796:	464b      	mov	r3, r9
 8007798:	460a      	mov	r2, r1
 800779a:	eb42 0303 	adc.w	r3, r2, r3
 800779e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80077aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80077ac:	f04f 0200 	mov.w	r2, #0
 80077b0:	f04f 0300 	mov.w	r3, #0
 80077b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80077b8:	4649      	mov	r1, r9
 80077ba:	008b      	lsls	r3, r1, #2
 80077bc:	4641      	mov	r1, r8
 80077be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077c2:	4641      	mov	r1, r8
 80077c4:	008a      	lsls	r2, r1, #2
 80077c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80077ca:	f7f8 fd25 	bl	8000218 <__aeabi_uldivmod>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007808 <UART_SetConfig+0x4e4>)
 80077d4:	fba3 1302 	umull	r1, r3, r3, r2
 80077d8:	095b      	lsrs	r3, r3, #5
 80077da:	2164      	movs	r1, #100	@ 0x64
 80077dc:	fb01 f303 	mul.w	r3, r1, r3
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	011b      	lsls	r3, r3, #4
 80077e4:	3332      	adds	r3, #50	@ 0x32
 80077e6:	4a08      	ldr	r2, [pc, #32]	@ (8007808 <UART_SetConfig+0x4e4>)
 80077e8:	fba2 2303 	umull	r2, r3, r2, r3
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	f003 020f 	and.w	r2, r3, #15
 80077f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4422      	add	r2, r4
 80077fa:	609a      	str	r2, [r3, #8]
}
 80077fc:	bf00      	nop
 80077fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007802:	46bd      	mov	sp, r7
 8007804:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007808:	51eb851f 	.word	0x51eb851f

0800780c <atoi>:
 800780c:	220a      	movs	r2, #10
 800780e:	2100      	movs	r1, #0
 8007810:	f000 b87a 	b.w	8007908 <strtol>

08007814 <_strtol_l.isra.0>:
 8007814:	2b24      	cmp	r3, #36	@ 0x24
 8007816:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800781a:	4686      	mov	lr, r0
 800781c:	4690      	mov	r8, r2
 800781e:	d801      	bhi.n	8007824 <_strtol_l.isra.0+0x10>
 8007820:	2b01      	cmp	r3, #1
 8007822:	d106      	bne.n	8007832 <_strtol_l.isra.0+0x1e>
 8007824:	f000 f894 	bl	8007950 <__errno>
 8007828:	2316      	movs	r3, #22
 800782a:	6003      	str	r3, [r0, #0]
 800782c:	2000      	movs	r0, #0
 800782e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007832:	4834      	ldr	r0, [pc, #208]	@ (8007904 <_strtol_l.isra.0+0xf0>)
 8007834:	460d      	mov	r5, r1
 8007836:	462a      	mov	r2, r5
 8007838:	f815 4b01 	ldrb.w	r4, [r5], #1
 800783c:	5d06      	ldrb	r6, [r0, r4]
 800783e:	f016 0608 	ands.w	r6, r6, #8
 8007842:	d1f8      	bne.n	8007836 <_strtol_l.isra.0+0x22>
 8007844:	2c2d      	cmp	r4, #45	@ 0x2d
 8007846:	d110      	bne.n	800786a <_strtol_l.isra.0+0x56>
 8007848:	782c      	ldrb	r4, [r5, #0]
 800784a:	2601      	movs	r6, #1
 800784c:	1c95      	adds	r5, r2, #2
 800784e:	f033 0210 	bics.w	r2, r3, #16
 8007852:	d115      	bne.n	8007880 <_strtol_l.isra.0+0x6c>
 8007854:	2c30      	cmp	r4, #48	@ 0x30
 8007856:	d10d      	bne.n	8007874 <_strtol_l.isra.0+0x60>
 8007858:	782a      	ldrb	r2, [r5, #0]
 800785a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800785e:	2a58      	cmp	r2, #88	@ 0x58
 8007860:	d108      	bne.n	8007874 <_strtol_l.isra.0+0x60>
 8007862:	786c      	ldrb	r4, [r5, #1]
 8007864:	3502      	adds	r5, #2
 8007866:	2310      	movs	r3, #16
 8007868:	e00a      	b.n	8007880 <_strtol_l.isra.0+0x6c>
 800786a:	2c2b      	cmp	r4, #43	@ 0x2b
 800786c:	bf04      	itt	eq
 800786e:	782c      	ldrbeq	r4, [r5, #0]
 8007870:	1c95      	addeq	r5, r2, #2
 8007872:	e7ec      	b.n	800784e <_strtol_l.isra.0+0x3a>
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1f6      	bne.n	8007866 <_strtol_l.isra.0+0x52>
 8007878:	2c30      	cmp	r4, #48	@ 0x30
 800787a:	bf14      	ite	ne
 800787c:	230a      	movne	r3, #10
 800787e:	2308      	moveq	r3, #8
 8007880:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007884:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007888:	2200      	movs	r2, #0
 800788a:	fbbc f9f3 	udiv	r9, ip, r3
 800788e:	4610      	mov	r0, r2
 8007890:	fb03 ca19 	mls	sl, r3, r9, ip
 8007894:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007898:	2f09      	cmp	r7, #9
 800789a:	d80f      	bhi.n	80078bc <_strtol_l.isra.0+0xa8>
 800789c:	463c      	mov	r4, r7
 800789e:	42a3      	cmp	r3, r4
 80078a0:	dd1b      	ble.n	80078da <_strtol_l.isra.0+0xc6>
 80078a2:	1c57      	adds	r7, r2, #1
 80078a4:	d007      	beq.n	80078b6 <_strtol_l.isra.0+0xa2>
 80078a6:	4581      	cmp	r9, r0
 80078a8:	d314      	bcc.n	80078d4 <_strtol_l.isra.0+0xc0>
 80078aa:	d101      	bne.n	80078b0 <_strtol_l.isra.0+0x9c>
 80078ac:	45a2      	cmp	sl, r4
 80078ae:	db11      	blt.n	80078d4 <_strtol_l.isra.0+0xc0>
 80078b0:	fb00 4003 	mla	r0, r0, r3, r4
 80078b4:	2201      	movs	r2, #1
 80078b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078ba:	e7eb      	b.n	8007894 <_strtol_l.isra.0+0x80>
 80078bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80078c0:	2f19      	cmp	r7, #25
 80078c2:	d801      	bhi.n	80078c8 <_strtol_l.isra.0+0xb4>
 80078c4:	3c37      	subs	r4, #55	@ 0x37
 80078c6:	e7ea      	b.n	800789e <_strtol_l.isra.0+0x8a>
 80078c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80078cc:	2f19      	cmp	r7, #25
 80078ce:	d804      	bhi.n	80078da <_strtol_l.isra.0+0xc6>
 80078d0:	3c57      	subs	r4, #87	@ 0x57
 80078d2:	e7e4      	b.n	800789e <_strtol_l.isra.0+0x8a>
 80078d4:	f04f 32ff 	mov.w	r2, #4294967295
 80078d8:	e7ed      	b.n	80078b6 <_strtol_l.isra.0+0xa2>
 80078da:	1c53      	adds	r3, r2, #1
 80078dc:	d108      	bne.n	80078f0 <_strtol_l.isra.0+0xdc>
 80078de:	2322      	movs	r3, #34	@ 0x22
 80078e0:	f8ce 3000 	str.w	r3, [lr]
 80078e4:	4660      	mov	r0, ip
 80078e6:	f1b8 0f00 	cmp.w	r8, #0
 80078ea:	d0a0      	beq.n	800782e <_strtol_l.isra.0+0x1a>
 80078ec:	1e69      	subs	r1, r5, #1
 80078ee:	e006      	b.n	80078fe <_strtol_l.isra.0+0xea>
 80078f0:	b106      	cbz	r6, 80078f4 <_strtol_l.isra.0+0xe0>
 80078f2:	4240      	negs	r0, r0
 80078f4:	f1b8 0f00 	cmp.w	r8, #0
 80078f8:	d099      	beq.n	800782e <_strtol_l.isra.0+0x1a>
 80078fa:	2a00      	cmp	r2, #0
 80078fc:	d1f6      	bne.n	80078ec <_strtol_l.isra.0+0xd8>
 80078fe:	f8c8 1000 	str.w	r1, [r8]
 8007902:	e794      	b.n	800782e <_strtol_l.isra.0+0x1a>
 8007904:	08007ad9 	.word	0x08007ad9

08007908 <strtol>:
 8007908:	4613      	mov	r3, r2
 800790a:	460a      	mov	r2, r1
 800790c:	4601      	mov	r1, r0
 800790e:	4802      	ldr	r0, [pc, #8]	@ (8007918 <strtol+0x10>)
 8007910:	6800      	ldr	r0, [r0, #0]
 8007912:	f7ff bf7f 	b.w	8007814 <_strtol_l.isra.0>
 8007916:	bf00      	nop
 8007918:	20000440 	.word	0x20000440

0800791c <memset>:
 800791c:	4402      	add	r2, r0
 800791e:	4603      	mov	r3, r0
 8007920:	4293      	cmp	r3, r2
 8007922:	d100      	bne.n	8007926 <memset+0xa>
 8007924:	4770      	bx	lr
 8007926:	f803 1b01 	strb.w	r1, [r3], #1
 800792a:	e7f9      	b.n	8007920 <memset+0x4>

0800792c <strncmp>:
 800792c:	b510      	push	{r4, lr}
 800792e:	b16a      	cbz	r2, 800794c <strncmp+0x20>
 8007930:	3901      	subs	r1, #1
 8007932:	1884      	adds	r4, r0, r2
 8007934:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007938:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800793c:	429a      	cmp	r2, r3
 800793e:	d103      	bne.n	8007948 <strncmp+0x1c>
 8007940:	42a0      	cmp	r0, r4
 8007942:	d001      	beq.n	8007948 <strncmp+0x1c>
 8007944:	2a00      	cmp	r2, #0
 8007946:	d1f5      	bne.n	8007934 <strncmp+0x8>
 8007948:	1ad0      	subs	r0, r2, r3
 800794a:	bd10      	pop	{r4, pc}
 800794c:	4610      	mov	r0, r2
 800794e:	e7fc      	b.n	800794a <strncmp+0x1e>

08007950 <__errno>:
 8007950:	4b01      	ldr	r3, [pc, #4]	@ (8007958 <__errno+0x8>)
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	20000440 	.word	0x20000440

0800795c <__libc_init_array>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4d0d      	ldr	r5, [pc, #52]	@ (8007994 <__libc_init_array+0x38>)
 8007960:	4c0d      	ldr	r4, [pc, #52]	@ (8007998 <__libc_init_array+0x3c>)
 8007962:	1b64      	subs	r4, r4, r5
 8007964:	10a4      	asrs	r4, r4, #2
 8007966:	2600      	movs	r6, #0
 8007968:	42a6      	cmp	r6, r4
 800796a:	d109      	bne.n	8007980 <__libc_init_array+0x24>
 800796c:	4d0b      	ldr	r5, [pc, #44]	@ (800799c <__libc_init_array+0x40>)
 800796e:	4c0c      	ldr	r4, [pc, #48]	@ (80079a0 <__libc_init_array+0x44>)
 8007970:	f000 f818 	bl	80079a4 <_init>
 8007974:	1b64      	subs	r4, r4, r5
 8007976:	10a4      	asrs	r4, r4, #2
 8007978:	2600      	movs	r6, #0
 800797a:	42a6      	cmp	r6, r4
 800797c:	d105      	bne.n	800798a <__libc_init_array+0x2e>
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	f855 3b04 	ldr.w	r3, [r5], #4
 8007984:	4798      	blx	r3
 8007986:	3601      	adds	r6, #1
 8007988:	e7ee      	b.n	8007968 <__libc_init_array+0xc>
 800798a:	f855 3b04 	ldr.w	r3, [r5], #4
 800798e:	4798      	blx	r3
 8007990:	3601      	adds	r6, #1
 8007992:	e7f2      	b.n	800797a <__libc_init_array+0x1e>
 8007994:	08007be4 	.word	0x08007be4
 8007998:	08007be4 	.word	0x08007be4
 800799c:	08007be4 	.word	0x08007be4
 80079a0:	08007be8 	.word	0x08007be8

080079a4 <_init>:
 80079a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a6:	bf00      	nop
 80079a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079aa:	bc08      	pop	{r3}
 80079ac:	469e      	mov	lr, r3
 80079ae:	4770      	bx	lr

080079b0 <_fini>:
 80079b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b2:	bf00      	nop
 80079b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b6:	bc08      	pop	{r3}
 80079b8:	469e      	mov	lr, r3
 80079ba:	4770      	bx	lr
