  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir F:/Xilinx/projeto_hls/add_sub/add_sub 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=F:\Xilinx\projeto_hls\add_sub\operacoes_aritmeticas.cpp' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'F:/Xilinx/projeto_hls/add_sub/operacoes_aritmeticas.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=F:\Xilinx\projeto_hls\add_sub\top_level.cpp' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'F:/Xilinx/projeto_hls/add_sub/top_level.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top_function' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z007sclg400-1' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/Xilinx/projeto_hls/add_sub/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.54 seconds; current allocated memory: 272.883 MB.
INFO: [HLS 200-10] Analyzing design file 'top_level.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'operacoes_aritmeticas.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.638 seconds; current allocated memory: 275.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/Xilinx/projeto_hls/add_sub/add_sub/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'adicao(int, int)' into 'top_function(int, int, int, int, int*, int*)' (top_level.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'subtracao(int, int)' into 'top_function(int, int, int, int, int*, int*)' (top_level.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.623 seconds; current allocated memory: 277.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 277.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 281.988 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 301.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 301.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 301.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 301.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/input_a_soma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/input_b_soma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/input_a_sub' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/input_b_sub' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/output_soma' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/output_subtracao' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 301.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 303.738 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 304.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.347 seconds; peak allocated memory: 304.395 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 23s
