<profile>

<section name = "Vitis HLS Report for 'qp_interface'" level="0">
<item name = "Date">Tue Aug 15 18:30:12 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 2.821 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 58, -</column>
<column name="Register">-, -, 135, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_147">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_176">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op21_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op41_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_249_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_80_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="if2msnTable_init_blk_n">9, 2, 1, 2</column>
<column name="qpi2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="qpi2stateTable_upd_req_din">13, 3, 97, 291</column>
<column name="s_axis_qp_interface_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stateTable2qpi_rsp_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="context_local_psn_V">24, 0, 24, 0</column>
<column name="context_newState">32, 0, 32, 0</column>
<column name="context_qp_num_V">16, 0, 16, 0</column>
<column name="context_r_key_V">16, 0, 16, 0</column>
<column name="context_remote_psn_V">24, 0, 24, 0</column>
<column name="qp_fsmState">1, 0, 1, 0</column>
<column name="qp_fsmState_load_reg_272">1, 0, 1, 0</column>
<column name="qpn_V_cast_i_reg_280">16, 0, 16, 0</column>
<column name="tmp_i_249_reg_285">1, 0, 1, 0</column>
<column name="tmp_i_reg_276">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, qp_interface, return value</column>
<column name="s_axis_qp_interface_TVALID">in, 1, axis, s_axis_qp_interface, pointer</column>
<column name="s_axis_qp_interface_TDATA">in, 168, axis, s_axis_qp_interface, pointer</column>
<column name="s_axis_qp_interface_TREADY">out, 1, axis, s_axis_qp_interface, pointer</column>
<column name="stateTable2qpi_rsp_dout">in, 123, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_num_data_valid">in, 2, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_fifo_cap">in, 2, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_empty_n">in, 1, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_read">out, 1, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="qpi2stateTable_upd_req_din">out, 97, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_num_data_valid">in, 2, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_fifo_cap">in, 2, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_full_n">in, 1, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_write">out, 1, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="if2msnTable_init_din">out, 48, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_num_data_valid">in, 2, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_fifo_cap">in, 2, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_full_n">in, 1, ap_fifo, if2msnTable_init, pointer</column>
<column name="if2msnTable_init_write">out, 1, ap_fifo, if2msnTable_init, pointer</column>
</table>
</item>
</section>
</profile>
