Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_acl_memory_bank_divider_0 --family="Arria 10" --part=10AX115N2F40E2LG
Warning: ddr_board_acl_memory_bank_divider_0.ddr_board_acl_memory_bank_divider_0: add_instance: Component altera_avalon_mm_bridge version 12.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
Warning: ddr_board_acl_memory_bank_divider_0.acl_memory_bank_divider: add_instance: Component clock_source version 12.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
Info: ddr_board_acl_memory_bank_divider_0: "Transforming system: ddr_board_acl_memory_bank_divider_0"
Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has address signal 33 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master pipe_stage_presplitter.m0 and slave mem_splitter_0.s because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr_board_acl_memory_bank_divider_0: "Naming system components in system: ddr_board_acl_memory_bank_divider_0"
Info: ddr_board_acl_memory_bank_divider_0: "Processing generation queue"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_acl_memory_bank_divider_10_zolcb3y"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: snoop_adapter"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: burst_boundary_splitter"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: mem_splitter"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_avalon_mm_bridge_191_45tnyma"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_febuv6y"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_yttug3i"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_mm_interconnect_191_vrmkvxa"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: altera_reset_controller"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_merlin_master_translator_191_g7h47bq"
Info: ddr_board_acl_memory_bank_divider_0: "Generating: ddr_board_acl_memory_bank_divider_0_altera_merlin_slave_translator_191_x56fcki"
Info: ddr_board_acl_memory_bank_divider_0: Done "ddr_board_acl_memory_bank_divider_0" with 12 modules, 17 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
