[2025-09-17 09:24:32] START suite=qualcomm_srv trace=srv740_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv740_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2794570 heartbeat IPC: 3.578 cumulative IPC: 3.578 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5344444 cumulative IPC: 3.742 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5344444 cumulative IPC: 3.742 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5344445 heartbeat IPC: 3.922 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14688874 heartbeat IPC: 1.07 cumulative IPC: 1.07 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 24243255 heartbeat IPC: 1.047 cumulative IPC: 1.058 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 33657102 heartbeat IPC: 1.062 cumulative IPC: 1.06 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 43066157 heartbeat IPC: 1.063 cumulative IPC: 1.06 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 52392608 heartbeat IPC: 1.072 cumulative IPC: 1.063 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 61921065 heartbeat IPC: 1.049 cumulative IPC: 1.061 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv740_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 71286956 heartbeat IPC: 1.068 cumulative IPC: 1.062 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 80495145 heartbeat IPC: 1.086 cumulative IPC: 1.065 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 89702784 heartbeat IPC: 1.086 cumulative IPC: 1.067 (Simulation time: 00 hr 12 min 18 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93573365 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93573365 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv740_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.069 instructions: 100000002 cycles: 93573365
CPU 0 Branch Prediction Accuracy: 92.57% MPKI: 13.44 Average ROB Occupancy at Mispredict: 29.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06661
BRANCH_INDIRECT: 0.3263
BRANCH_CONDITIONAL: 11.82
BRANCH_DIRECT_CALL: 0.3925
BRANCH_INDIRECT_CALL: 0.4709
BRANCH_RETURN: 0.369


====Backend Stall Breakdown====
ROB_STALL: 361247
LQ_STALL: 0
SQ_STALL: 840889


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 43.57878
REPLAY_LOAD: 46.0018
NON_REPLAY_LOAD: 7.702984

== Total ==
ADDR_TRANS: 68593
REPLAY_LOAD: 76593
NON_REPLAY_LOAD: 216061

== Counts ==
ADDR_TRANS: 1574
REPLAY_LOAD: 1665
NON_REPLAY_LOAD: 28049

cpu0->cpu0_STLB TOTAL        ACCESS:    2064991 HIT:    2024529 MISS:      40462 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064991 HIT:    2024529 MISS:      40462 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 120.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9663379 HIT:    8226766 MISS:    1436613 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7832635 HIT:    6572568 MISS:    1260067 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596127 HIT:     485136 MISS:     110991 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150083 HIT:    1135144 MISS:      14939 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      84534 HIT:      33918 MISS:      50616 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15337760 HIT:    7977589 MISS:    7360171 MSHR_MERGE:    1790973
cpu0->cpu0_L1I LOAD         ACCESS:   15337760 HIT:    7977589 MISS:    7360171 MSHR_MERGE:    1790973
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29546885 HIT:   24844640 MISS:    4702245 MSHR_MERGE:    1758147
cpu0->cpu0_L1D LOAD         ACCESS:   16472872 HIT:   13674397 MISS:    2798475 MSHR_MERGE:     535038
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12977372 HIT:   11158312 MISS:    1819060 MSHR_MERGE:    1222933
cpu0->cpu0_L1D TRANSLATION  ACCESS:      96641 HIT:      11931 MISS:      84710 MSHR_MERGE:        176
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12544448 HIT:   10480156 MISS:    2064292 MSHR_MERGE:    1041729
cpu0->cpu0_ITLB LOAD         ACCESS:   12544448 HIT:   10480156 MISS:    2064292 MSHR_MERGE:    1041729
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.532 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28099482 HIT:   26676877 MISS:    1422605 MSHR_MERGE:     380177
cpu0->cpu0_DTLB LOAD         ACCESS:   28099482 HIT:   26676877 MISS:    1422605 MSHR_MERGE:     380177
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.079 cycles
cpu0->LLC TOTAL        ACCESS:    1597301 HIT:    1514142 MISS:      83159 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1260066 HIT:    1199794 MISS:      60272 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     110991 HIT:     104863 MISS:       6128 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     175628 HIT:     175162 MISS:        466 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50616 HIT:      34323 MISS:      16293 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.13 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        871
  ROW_BUFFER_MISS:      81822
  AVG DBUS CONGESTED CYCLE: 4.307
Channel 0 WQ ROW_BUFFER_HIT:        806
  ROW_BUFFER_MISS:       5894
  FULL:          0
Channel 0 REFRESHES ISSUED:       7798

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       477959       561212       120517         9415
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42         6554         4941         1997
  STLB miss resolved @ L2C                0         4472        11316         7934         5426
  STLB miss resolved @ LLC                0         1117         7555        17654        11695
  STLB miss resolved @ MEM                0            2         2907         8054        12625

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190432        49901      1328019       176519          507
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         3048          567           47
  STLB miss resolved @ L2C                0         2478        12952         2479           28
  STLB miss resolved @ LLC                0           20         3272         2417           72
  STLB miss resolved @ MEM                0            2          634          467          194
[2025-09-17 09:38:05] END   suite=qualcomm_srv trace=srv740_ap (rc=0)
