Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  8 16:55:51 2025
| Host         : Arima running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     103         
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (269)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BFire (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SReset (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ammo_y_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_refresher_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock_refresher_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock_refresher_reg[22]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: crash1_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: crash2_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: crash3_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: enemy1_dead_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: enemy2_dead_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: enemy3_dead_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: game_start_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: stage1/clock_refresher_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (269)
--------------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.848        0.000                      0                   60        0.226        0.000                      0                   60        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.848        0.000                      0                   60        0.226        0.000                      0                   60        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.185ns (23.218%)  route 3.919ns (76.781%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.689    10.070    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124    10.194 r  collide1_i_1/O
                         net (fo=1, routed)           0.000    10.194    collide1_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447    14.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide1_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.029    15.042    collide1_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.185ns (23.232%)  route 3.916ns (76.768%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.686    10.067    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  collide2_i_1/O
                         net (fo=1, routed)           0.000    10.191    collide2_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447    14.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide2_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.031    15.044    collide2_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collide3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.185ns (23.233%)  route 3.916ns (76.767%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.686    10.067    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  collide3_i_1/O
                         net (fo=1, routed)           0.000    10.191    collide3_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447    14.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide3_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.031    15.044    collide3_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy1_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.185ns (23.978%)  route 3.757ns (76.022%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.527     9.908    enemy3_dead_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.032 r  enemy1_dead_i_1/O
                         net (fo=1, routed)           0.000    10.032    enemy1_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446    14.787    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    15.041    enemy1_dead_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.185ns (23.993%)  route 3.754ns (76.007%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.524     9.905    enemy3_dead_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.029 r  enemy3_dead_i_1/O
                         net (fo=1, routed)           0.000    10.029    enemy3_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446    14.787    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.031    15.043    enemy3_dead_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy2_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.185ns (24.259%)  route 3.700ns (75.741%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.569     5.090    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  game_start_reg/Q
                         net (fo=12, routed)          1.421     6.967    game_start
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124     7.091 f  green_OBUF[3]_inst_i_2/O
                         net (fo=27, routed)          1.076     8.167    green_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.321 f  ship_x[8]_i_2/O
                         net (fo=3, routed)           0.733     9.054    ship_x[8]_i_2_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.327     9.381 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.470     9.851    enemy3_dead_i_2_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.975 r  enemy2_dead_i_1/O
                         net (fo=1, routed)           0.000     9.975    enemy2_dead_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446    14.787    clk100_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.029    15.041    enemy2_dead_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 clock_refresher_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.316ns (35.224%)  route 2.420ns (64.775%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.564     5.085    clk100_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock_refresher_reg[21]/Q
                         net (fo=1, routed)           0.697     6.300    clk3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.396 r  clk3_BUFG_inst/O
                         net (fo=31, routed)          1.723     8.119    clk3_BUFG
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     8.821 r  clock_refresher_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.821    clock_refresher_reg[20]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    clk100_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[22]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    clock_refresher_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 clock_refresher_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.968ns (28.571%)  route 2.420ns (71.429%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.564     5.085    clk100_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clock_refresher_reg[21]/Q
                         net (fo=1, routed)           0.697     6.300    clk3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.396 r  clk3_BUFG_inst/O
                         net (fo=31, routed)          1.723     8.119    clk3_BUFG
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.473 r  clock_refresher_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.473    clock_refresher_reg[20]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    clk100_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[21]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    clock_refresher_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 clock_refresher_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    clk100_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  clock_refresher_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock_refresher_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clock_refresher_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clock_refresher_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clock_refresher_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clock_refresher_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clock_refresher_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clock_refresher_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clock_refresher_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clock_refresher_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clock_refresher_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  clock_refresher_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clock_refresher_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.487 r  clock_refresher_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    clock_refresher_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    clk100_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clock_refresher_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    clock_refresher_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 clock_refresher_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    clk100_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  clock_refresher_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock_refresher_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    clock_refresher_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  clock_refresher_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    clock_refresher_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  clock_refresher_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    clock_refresher_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  clock_refresher_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    clock_refresher_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  clock_refresher_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    clock_refresher_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 r  clock_refresher_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    clock_refresher_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  clock_refresher_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444    14.785    clk100_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clock_refresher_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    clock_refresher_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 enemy2_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy2_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy2_dead_reg/Q
                         net (fo=22, routed)          0.144     1.731    stage1/enemy2_dead
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  stage1/enemy2_show_i_1/O
                         net (fo=1, routed)           0.000     1.776    stage1_n_110
    SLICE_X41Y7          FDRE                                         r  enemy2_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    clk100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  enemy2_show_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.091     1.549    enemy2_show_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.567     1.450    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ssdisplay/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.104     1.695    ssdisplay/clk_counter_reg_n_0_[1]
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.805 r  ssdisplay/clk_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    ssdisplay/clk_counter_reg[0]_i_1_n_6
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.837     1.964    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    ssdisplay/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.567     1.450    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ssdisplay/clk_counter_reg[2]/Q
                         net (fo=1, routed)           0.103     1.694    ssdisplay/clk_counter_reg_n_0_[2]
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  ssdisplay/clk_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.805    ssdisplay/clk_counter_reg[0]_i_1_n_5
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.837     1.964    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    ssdisplay/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.567     1.450    ssdisplay/clk100
    SLICE_X49Y2          FDRE                                         r  ssdisplay/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ssdisplay/clk_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.699    ssdisplay/clk_counter_reg_n_0_[11]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  ssdisplay/clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    ssdisplay/clk_counter_reg[8]_i_1_n_4
    SLICE_X49Y2          FDRE                                         r  ssdisplay/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.837     1.964    ssdisplay/clk100
    SLICE_X49Y2          FDRE                                         r  ssdisplay/clk_counter_reg[11]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    ssdisplay/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.566     1.449    ssdisplay/clk100
    SLICE_X49Y3          FDRE                                         r  ssdisplay/clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ssdisplay/clk_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.698    ssdisplay/clk_counter_reg_n_0_[15]
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  ssdisplay/clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    ssdisplay/clk_counter_reg[12]_i_1_n_4
    SLICE_X49Y3          FDRE                                         r  ssdisplay/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.836     1.963    ssdisplay/clk100
    SLICE_X49Y3          FDRE                                         r  ssdisplay/clk_counter_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    ssdisplay/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.567     1.450    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ssdisplay/clk_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.699    ssdisplay/clk_counter_reg_n_0_[3]
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  ssdisplay/clk_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    ssdisplay/clk_counter_reg[0]_i_1_n_4
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.837     1.964    ssdisplay/clk100
    SLICE_X49Y0          FDRE                                         r  ssdisplay/clk_counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    ssdisplay/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssdisplay/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdisplay/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.567     1.450    ssdisplay/clk100
    SLICE_X49Y1          FDRE                                         r  ssdisplay/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ssdisplay/clk_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.699    ssdisplay/clk_counter_reg_n_0_[7]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  ssdisplay/clk_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    ssdisplay/clk_counter_reg[4]_i_1_n_4
    SLICE_X49Y1          FDRE                                         r  ssdisplay/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.837     1.964    ssdisplay/clk100
    SLICE_X49Y1          FDRE                                         r  ssdisplay/clk_counter_reg[7]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    ssdisplay/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clock_refresher_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clock_refresher_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clock_refresher_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    clock_refresher_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clock_refresher_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clock_refresher_reg[8]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  clock_refresher_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    clk100_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clock_refresher_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    clock_refresher_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clock_refresher_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_refresher_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clock_refresher_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    clock_refresher_reg_n_0_[14]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clock_refresher_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clock_refresher_reg[12]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  clock_refresher_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    clk100_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clock_refresher_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    clock_refresher_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clock_refresher_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_refresher_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clock_refresher_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clock_refresher_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    clock_refresher_reg_n_0_[18]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clock_refresher_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clock_refresher_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  clock_refresher_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    clk100_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clock_refresher_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clock_refresher_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y9    ammo_show_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   clock_refresher_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clock_refresher_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   clock_refresher_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_refresher_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_refresher_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_refresher_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clock_refresher_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clock_refresher_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y9    ammo_show_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y9    ammo_show_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   clock_refresher_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   clock_refresher_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clock_refresher_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clock_refresher_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y9    ammo_show_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y9    ammo_show_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   clock_refresher_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   clock_refresher_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   clock_refresher_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clock_refresher_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clock_refresher_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.667ns  (logic 4.714ns (37.220%)  route 7.952ns (62.780%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     4.527 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.406     8.933    green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.733    12.667 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.667    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 4.471ns (35.572%)  route 8.098ns (64.428%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     4.742    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.866 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.184     9.050    red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.570 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.570    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.433ns  (logic 4.476ns (35.999%)  route 7.957ns (64.001%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     4.742    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.866 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.043     8.909    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.433 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.433    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.163ns  (logic 4.689ns (38.555%)  route 7.474ns (61.445%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     4.527 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.927     8.455    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.708    12.163 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.163    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.036ns  (logic 4.713ns (39.159%)  route 7.323ns (60.841%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     4.527 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.776     8.304    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.732    12.036 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.036    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.999ns  (logic 4.476ns (37.301%)  route 7.523ns (62.699%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     4.742    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.866 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.609     8.475    red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.999 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.999    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.900ns  (logic 4.477ns (37.620%)  route 7.423ns (62.380%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.498 r  stage1/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.877     8.375    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.900 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.900    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.770ns  (logic 4.454ns (37.848%)  route 7.315ns (62.152%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     4.742    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.866 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.401     8.267    red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.770 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.770    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.738ns  (logic 4.455ns (37.958%)  route 7.282ns (62.042%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I3_O)        0.124     4.498 r  stage1/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.736     8.234    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.738 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.738    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crash1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.734ns  (logic 4.705ns (40.095%)  route 7.029ns (59.905%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  crash1_reg/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  crash1_reg/Q
                         net (fo=16, routed)          2.082     2.538    crash1
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.662 r  enemy3_x[9]_i_3/O
                         net (fo=5, routed)           0.442     3.105    enemy3_x[9]_i_3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     3.229 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     3.662    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.786 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     4.374    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     4.527 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.483     8.010    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    11.734 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.734    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ship_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ammo_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.404%)  route 0.139ns (49.596%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE                         0.000     0.000 r  ship_x_reg[0]/C
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ship_x_reg[0]/Q
                         net (fo=21, routed)          0.139     0.280    ship_x[0]
    SLICE_X36Y3          LDCE                                         r  ammo_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ammo_x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.346%)  route 0.122ns (42.654%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE                         0.000     0.000 r  ship_x_reg[9]/C
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ship_x_reg[9]/Q
                         net (fo=18, routed)          0.122     0.286    ship_x[9]
    SLICE_X36Y5          LDCE                                         r  ammo_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage1/row_previous_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stage1/row_previous_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDRE                         0.000     0.000 r  stage1/row_previous_reg[1]/C
    SLICE_X44Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stage1/row_previous_reg[1]/Q
                         net (fo=119, routed)         0.121     0.262    stage1/row[1]
    SLICE_X45Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  stage1/row_previous[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    stage1/plusOp__0__0[2]
    SLICE_X45Y0          FDRE                                         r  stage1/row_previous_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy2_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy2_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  enemy2_y_reg[3]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enemy2_y_reg[3]/Q
                         net (fo=85, routed)          0.137     0.278    enemy2_y_reg_n_0_[3]
    SLICE_X52Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  enemy2_y[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    enemy2_y[4]_i_1_n_0
    SLICE_X52Y3          FDSE                                         r  enemy2_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy1_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy1_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.651%)  route 0.142ns (43.349%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE                         0.000     0.000 r  enemy1_y_reg[3]/C
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enemy1_y_reg[3]/Q
                         net (fo=88, routed)          0.142     0.283    enemy1_y_reg_n_0_[3]
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  enemy1_y[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    enemy1_y[4]_i_1_n_0
    SLICE_X52Y9          FDSE                                         r  enemy1_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ammo_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ammo_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  ammo_y_reg[9]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ammo_y_reg[9]/Q
                         net (fo=13, routed)          0.158     0.299    ammo_y_reg[9]
    SLICE_X41Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  ammo_y[9]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ammo_y[9]_i_2_n_0
    SLICE_X41Y5          FDRE                                         r  ammo_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage1/col_previous_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stage1/col_previous_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  stage1/col_previous_reg[6]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stage1/col_previous_reg[6]/Q
                         net (fo=149, routed)         0.159     0.300    stage1/col[6]
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  stage1/col_previous[9]_i_1/O
                         net (fo=1, routed)           0.000     0.345    stage1/col_previous[9]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  stage1/col_previous_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy1_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy1_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE                         0.000     0.000 r  enemy1_x_reg[0]/C
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enemy1_x_reg[0]/Q
                         net (fo=46, routed)          0.168     0.309    enemy1_x_reg_n_0_[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  enemy1_x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    enemy1_x[0]_i_1_n_0
    SLICE_X41Y10         FDRE                                         r  enemy1_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy2_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy2_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE                         0.000     0.000 r  enemy2_y_reg[1]/C
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  enemy2_y_reg[1]/Q
                         net (fo=42, routed)          0.149     0.313    enemy2_y_reg_n_0_[1]
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  enemy2_y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    enemy2_y[1]_i_1_n_0
    SLICE_X54Y6          FDRE                                         r  enemy2_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage1/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            stage1/col_previous_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.466%)  route 0.197ns (54.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE                         0.000     0.000 r  stage1/mod2_reg_reg/C
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  stage1/mod2_reg_reg/Q
                         net (fo=13, routed)          0.197     0.361    stage1/mod2_reg
    SLICE_X32Y1          FDRE                                         r  stage1/col_previous_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           207 Endpoints
Min Delay           207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.737ns  (logic 4.714ns (40.169%)  route 7.022ns (59.831%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     8.686 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.406    13.092    green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.733    16.825 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.825    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 4.471ns (38.414%)  route 7.169ns (61.586%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     8.901    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.184    13.209    red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.728 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.728    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 4.476ns (38.909%)  route 7.027ns (61.091%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     8.901    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.043    13.068    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.591 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.591    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.233ns  (logic 4.689ns (41.746%)  route 6.544ns (58.254%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     8.686 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.927    12.613    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.708    16.322 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.322    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.106ns  (logic 4.713ns (42.438%)  route 6.393ns (57.562%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     8.686 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.776    12.462    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.732    16.194 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.194    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 4.476ns (40.435%)  route 6.594ns (59.565%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     8.901    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.609    12.634    red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.158 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.158    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.970ns  (logic 4.477ns (40.808%)  route 6.493ns (59.192%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.657 r  stage1/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.877    12.534    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.058 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.058    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 4.454ns (41.094%)  route 6.385ns (58.906%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.956     8.901    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I3_O)        0.124     9.025 r  stage1/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.401    12.425    red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.928 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.928    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.808ns  (logic 4.455ns (41.224%)  route 6.352ns (58.776%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.657 r  stage1/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.736    12.393    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.896 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.896    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ship_show_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 4.705ns (43.545%)  route 6.100ns (56.455%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.567     5.088    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ship_show_reg/Q
                         net (fo=2, routed)           0.952     6.496    ship_show
    SLICE_X41Y8          LUT5 (Prop_lut5_I1_O)        0.124     6.620 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.643     7.263    red_OBUF[3]_inst_i_5_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.387 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433     7.821    stage1/red_OBUF[3]_inst_i_1_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.945 f  stage1/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     8.533    stage1/red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.153     8.686 r  stage1/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.483    12.169    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.724    15.893 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.893    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enemy3_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crash3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.602%)  route 0.197ns (51.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy3_dead_reg/Q
                         net (fo=21, routed)          0.197     1.783    enemy3_dead_reg_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.828 r  crash3_i_1/O
                         net (fo=1, routed)           0.000     1.828    crash3_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  crash3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy1_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy1_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.200%)  route 0.217ns (53.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy1_dead_reg/Q
                         net (fo=23, routed)          0.217     1.803    enemy1_dead_reg_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  enemy1_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    enemy1_x[0]_i_1_n_0
    SLICE_X41Y10         FDRE                                         r  enemy1_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy2_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crash2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.124%)  route 0.217ns (53.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy2_dead_reg/Q
                         net (fo=22, routed)          0.217     1.803    enemy2_dead
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  crash2_i_1/O
                         net (fo=1, routed)           0.000     1.848    crash2_i_1_n_0
    SLICE_X41Y6          FDRE                                         r  crash2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy3_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.186ns (36.194%)  route 0.328ns (63.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy3_dead_reg/Q
                         net (fo=21, routed)          0.328     1.914    enemy3_dead_reg_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.959 r  enemy3_y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    enemy3_y[1]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  enemy3_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy3_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.124%)  route 0.329ns (63.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  enemy3_dead_reg/Q
                         net (fo=21, routed)          0.329     1.915    enemy3_dead_reg_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.960 r  enemy3_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.960    enemy3_y[0]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  enemy3_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crash1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.186ns (33.603%)  route 0.368ns (66.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.565     1.448    clk100_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  game_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  game_start_reg/Q
                         net (fo=12, routed)          0.368     1.957    game_start
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.002 r  crash1_i_1/O
                         net (fo=1, routed)           0.000     2.002    crash1_i_1_n_0
    SLICE_X48Y8          FDRE                                         r  crash1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_x_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.246ns (41.730%)  route 0.343ns (58.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  enemy_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  enemy_right_reg/Q
                         net (fo=5, routed)           0.121     1.714    enemy_right
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.098     1.812 r  enemy3_x[8]_i_2/O
                         net (fo=19, routed)          0.223     2.035    enemy1_x0
    SLICE_X40Y9          FDRE                                         r  enemy3_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_x_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.246ns (41.730%)  route 0.343ns (58.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  enemy_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  enemy_right_reg/Q
                         net (fo=5, routed)           0.121     1.714    enemy_right
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.098     1.812 r  enemy3_x[8]_i_2/O
                         net (fo=19, routed)          0.223     2.035    enemy1_x0
    SLICE_X40Y9          FDSE                                         r  enemy3_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_x_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.246ns (41.730%)  route 0.343ns (58.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  enemy_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  enemy_right_reg/Q
                         net (fo=5, routed)           0.121     1.714    enemy_right
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.098     1.812 r  enemy3_x[8]_i_2/O
                         net (fo=19, routed)          0.223     2.035    enemy1_x0
    SLICE_X40Y9          FDSE                                         r  enemy3_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enemy_right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy3_x_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.246ns (41.730%)  route 0.343ns (58.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.562     1.445    clk100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  enemy_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  enemy_right_reg/Q
                         net (fo=5, routed)           0.121     1.714    enemy_right
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.098     1.812 r  enemy3_x[8]_i_2/O
                         net (fo=19, routed)          0.223     2.035    enemy1_x0
    SLICE_X40Y9          FDSE                                         r  enemy3_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stage1/row_previous_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy3_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.856ns  (logic 1.828ns (15.418%)  route 10.028ns (84.582%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[9]/C
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stage1/row_previous_reg[9]/Q
                         net (fo=122, routed)         6.125     6.581    stage1/row[9]
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.124     6.705 f  stage1/enemy3_show_i_288/O
                         net (fo=1, routed)           0.263     6.968    stage1/enemy3_show_i_288_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  stage1/enemy3_show_i_104/O
                         net (fo=1, routed)           0.715     7.807    stage1/enemy3_show_i_104_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.186 r  stage1/enemy3_show_reg_i_28/CO[0]
                         net (fo=1, routed)           0.645     8.830    enemy3_show2103_in
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.373     9.203 r  enemy3_show_i_7/O
                         net (fo=3, routed)           0.911    10.114    enemy3_show_i_7_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.238 r  enemy3_show_i_18/O
                         net (fo=1, routed)           0.161    10.399    enemy3_show_i_18_n_0
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124    10.523 r  enemy3_show_i_4/O
                         net (fo=1, routed)           1.209    11.732    stage1/enemy3_show1_out
    SLICE_X41Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.856 r  stage1/enemy3_show_i_1/O
                         net (fo=1, routed)           0.000    11.856    stage1_n_109
    SLICE_X41Y12         FDRE                                         r  enemy3_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.443     4.784    clk100_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  enemy3_show_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enemy1_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.382ns  (logic 1.981ns (17.404%)  route 9.401ns (82.596%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[6]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stage1/row_previous_reg[6]/Q
                         net (fo=127, routed)         5.455     5.911    stage1/row[6]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.035 r  stage1/enemy1_show_i_110/O
                         net (fo=1, routed)           0.615     6.650    stage1/enemy1_show_i_110_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.035 r  stage1/enemy1_show_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.035    stage1/enemy1_show_reg_i_32_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.306 f  stage1/enemy1_show_reg_i_8/CO[0]
                         net (fo=2, routed)           1.018     8.324    enemy1_show2152_in
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.373     8.697 f  enemy1_show_i_19/O
                         net (fo=2, routed)           1.004     9.701    enemy1_show_i_19_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.825 f  enemy1_show_i_16/O
                         net (fo=1, routed)           0.573    10.398    enemy1_show_i_16_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.522 r  enemy1_show_i_3/O
                         net (fo=1, routed)           0.736    11.258    stage1/enemy1_show_reg_1
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  stage1/enemy1_show_i_1/O
                         net (fo=1, routed)           0.000    11.382    stage1_n_108
    SLICE_X44Y12         FDRE                                         r  enemy1_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.444     4.785    clk100_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  enemy1_show_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            collide1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.951ns  (logic 2.300ns (23.113%)  route 7.651ns (76.887%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.689     9.827    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.951 r  collide1_i_1/O
                         net (fo=1, routed)           0.000     9.951    collide1_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447     4.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide1_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            collide2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.948ns  (logic 2.300ns (23.120%)  route 7.648ns (76.880%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.686     9.824    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  collide2_i_1/O
                         net (fo=1, routed)           0.000     9.948    collide2_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447     4.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide2_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            collide3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.948ns  (logic 2.300ns (23.120%)  route 7.648ns (76.880%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.686     9.824    enemy3_dead_i_2_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.948 r  collide3_i_1/O
                         net (fo=1, routed)           0.000     9.948    collide3_i_1_n_0
    SLICE_X40Y6          FDRE                                         r  collide3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.447     4.788    clk100_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  collide3_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy1_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.790ns  (logic 2.300ns (23.494%)  route 7.490ns (76.506%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.527     9.666    enemy3_dead_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.790 r  enemy1_dead_i_1/O
                         net (fo=1, routed)           0.000     9.790    enemy1_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446     4.787    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy3_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.787ns  (logic 2.300ns (23.501%)  route 7.487ns (76.499%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.524     9.663    enemy3_dead_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.787 r  enemy3_dead_i_1/O
                         net (fo=1, routed)           0.000     9.787    enemy3_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446     4.787    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C

Slack:                    inf
  Source:                 enemy2_x_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy2_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 2.009ns (20.532%)  route 7.776ns (79.468%))
  Logic Levels:           9  (CARRY4=2 FDSE=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDSE                         0.000     0.000 r  enemy2_x_reg[2]/C
    SLICE_X34Y4          FDSE (Prop_fdse_C_Q)         0.518     0.518 f  enemy2_x_reg[2]/Q
                         net (fo=80, routed)          2.130     2.648    enemy2_x_reg_n_0_[2]
    SLICE_X39Y7          LUT4 (Prop_lut4_I1_O)        0.124     2.772 r  enemy3_dead_i_105/O
                         net (fo=15, routed)          1.935     4.708    stage1/enemy2_show_reg_i_146_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.832 r  stage1/enemy2_show_i_359/O
                         net (fo=1, routed)           0.635     5.466    stage1/enemy2_show_i_359_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.851 r  stage1/enemy2_show_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000     5.851    stage1/enemy2_show_reg_i_146_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.008 r  stage1/enemy2_show_reg_i_47/CO[1]
                         net (fo=2, routed)           0.840     6.848    enemy2_show4258_in
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.329     7.177 r  enemy2_show_i_29/O
                         net (fo=1, routed)           0.727     7.904    enemy2_show_i_29_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  enemy2_show_i_6/O
                         net (fo=1, routed)           0.540     8.568    enemy2_show_i_6_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.692 r  enemy2_show_i_2/O
                         net (fo=1, routed)           0.969     9.661    stage1/enemy2_show_reg_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.785 r  stage1/enemy2_show_i_1/O
                         net (fo=1, routed)           0.000     9.785    stage1_n_110
    SLICE_X41Y7          FDRE                                         r  enemy2_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446     4.787    clk100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  enemy2_show_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy2_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.732ns  (logic 2.300ns (23.632%)  route 7.432ns (76.368%))
  Logic Levels:           9  (CARRY4=1 FDSE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE                         0.000     0.000 r  ammo_y_reg[1]/C
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  ammo_y_reg[1]/Q
                         net (fo=26, routed)          1.166     1.585    ammo_y_reg[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.325     1.910 f  ammo_show_i_63/O
                         net (fo=5, routed)           1.185     3.096    ammo_show_i_63_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.326     3.422 r  ammo_show_i_60/O
                         net (fo=6, routed)           0.835     4.257    ammo_show_i_60_n_0
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.124     4.381 r  enemy3_dead_i_52/O
                         net (fo=3, routed)           1.537     5.918    enemy3_dead_i_52_n_0
    SLICE_X46Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.042 r  enemy3_dead_i_44/O
                         net (fo=1, routed)           0.000     6.042    enemy3_dead_i_44_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.422 r  enemy3_dead_reg_i_15/CO[3]
                         net (fo=1, routed)           1.190     7.611    collide14184_in
    SLICE_X49Y6          LUT5 (Prop_lut5_I0_O)        0.152     7.763 r  enemy3_dead_i_6/O
                         net (fo=1, routed)           1.049     8.812    enemy3_dead_i_6_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.138 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.470     9.608    enemy3_dead_i_2_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.732 r  enemy2_dead_i_1/O
                         net (fo=1, routed)           0.000     9.732    enemy2_dead_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.446     4.787    clk100_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/C

Slack:                    inf
  Source:                 stage1/col_previous_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            entry_screen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.368ns (16.688%)  route 6.830ns (83.312%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  stage1/col_previous_reg[8]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  stage1/col_previous_reg[8]/Q
                         net (fo=140, routed)         3.742     4.260    stage1/col[8]
    SLICE_X34Y0          LUT6 (Prop_lut6_I5_O)        0.124     4.384 f  stage1/entry_screen_i_44/O
                         net (fo=2, routed)           0.933     5.317    stage1/entry_screen_i_44_n_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.152     5.469 r  stage1/entry_screen_i_49/O
                         net (fo=2, routed)           0.822     6.291    stage1/entry_screen_i_49_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.326     6.617 f  stage1/entry_screen_i_19/O
                         net (fo=1, routed)           0.658     7.275    stage1/entry_screen_i_19_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.124     7.399 f  stage1/entry_screen_i_6/O
                         net (fo=1, routed)           0.674     8.074    stage1/entry_screen_i_6_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.198 r  stage1/entry_screen_i_2/O
                         net (fo=1, routed)           0.000     8.198    stage1_n_113
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.448     4.789    clk100_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fire_reg/G
                            (positive level-sensitive latch)
  Destination:            enemy1_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.265ns (45.772%)  route 0.314ns (54.228%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          LDCE                         0.000     0.000 r  fire_reg/G
    SLICE_X41Y4          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  fire_reg/Q
                         net (fo=5, routed)           0.314     0.534    fire
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.579 r  enemy1_dead_i_1/O
                         net (fo=1, routed)           0.000     0.579    enemy1_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy1_dead_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            entry_screen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.302ns (45.221%)  route 0.366ns (54.779%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[7]/C
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stage1/row_previous_reg[7]/Q
                         net (fo=126, routed)         0.145     0.286    stage1/row[7]
    SLICE_X40Y1          LUT5 (Prop_lut5_I2_O)        0.049     0.335 r  stage1/entry_screen_i_5/O
                         net (fo=1, routed)           0.220     0.556    stage1/entry_screen_i_5_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.668 r  stage1/entry_screen_i_2/O
                         net (fo=1, routed)           0.000     0.668    stage1_n_113
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_over_screen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.421%)  route 0.440ns (65.579%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[8]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stage1/row_previous_reg[8]/Q
                         net (fo=122, routed)         0.164     0.305    stage1/row[8]
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  stage1/game_over_screen_i_6/O
                         net (fo=1, routed)           0.276     0.626    stage1/game_over_screen_i_6_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.671 r  stage1/game_over_screen_i_1/O
                         net (fo=1, routed)           0.000     0.671    stage1_n_114
    SLICE_X40Y2          FDRE                                         r  game_over_screen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  game_over_screen_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ship_show_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.912%)  route 0.532ns (74.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[8]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stage1/row_previous_reg[8]/Q
                         net (fo=122, routed)         0.278     0.419    stage1/row[8]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.045     0.464 r  stage1/entry_screen_i_3/O
                         net (fo=7, routed)           0.254     0.718    stage1_n_111
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_over_screen_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.756%)  route 0.536ns (74.244%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[8]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stage1/row_previous_reg[8]/Q
                         net (fo=122, routed)         0.278     0.419    stage1/row[8]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.045     0.464 r  stage1/entry_screen_i_3/O
                         net (fo=7, routed)           0.258     0.722    stage1_n_111
    SLICE_X40Y2          FDRE                                         r  game_over_screen_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  game_over_screen_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            entry_screen_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.951%)  route 0.591ns (76.049%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[8]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stage1/row_previous_reg[8]/Q
                         net (fo=122, routed)         0.278     0.419    stage1/row[8]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.045     0.464 r  stage1/entry_screen_i_3/O
                         net (fo=7, routed)           0.313     0.777    stage1_n_111
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  entry_screen_reg/C

Slack:                    inf
  Source:                 enemy3_y_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy2_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.299ns (37.742%)  route 0.493ns (62.258%))
  Logic Levels:           4  (FDSE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDSE                         0.000     0.000 r  enemy3_y_reg[2]/C
    SLICE_X46Y11         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  enemy3_y_reg[2]/Q
                         net (fo=59, routed)          0.120     0.284    enemy3_y_reg_n_0_[2]
    SLICE_X47Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  enemy3_dead_i_10/O
                         net (fo=1, routed)           0.196     0.525    enemy3_dead_i_10_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.570 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.177     0.747    enemy3_dead_i_2_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.792 r  enemy2_dead_i_1/O
                         net (fo=1, routed)           0.000     0.792    enemy2_dead_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    clk100_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  enemy2_dead_reg/C

Slack:                    inf
  Source:                 enemy3_y_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            enemy3_dead_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.299ns (35.534%)  route 0.542ns (64.466%))
  Logic Levels:           4  (FDSE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDSE                         0.000     0.000 r  enemy3_y_reg[2]/C
    SLICE_X46Y11         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  enemy3_y_reg[2]/Q
                         net (fo=59, routed)          0.120     0.284    enemy3_y_reg_n_0_[2]
    SLICE_X47Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  enemy3_dead_i_10/O
                         net (fo=1, routed)           0.196     0.525    enemy3_dead_i_10_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.570 r  enemy3_dead_i_2/O
                         net (fo=6, routed)           0.226     0.796    enemy3_dead_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.841 r  enemy3_dead_i_1/O
                         net (fo=1, routed)           0.000     0.841    enemy3_dead_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    clk100_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  enemy3_dead_reg/C

Slack:                    inf
  Source:                 stage1/row_previous_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ship_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.231ns (25.962%)  route 0.659ns (74.038%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE                         0.000     0.000 r  stage1/row_previous_reg[6]/C
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stage1/row_previous_reg[6]/Q
                         net (fo=127, routed)         0.395     0.536    stage1/row[6]
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.045     0.581 r  stage1/ship_show_i_3/O
                         net (fo=1, routed)           0.264     0.845    stage1/ship_show_i_3_n_0
    SLICE_X41Y2          LUT3 (Prop_lut3_I1_O)        0.045     0.890 r  stage1/ship_show_i_1/O
                         net (fo=1, routed)           0.000     0.890    stage1_n_112
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.834     1.961    clk100_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  ship_show_reg/C

Slack:                    inf
  Source:                 ammo_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ammo_show_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.396ns (44.153%)  route 0.501ns (55.847%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  ammo_y_reg[9]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ammo_y_reg[9]/Q
                         net (fo=13, routed)          0.241     0.382    ammo_y_reg[9]
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  ammo_show_i_22/O
                         net (fo=1, routed)           0.000     0.427    stage1/ammo_show_reg[0]
    SLICE_X43Y4          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.523 r  stage1/ammo_show_reg_i_5/CO[1]
                         net (fo=1, routed)           0.260     0.783    ammo_show1158_in
    SLICE_X41Y9          LUT5 (Prop_lut5_I3_O)        0.114     0.897 r  ammo_show_i_1/O
                         net (fo=1, routed)           0.000     0.897    ammo_show_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  ammo_show_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    clk100_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  ammo_show_reg/C





