<html><body><samp><pre>
<!@TC:1551790755>
<a name=compilerReport25></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1551790755> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport26></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1551790755> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1551790755> | Setting time resolution to ps
@N: : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:50:7:50:24:@N::@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(50)</a><!@TM:1551790755> | Top entity is set to TOP_LVR_GEN3_CNTL.
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\misc.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\Slow_PulseEn_Gen.vhd changed - recompiling
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1551790755> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:50:7:50:24:@N:CD630:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(50)</a><!@TM:1551790755> | Synthesizing work.top_lvr_gen3_cntl.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\Slow_PulseEn_Gen.vhd:35:7:35:24:@N:CD630:@XP_MSG">Slow_PulseEn_Gen.vhd(35)</a><!@TM:1551790755> | Synthesizing work.slow_pulse_en_gen.rtl.
Post processing for work.slow_pulse_en_gen.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:52:7:52:25:@N:CD630:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(52)</a><!@TM:1551790755> | Synthesizing work.main_sequencer_new.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:101:19:101:21:@N:CD231:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(101)</a><!@TM:1551790755> | Using onehot encoding for type seq_sm_states. For example, enumeration init is mapped to "1000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:390:3:390:20:@N:CD604:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(390)</a><!@TM:1551790755> | OTHERS clause is not synthesized.
Post processing for work.main_sequencer_new.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:137:2:137:4:@W:CL169:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(137)</a><!@TM:1551790755> | Pruning unused register PREV_M_CH_EN_3(7 downto 0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.top_lvr_gen3_cntl.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:348:2:348:4:@W:CL169:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(348)</a><!@TM:1551790755> | Pruning unused register VAL_STDBY_OFFB_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:348:2:348:4:@W:CL169:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(348)</a><!@TM:1551790755> | Pruning unused register DC50_TEST_STRB_2. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:137:2:137:4:@N:CL201:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(137)</a><!@TM:1551790755> | Trying to extract state machine for register SEQUENCER_STATE.
Extracted state machine for register SEQUENCER_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:137:2:137:4:@W:CL279:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(137)</a><!@TM:1551790755> | Pruning register bits 7 to 1 of CH_IAUX_EN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:137:2:137:4:@W:CL279:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(137)</a><!@TM:1551790755> | Pruning register bits 7 to 1 of CH_MREG_EN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\MAIN_SEQUENCER_NEW.vhd:60:2:60:15:@N:CL159:@XP_MSG">MAIN_SEQUENCER_NEW.vhd(60)</a><!@TM:1551790755> | Input CMND_WORD_STB is unused.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:348:2:348:4:@W:CL279:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(348)</a><!@TM:1551790755> | Pruning register bits 7 to 5 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:348:2:348:4:@W:CL279:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(348)</a><!@TM:1551790755> | Pruning register bits 3 to 1 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:69:2:69:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(69)</a><!@TM:1551790755> | Input MODE_WDT_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:71:2:71:17:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(71)</a><!@TM:1551790755> | Input MODE_DIAG_NORMB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:85:2:85:18:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(85)</a><!@TM:1551790755> | Input TEMP_FAILSAFE_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:89:2:89:9:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(89)</a><!@TM:1551790755> | Input RX_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:95:2:95:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(95)</a><!@TM:1551790755> | Input ADDR_SEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:98:2:98:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(98)</a><!@TM:1551790755> | Input SCA_CLK_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:99:2:99:15:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(99)</a><!@TM:1551790755> | Input SCA_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:101:2:101:13:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(101)</a><!@TM:1551790755> | Input SCA_DAT_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:119:2:119:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(119)</a><!@TM:1551790755> | Input UNUSED_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:120:2:120:10:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(120)</a><!@TM:1551790755> | Input UNUSED_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:121:2:121:14:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(121)</a><!@TM:1551790755> | Input J11_25_TCONN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\TOP_LVR_GEN3_Cntl.vhd:122:2:122:14:@N:CL159:@XP_MSG">TOP_LVR_GEN3_Cntl.vhd(122)</a><!@TM:1551790755> | Input J11_27_TCONN is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 05 07:59:15 2019

###########################################################]
<a name=compilerReport27></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1551790755> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 05 07:59:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 05 07:59:15 2019

###########################################################]

</pre></samp></body></html>
