module pll1 (
	inclk0,  
	c0,      
	c1,      
	locked); 
input	  inclk0;
output	  c0;      
output	  c1;      
output	  locked;  
endmodule