
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: CAUASL

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

Modified Files: 6
FID:  path (prevtimestamp, timestamp)
0        C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Arquivos\top.sv (N/A, 2025-10-11 18:20:22)
1        C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v (N/A, 2024-08-22 17:48:19)
2        C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v (N/A, 2024-09-23 20:33:10)
3        C:\lscc\diamond\3.14\synpbase\lib\vlog\hypermods.v (N/A, 2024-09-23 20:33:35)
4        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_objects.v (N/A, 2024-09-23 20:33:35)
5        C:\lscc\diamond\3.14\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2024-09-23 20:33:35)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.top.verilog may have changed because the following files changed:
                        C:\Users\CauaS\programacao\EmbarTech\residencia_04_2025\modulo_II\Atividades_feitas\ativ_unid_7_cap2\FPGA-CODIG\Arquivos\top.sv (N/A, 2025-10-11 18:20:22) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
