Timing Analyzer report for LiveDesign
Tue Feb 14 17:45:09 2006
Version 4.2 Build 156 11/29/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'fclk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                         ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.539 ns                        ; SW_DIP[0]                                                                                                    ; UC127B:inst|apu:inst|inst6                                              ;            ; fclk     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.381 ns                        ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[1]                                                             ; fclk       ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 20.556 ns                        ; SW_DIP[0]                                                                                                    ; DIG5_SEG[1]                                                             ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.057 ns                        ; SW_USER[1]                                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4] ;            ; fclk     ; 0            ;
; Clock Setup: 'fclk'          ; N/A   ; None          ; 99.86 MHz ( period = 10.014 ns ) ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|inst6                                              ; fclk       ; fclk     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                              ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; fclk            ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'fclk'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_we_reg       ; fclk       ; fclk     ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.238 ns               ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 12.119 ns               ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 12.119 ns               ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 12.119 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 120.99 MHz ( period = 8.265 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 134.68 MHz ( period = 7.425 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 139.66 MHz ( period = 7.160 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; fclk       ; fclk     ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; fclk       ; fclk     ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; fclk       ; fclk     ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 141.94 MHz ( period = 7.045 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; fclk       ; fclk     ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 142.05 MHz ( period = 7.040 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg1  ; fclk       ; fclk     ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg2  ; fclk       ; fclk     ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg0  ; fclk       ; fclk     ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg3  ; fclk       ; fclk     ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; fclk       ; fclk     ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.830 ns               ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.830 ns               ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.830 ns               ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 147.69 MHz ( period = 6.771 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; fclk       ; fclk     ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 153.26 MHz ( period = 6.525 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 153.26 MHz ( period = 6.525 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 153.26 MHz ( period = 6.525 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.289 ns               ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.289 ns               ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 10.289 ns               ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; 170.62 MHz ( period = 5.861 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 170.62 MHz ( period = 5.861 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 170.62 MHz ( period = 5.861 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 177.09 MHz ( period = 5.647 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 0.843 ns                ;
; N/A                                     ; 177.59 MHz ( period = 5.631 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 182.68 MHz ( period = 5.474 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; lpm_ff2:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; fclk       ; fclk     ; None                        ; None                      ; 0.670 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg3  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_memory_reg3  ; fclk       ; fclk     ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg2  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_memory_reg2  ; fclk       ; fclk     ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg1  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_memory_reg1  ; fclk       ; fclk     ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_datain_reg0  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_memory_reg0  ; fclk       ; fclk     ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.39 MHz ( period = 5.066 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.643 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 209.29 MHz ( period = 4.778 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 211.82 MHz ( period = 4.721 ns )                    ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 219.25 MHz ( period = 4.561 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; UC127B:inst|apu:inst|inst6                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 223.16 MHz ( period = 4.481 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.220 ns                ;
; N/A                                     ; 227.22 MHz ( period = 4.401 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.140 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; UC127B:inst|apu:inst|inst7                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 4.031 ns                ;
; N/A                                     ; 245.28 MHz ( period = 4.077 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[1]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; UC127B:inst|apu:inst|inst7                                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 261.99 MHz ( period = 3.817 ns )                    ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[2]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[0]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 263.92 MHz ( period = 3.789 ns )                    ; UC127B:inst|apu:inst|inst6                                                                                   ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; fclk       ; fclk     ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[4]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 272.70 MHz ( period = 3.667 ns )                    ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[6]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[7]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[5]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[3]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[11]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.293 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[12]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[10]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[14]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; fclk       ; fclk     ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[8]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[9]             ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[16]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 3.064 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[17]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; SlowClock:inst3|lpm_cn1:inst|lpm_counter:lpm_counter_component|cntr_9r7:auto_generated|safe_q[15]            ; SlowClock:inst3|seqdebounce:inst3|statecnt                                                                   ; fclk       ; fclk     ; None                        ; None                      ; 2.973 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                              ;                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                 ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                      ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------+----------+
; N/A   ; None         ; 10.539 ns  ; SW_DIP[0]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A   ; None         ; 10.363 ns  ; SW_DIP[2]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A   ; None         ; 10.103 ns  ; SW_DIP[3]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A   ; None         ; 9.538 ns   ; SW_DIP[3]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A   ; None         ; 9.346 ns   ; SW_DIP[2]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A   ; None         ; 9.250 ns   ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]     ; fclk     ;
; N/A   ; None         ; 9.242 ns   ; SW_DIP[1]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A   ; None         ; 8.918 ns   ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]     ; fclk     ;
; N/A   ; None         ; 8.822 ns   ; SW_DIP[2]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A   ; None         ; 8.790 ns   ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A   ; None         ; 8.709 ns   ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A   ; None         ; 8.244 ns   ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A   ; None         ; 8.191 ns   ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]     ; fclk     ;
; N/A   ; None         ; 8.163 ns   ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A   ; None         ; 8.158 ns   ; SW_DIP[2]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A   ; None         ; 8.126 ns   ; SW_DIP[0]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A   ; None         ; 7.856 ns   ; SW_DIP[3]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A   ; None         ; 7.580 ns   ; SW_DIP[1]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A   ; None         ; 5.907 ns   ; SW_USER[1] ; SlowClock:inst3|inst4                                                   ; fclk     ;
; N/A   ; None         ; 5.860 ns   ; SW_USER[0] ; SlowClock:inst3|inst4                                                   ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5] ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0] ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1] ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2] ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3] ; fclk     ;
; N/A   ; None         ; 3.109 ns   ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4] ; fclk     ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 19.381 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.927 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.910 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.888 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.626 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.466 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 18.463 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 17.893 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 17.893 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 17.893 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 17.439 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 17.439 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 17.439 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 17.422 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 17.422 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 17.422 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 17.400 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 17.400 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 17.400 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 17.138 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 17.138 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 17.138 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 17.097 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 16.978 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 16.978 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 16.978 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 16.975 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg0 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 16.975 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg1 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 16.975 ns  ; lpm_ram1:inst2|altsyncram:altsyncram_component|altsyncram_tmu:auto_generated|ram_block1a3~porta_address_reg2 ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 16.725 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 16.650 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 16.642 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 16.604 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 16.365 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; DIG0_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 16.358 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 16.271 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 16.254 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 16.232 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 16.215 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 16.194 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 16.184 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                          ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 16.181 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; DIG0_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 16.153 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; DIG0_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 16.007 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; DIG0_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.999 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; DIG1_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.970 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 15.969 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; DIG0_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 15.829 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; DIG1_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.810 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 15.807 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                          ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 15.795 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; DIG0_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.761 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.745 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 15.723 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.716 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.698 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; DIG0_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 15.553 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 15.524 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; DIG1_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.487 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; DIG0_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 15.474 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; DIG0_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.454 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 15.300 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 15.293 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                          ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.144 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG2_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.103 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 15.091 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 15.062 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 15.048 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 14.880 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; DIG0_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.877 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; DIG1_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 14.805 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.761 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG2_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 14.754 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; DIG1_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 14.730 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.642 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.639 ns  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                          ; DIG5_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.583 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[7] ; fclk       ;
; N/A                                     ; None                                                ; 14.579 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; DIG1_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 14.551 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; DIG1_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.449 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[2] ; fclk       ;
; N/A                                     ; None                                                ; 14.434 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; DIG1_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.426 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG2_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.366 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG3_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.307 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG2_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.305 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.304 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.294 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.291 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.285 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; DIG1_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.276 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; DIG1_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.257 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; DIG1_SEG[3] ; fclk       ;
; N/A                                     ; None                                                ; 14.107 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; DIG1_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.107 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; DIG1_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.050 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG2_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 14.013 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[5] ; fclk       ;
; N/A                                     ; None                                                ; 13.999 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[0] ; fclk       ;
; N/A                                     ; None                                                ; 13.996 ns  ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; DIG1_SEG[1] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg2 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg3 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg4 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg5 ; DIG4_SEG[4] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0 ; DIG4_SEG[6] ; fclk       ;
; N/A                                     ; None                                                ; 13.975 ns  ; lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg1 ; DIG4_SEG[6] ; fclk       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 20.556 ns       ; SW_DIP[0]  ; DIG5_SEG[1] ;
; N/A   ; None              ; 20.516 ns       ; SW_DIP[3]  ; DIG5_SEG[1] ;
; N/A   ; None              ; 20.102 ns       ; SW_DIP[0]  ; DIG5_SEG[4] ;
; N/A   ; None              ; 20.085 ns       ; SW_DIP[0]  ; DIG5_SEG[0] ;
; N/A   ; None              ; 20.069 ns       ; SW_DIP[3]  ; DIG5_SEG[4] ;
; N/A   ; None              ; 20.068 ns       ; SW_DIP[1]  ; DIG5_SEG[1] ;
; N/A   ; None              ; 20.063 ns       ; SW_DIP[0]  ; DIG5_SEG[2] ;
; N/A   ; None              ; 20.061 ns       ; SW_DIP[3]  ; DIG5_SEG[0] ;
; N/A   ; None              ; 20.023 ns       ; SW_DIP[3]  ; DIG5_SEG[2] ;
; N/A   ; None              ; 19.898 ns       ; SW_DIP[2]  ; DIG5_SEG[1] ;
; N/A   ; None              ; 19.801 ns       ; SW_DIP[0]  ; DIG5_SEG[6] ;
; N/A   ; None              ; 19.777 ns       ; SW_DIP[3]  ; DIG5_SEG[6] ;
; N/A   ; None              ; 19.641 ns       ; SW_DIP[0]  ; DIG5_SEG[3] ;
; N/A   ; None              ; 19.638 ns       ; SW_DIP[0]  ; DIG5_SEG[5] ;
; N/A   ; None              ; 19.618 ns       ; SW_DIP[1]  ; DIG5_SEG[4] ;
; N/A   ; None              ; 19.613 ns       ; SW_DIP[3]  ; DIG5_SEG[5] ;
; N/A   ; None              ; 19.606 ns       ; SW_DIP[1]  ; DIG5_SEG[0] ;
; N/A   ; None              ; 19.603 ns       ; SW_DIP[3]  ; DIG5_SEG[3] ;
; N/A   ; None              ; 19.577 ns       ; SW_DIP[1]  ; DIG5_SEG[2] ;
; N/A   ; None              ; 19.444 ns       ; SW_DIP[2]  ; DIG5_SEG[4] ;
; N/A   ; None              ; 19.428 ns       ; SW_DIP[2]  ; DIG5_SEG[0] ;
; N/A   ; None              ; 19.406 ns       ; SW_DIP[2]  ; DIG5_SEG[2] ;
; N/A   ; None              ; 19.320 ns       ; SW_DIP[1]  ; DIG5_SEG[6] ;
; N/A   ; None              ; 19.157 ns       ; SW_DIP[1]  ; DIG5_SEG[5] ;
; N/A   ; None              ; 19.154 ns       ; SW_DIP[1]  ; DIG5_SEG[3] ;
; N/A   ; None              ; 19.137 ns       ; SW_DIP[2]  ; DIG5_SEG[6] ;
; N/A   ; None              ; 18.983 ns       ; SW_DIP[2]  ; DIG5_SEG[3] ;
; N/A   ; None              ; 18.976 ns       ; SW_DIP[2]  ; DIG5_SEG[5] ;
; N/A   ; None              ; 16.723 ns       ; SW_USER[5] ; DIG5_SEG[1] ;
; N/A   ; None              ; 16.276 ns       ; SW_USER[5] ; DIG5_SEG[4] ;
; N/A   ; None              ; 16.268 ns       ; SW_USER[5] ; DIG5_SEG[0] ;
; N/A   ; None              ; 16.230 ns       ; SW_USER[5] ; DIG5_SEG[2] ;
; N/A   ; None              ; 15.984 ns       ; SW_USER[5] ; DIG5_SEG[6] ;
; N/A   ; None              ; 15.820 ns       ; SW_USER[5] ; DIG5_SEG[5] ;
; N/A   ; None              ; 15.810 ns       ; SW_USER[5] ; DIG5_SEG[3] ;
+-------+-------------------+-----------------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                        ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                      ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5] ; fclk     ;
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[0] ; fclk     ;
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[1] ; fclk     ;
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[2] ; fclk     ;
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[3] ; fclk     ;
; N/A           ; None        ; -3.057 ns ; SW_USER[1] ; UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[4] ; fclk     ;
; N/A           ; None        ; -5.808 ns ; SW_USER[0] ; SlowClock:inst3|inst4                                                   ; fclk     ;
; N/A           ; None        ; -5.855 ns ; SW_USER[1] ; SlowClock:inst3|inst4                                                   ; fclk     ;
; N/A           ; None        ; -7.509 ns ; SW_DIP[1]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A           ; None        ; -7.651 ns ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]     ; fclk     ;
; N/A           ; None        ; -7.663 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[0]     ; fclk     ;
; N/A           ; None        ; -7.789 ns ; SW_DIP[3]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A           ; None        ; -7.955 ns ; SW_DIP[3]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A           ; None        ; -8.053 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A           ; None        ; -8.089 ns ; SW_DIP[2]  ; UC127B:inst|apu:inst|inst7                                              ; fclk     ;
; N/A           ; None        ; -8.096 ns ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A           ; None        ; -8.175 ns ; SW_DIP[1]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A           ; None        ; -8.176 ns ; SW_DIP[2]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A           ; None        ; -8.499 ns ; SW_DIP[3]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A           ; None        ; -8.640 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[2]     ; fclk     ;
; N/A           ; None        ; -8.655 ns ; SW_DIP[1]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A           ; None        ; -8.719 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A           ; None        ; -8.755 ns ; SW_DIP[2]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[3]     ; fclk     ;
; N/A           ; None        ; -9.155 ns ; SW_DIP[2]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
; N/A           ; None        ; -9.183 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|lpm_ffe1:inst5|lpm_ff:lpm_ff_component|dffs[1]     ; fclk     ;
; N/A           ; None        ; -9.263 ns ; SW_DIP[0]  ; UC127B:inst|apu:inst|inst6                                              ; fclk     ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 156 11/29/2004 SJ Web Edition
    Info: Processing started: Tue Feb 14 17:45:08 2006
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off LiveDesign -c LiveDesign --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "fclk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SlowClock:inst3|inst1" as buffer
Info: Clock "fclk" has Internal fmax of 99.86 MHz between source memory "lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0" and destination register "UC127B:inst|apu:inst|inst6" (period= 10.014 ns)
    Info: + Longest memory to register delay is 13.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y26; Fanout = 8; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X33_Y26; Fanout = 11; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|q_a[0]'
        Info: 3: + IC(1.100 ns) + CELL(0.590 ns) = 5.998 ns; Loc. = LC_X35_Y26_N2; Fanout = 9; COMB Node = 'lpm_dec3:inst6|lpm_decode:lpm_decode_component|decode_b2b:auto_generated|w_anode162w[3]~20'
        Info: 4: + IC(1.107 ns) + CELL(0.442 ns) = 7.547 ns; Loc. = LC_X36_Y26_N3; Fanout = 1; COMB Node = 'UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~77'
        Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 7.843 ns; Loc. = LC_X36_Y26_N4; Fanout = 4; COMB Node = 'UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~78'
        Info: 6: + IC(2.001 ns) + CELL(0.590 ns) = 10.434 ns; Loc. = LC_X36_Y26_N5; Fanout = 2; COMB Node = 'UC127B:inst|apu:inst|lpm_add1:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~54'
        Info: 7: + IC(1.197 ns) + CELL(0.442 ns) = 12.073 ns; Loc. = LC_X35_Y24_N9; Fanout = 1; COMB Node = 'UC127B:inst|apu:inst|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_9fc:auto_generated|w_result15w~313'
        Info: 8: + IC(1.179 ns) + CELL(0.607 ns) = 13.859 ns; Loc. = LC_X36_Y26_N0; Fanout = 1; REG Node = 'UC127B:inst|apu:inst|inst6'
        Info: Total cell delay = 7.093 ns ( 51.18 % )
        Info: Total interconnect delay = 6.766 ns ( 48.82 % )
    Info: - Smallest clock skew is 4.532 ns
        Info: + Shortest clock path from clock "fclk" to destination register is 7.729 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 47; CLK Node = 'fclk'
            Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N9; Fanout = 12; REG Node = 'SlowClock:inst3|inst1'
            Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.729 ns; Loc. = LC_X36_Y26_N0; Fanout = 1; REG Node = 'UC127B:inst|apu:inst|inst6'
            Info: Total cell delay = 3.115 ns ( 40.30 % )
            Info: Total interconnect delay = 4.614 ns ( 59.70 % )
        Info: - Longest clock path from clock "fclk" to source memory is 3.197 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 47; CLK Node = 'fclk'
            Info: 2: + IC(1.006 ns) + CELL(0.722 ns) = 3.197 ns; Loc. = M4K_X33_Y26; Fanout = 8; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0'
            Info: Total cell delay = 2.191 ns ( 68.53 % )
            Info: Total interconnect delay = 1.006 ns ( 31.47 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "UC127B:inst|apu:inst|inst6" (data pin = "SW_DIP[0]", clock pin = "fclk") is 10.539 ns
    Info: + Longest pin to register delay is 18.231 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R4; Fanout = 2; PIN Node = 'SW_DIP[0]'
        Info: 2: + IC(10.152 ns) + CELL(0.292 ns) = 11.919 ns; Loc. = LC_X36_Y26_N3; Fanout = 1; COMB Node = 'UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~77'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 12.215 ns; Loc. = LC_X36_Y26_N4; Fanout = 4; COMB Node = 'UC127B:inst|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~78'
        Info: 4: + IC(2.001 ns) + CELL(0.590 ns) = 14.806 ns; Loc. = LC_X36_Y26_N5; Fanout = 2; COMB Node = 'UC127B:inst|apu:inst|lpm_add1:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~54'
        Info: 5: + IC(1.197 ns) + CELL(0.442 ns) = 16.445 ns; Loc. = LC_X35_Y24_N9; Fanout = 1; COMB Node = 'UC127B:inst|apu:inst|lpm_mux1:inst4|lpm_mux:lpm_mux_component|mux_9fc:auto_generated|w_result15w~313'
        Info: 6: + IC(1.179 ns) + CELL(0.607 ns) = 18.231 ns; Loc. = LC_X36_Y26_N0; Fanout = 1; REG Node = 'UC127B:inst|apu:inst|inst6'
        Info: Total cell delay = 3.520 ns ( 19.31 % )
        Info: Total interconnect delay = 14.711 ns ( 80.69 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "fclk" to destination register is 7.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 47; CLK Node = 'fclk'
        Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N9; Fanout = 12; REG Node = 'SlowClock:inst3|inst1'
        Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.729 ns; Loc. = LC_X36_Y26_N0; Fanout = 1; REG Node = 'UC127B:inst|apu:inst|inst6'
        Info: Total cell delay = 3.115 ns ( 40.30 % )
        Info: Total interconnect delay = 4.614 ns ( 59.70 % )
Info: tco from clock "fclk" to destination pin "DIG5_SEG[1]" through memory "lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0" is 19.381 ns
    Info: + Longest clock path from clock "fclk" to source memory is 3.197 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 47; CLK Node = 'fclk'
        Info: 2: + IC(1.006 ns) + CELL(0.722 ns) = 3.197 ns; Loc. = M4K_X33_Y26; Fanout = 8; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 68.53 % )
        Info: Total interconnect delay = 1.006 ns ( 31.47 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 15.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y26; Fanout = 8; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X33_Y26; Fanout = 11; MEM Node = 'lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_vmq:auto_generated|q_a[0]'
        Info: 3: + IC(1.100 ns) + CELL(0.590 ns) = 5.998 ns; Loc. = LC_X35_Y26_N2; Fanout = 9; COMB Node = 'lpm_dec3:inst6|lpm_decode:lpm_decode_component|decode_b2b:auto_generated|w_anode162w[3]~20'
        Info: 4: + IC(1.302 ns) + CELL(0.114 ns) = 7.414 ns; Loc. = LC_X35_Y25_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~72'
        Info: 5: + IC(0.423 ns) + CELL(0.590 ns) = 8.427 ns; Loc. = LC_X35_Y25_N4; Fanout = 7; COMB Node = 'lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~73'
        Info: 6: + IC(1.251 ns) + CELL(0.442 ns) = 10.120 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = '7segment:inst12|leds[1]~106'
        Info: 7: + IC(3.290 ns) + CELL(2.124 ns) = 15.534 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'DIG5_SEG[1]'
        Info: Total cell delay = 8.168 ns ( 52.58 % )
        Info: Total interconnect delay = 7.366 ns ( 47.42 % )
Info: Longest tpd from source pin "SW_DIP[0]" to destination pin "DIG5_SEG[1]" is 20.556 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_R4; Fanout = 2; PIN Node = 'SW_DIP[0]'
    Info: 2: + IC(10.519 ns) + CELL(0.442 ns) = 12.436 ns; Loc. = LC_X35_Y25_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~72'
    Info: 3: + IC(0.423 ns) + CELL(0.590 ns) = 13.449 ns; Loc. = LC_X35_Y25_N4; Fanout = 7; COMB Node = 'lpm_mux2:inst23|lpm_mux:lpm_mux_component|mux_6fc:auto_generated|w_result11w~73'
    Info: 4: + IC(1.251 ns) + CELL(0.442 ns) = 15.142 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = '7segment:inst12|leds[1]~106'
    Info: 5: + IC(3.290 ns) + CELL(2.124 ns) = 20.556 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'DIG5_SEG[1]'
    Info: Total cell delay = 5.073 ns ( 24.68 % )
    Info: Total interconnect delay = 15.483 ns ( 75.32 % )
Info: th for register "UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "SW_USER[1]", clock pin = "fclk") is -3.057 ns
    Info: + Longest clock path from clock "fclk" to destination register is 7.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 47; CLK Node = 'fclk'
        Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N9; Fanout = 12; REG Node = 'SlowClock:inst3|inst1'
        Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.729 ns; Loc. = LC_X36_Y24_N6; Fanout = 6; REG Node = 'UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 3.115 ns ( 40.30 % )
        Info: Total interconnect delay = 4.614 ns ( 59.70 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 10.801 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_C2; Fanout = 7; PIN Node = 'SW_USER[1]'
        Info: 2: + IC(8.220 ns) + CELL(1.112 ns) = 10.801 ns; Loc. = LC_X36_Y24_N6; Fanout = 6; REG Node = 'UC127B:inst|ProgCnt:inst2|lpm_ff3:inst3|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 2.581 ns ( 23.90 % )
        Info: Total interconnect delay = 8.220 ns ( 76.10 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Feb 14 17:45:09 2006
    Info: Elapsed time: 00:00:01


