# CMOS-NAND-Gate
# Objective
To design and simulate CMOS NAND and NOR gates, demonstrating the functionality, power efficiency, and reliability of CMOS technology in digital logic circuits.
# Specifications
* Technology: CMOS
* Power Supply Voltage (Vdd): 5V (or as per requirement)
* Inputs: Two binary inputs (A and B)
* Output: Binary output (Y = NOT (A AND B))
* Transistor Count:
* 2 PMOS (pull-up network)
* 2 NMOS (pull-down network)
* Input Logic Levels: Logic 0: 0V , Logic 1: Vğ·ğ·
* Target Parameters: Propagation Delay: Minimized, Power Dissipation: Optimized for low power, Noise Margin: Sufficient to avoid logic errors.
* Simulation Tool: Cadence Virtuoso / TannerEDA Tools / LTspice.
# Design Description:
* CMOS NAND Gate:
The NAND gate is implemented using CMOS technology, comprising:
1. nMOS transistors in series (pull-down network).
2. pMOS transistors in parallel (pull-up network).
Functionality: The output is LOW (0) only when all inputs are HIGH (1).
* CMOS NOR Gate:
The NOR gate consists of:
1. nMOS transistors in parallel (pull-down network).
2. pMOS transistors in series (pull-up network).
Functionality: The output is HIGH (1) only when all inputs are LOW (0).
# Formulas
* Logical Operation:
NAND Gate Logic: Y=not of (Aâ‹…B)
NOR Gate Logic: Y=not of (A+B)
* Dynamic Power Consumption: ğ‘ƒğ‘‘ğ‘¦ğ‘›ğ‘ğ‘šğ‘–ğ‘=ğ¶ğ¿â‹…ğ‘‰ğ·ğ·2â‹…ğ‘“,
where  ğ‘“ is the switching frequency.



