\section{Test\+Slave\+Blocks Class Reference}
\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks}\index{Test\+Slave\+Blocks@{Test\+Slave\+Blocks}}
Inheritance diagram for Test\+Slave\+Blocks\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classtests_1_1unittest__modbus_1_1_test_slave_blocks}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def {\bf set\+Up} (self)
\item 
def {\bf tear\+Down} (self)
\item 
def {\bf test\+Add\+Block} (self)
\item 
def {\bf test\+Remove\+Block} (self)
\item 
def {\bf test\+Add\+Block\+With\+Same\+Name} (self)
\item 
def {\bf test\+Add\+And\+Remove\+Blocks} (self)
\item 
def {\bf test\+Add\+Blocks\+Of\+Type} (self)
\item 
def {\bf test\+Add\+Unsupported\+Block} (self)
\item 
def {\bf test\+Add\+Wrong\+Address} (self)
\item 
def {\bf test\+Add\+Wrong\+Size} (self)
\item 
def {\bf test\+Overlapped\+Blocks} (self)
\item 
def {\bf test\+Add\+Continuous\+Block} (self)
\item 
def {\bf test\+Multi\+Threaded\+Access} (self)
\item 
def {\bf test\+Set\+And\+Get\+Register} (self)
\item 
def {\bf test\+Set\+And\+Get\+Several\+Registers} (self)
\item 
def {\bf test\+Set\+And\+Get\+Several\+Coils} (self)
\item 
def {\bf test\+Set\+Register\+Out\+Of\+Bounds} (self)
\item 
def {\bf test\+Set\+Register\+At\+The\+Bounds} (self)
\item 
def {\bf test\+Set\+Register\+On\+Continuous\+Blocks} (self)
\item 
def {\bf test\+Multi\+Threaded\+Set\+Values} (self)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 154 of file unittest\+\_\+modbus.\+py.



\subsection{Member Function Documentation}
\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!set\+Up@{set\+Up}}
\index{set\+Up@{set\+Up}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{set\+Up}]{\setlength{\rightskip}{0pt plus 5cm}def set\+Up (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a26b1b5aaa859d024cb7114cc1d4c1fd2}


Definition at line 155 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!tear\+Down@{tear\+Down}}
\index{tear\+Down@{tear\+Down}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{tear\+Down}]{\setlength{\rightskip}{0pt plus 5cm}def tear\+Down (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a56c54e463c817da67a20bb5e7b3b433a}


Definition at line 161 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+And\+Remove\+Blocks@{test\+Add\+And\+Remove\+Blocks}}
\index{test\+Add\+And\+Remove\+Blocks@{test\+Add\+And\+Remove\+Blocks}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+And\+Remove\+Blocks}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+And\+Remove\+Blocks (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a0d9eb34faa49d048623d3861da5148d4}
\begin{DoxyVerb}Add 30 blocks and remove them\end{DoxyVerb}
 

Definition at line 181 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Block@{test\+Add\+Block}}
\index{test\+Add\+Block@{test\+Add\+Block}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Block}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Block (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a1f9195ca065c2e728d4d6865bcdb9bc6}
\begin{DoxyVerb}Add a block and check that it is added\end{DoxyVerb}
 

Definition at line 164 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Blocks\+Of\+Type@{test\+Add\+Blocks\+Of\+Type}}
\index{test\+Add\+Blocks\+Of\+Type@{test\+Add\+Blocks\+Of\+Type}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Blocks\+Of\+Type}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Blocks\+Of\+Type (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_acd7bdb8764d9c4ad1ba7c6785adf47c8}
\begin{DoxyVerb}Add a block of each type and remove them\end{DoxyVerb}
 

Definition at line 193 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Block\+With\+Same\+Name@{test\+Add\+Block\+With\+Same\+Name}}
\index{test\+Add\+Block\+With\+Same\+Name@{test\+Add\+Block\+With\+Same\+Name}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Block\+With\+Same\+Name}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Block\+With\+Same\+Name (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_afd61c1eff145d4237866c49d96641f32}
\begin{DoxyVerb}Add a block and make sure that adding another block with teh same name fails\end{DoxyVerb}
 

Definition at line 176 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Continuous\+Block@{test\+Add\+Continuous\+Block}}
\index{test\+Add\+Continuous\+Block@{test\+Add\+Continuous\+Block}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Continuous\+Block}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Continuous\+Block (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_ab09a814d4fb0c871c2145e0269ee4861}
\begin{DoxyVerb}Add 2 continuous blocks and check that it is ok\end{DoxyVerb}
 

Definition at line 232 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Unsupported\+Block@{test\+Add\+Unsupported\+Block}}
\index{test\+Add\+Unsupported\+Block@{test\+Add\+Unsupported\+Block}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Unsupported\+Block}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Unsupported\+Block (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_af066fa9ff71b626cb820b8c8a2ab08cb}
\begin{DoxyVerb}Add a block with a wrong type\end{DoxyVerb}
 

Definition at line 204 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Wrong\+Address@{test\+Add\+Wrong\+Address}}
\index{test\+Add\+Wrong\+Address@{test\+Add\+Wrong\+Address}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Wrong\+Address}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Wrong\+Address (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_af8c35f584ccb58c13a53d2f4c651c47a}
\begin{DoxyVerb}Add a block with a wrong addresss\end{DoxyVerb}
 

Definition at line 210 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Add\+Wrong\+Size@{test\+Add\+Wrong\+Size}}
\index{test\+Add\+Wrong\+Size@{test\+Add\+Wrong\+Size}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Add\+Wrong\+Size}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Add\+Wrong\+Size (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a68814c2f3d97e49a38a046c877a8fc34}
\begin{DoxyVerb}Add a block with a wrong size\end{DoxyVerb}
 

Definition at line 216 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Multi\+Threaded\+Access@{test\+Multi\+Threaded\+Access}}
\index{test\+Multi\+Threaded\+Access@{test\+Multi\+Threaded\+Access}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Multi\+Threaded\+Access}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Multi\+Threaded\+Access (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a80398e624a791449f001013c44085e81}
\begin{DoxyVerb}test mutual access\end{DoxyVerb}
 

Definition at line 240 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Multi\+Threaded\+Set\+Values@{test\+Multi\+Threaded\+Set\+Values}}
\index{test\+Multi\+Threaded\+Set\+Values@{test\+Multi\+Threaded\+Set\+Values}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Multi\+Threaded\+Set\+Values}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Multi\+Threaded\+Set\+Values (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a71a93ab3c396f1e0c09d012ad7f0c401}
\begin{DoxyVerb}test that set and get values is thread safe\end{DoxyVerb}
 

Definition at line 297 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Overlapped\+Blocks@{test\+Overlapped\+Blocks}}
\index{test\+Overlapped\+Blocks@{test\+Overlapped\+Blocks}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Overlapped\+Blocks}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Overlapped\+Blocks (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a6007efa5684c2cf07e8a14777e36d2ad}
\begin{DoxyVerb}Add 2 blocks with overlapped ranges and check that the 2nd one is not added\end{DoxyVerb}
 

Definition at line 224 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Remove\+Block@{test\+Remove\+Block}}
\index{test\+Remove\+Block@{test\+Remove\+Block}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Remove\+Block}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Remove\+Block (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a45b857ca6c70300d45bfb1bf12932934}
\begin{DoxyVerb}Add a block and remove it and make sure that it is not registred anymore\end{DoxyVerb}
 

Definition at line 169 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+And\+Get\+Register@{test\+Set\+And\+Get\+Register}}
\index{test\+Set\+And\+Get\+Register@{test\+Set\+And\+Get\+Register}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+And\+Get\+Register}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+And\+Get\+Register (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a79b38821352d9c9a41c2187986350988}
\begin{DoxyVerb}change the value of a register and check that it is properly set\end{DoxyVerb}
 

Definition at line 255 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+And\+Get\+Several\+Coils@{test\+Set\+And\+Get\+Several\+Coils}}
\index{test\+Set\+And\+Get\+Several\+Coils@{test\+Set\+And\+Get\+Several\+Coils}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+And\+Get\+Several\+Coils}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+And\+Get\+Several\+Coils (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_ad4f5c4705eabc19811498be3789ac7a9}
\begin{DoxyVerb}change the value of several coils and check that it is properly set\end{DoxyVerb}
 

Definition at line 269 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+And\+Get\+Several\+Registers@{test\+Set\+And\+Get\+Several\+Registers}}
\index{test\+Set\+And\+Get\+Several\+Registers@{test\+Set\+And\+Get\+Several\+Registers}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+And\+Get\+Several\+Registers}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+And\+Get\+Several\+Registers (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a94fd8a754b77cb45eb8d2bf1dee95b51}
\begin{DoxyVerb}change the value of several registers and check that it is properly set\end{DoxyVerb}
 

Definition at line 262 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+Register\+At\+The\+Bounds@{test\+Set\+Register\+At\+The\+Bounds}}
\index{test\+Set\+Register\+At\+The\+Bounds@{test\+Set\+Register\+At\+The\+Bounds}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+Register\+At\+The\+Bounds}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+Register\+At\+The\+Bounds (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a5609f8b9a2346afb7a9da1265fc2435b}
\begin{DoxyVerb}change the values on limits of the block and check that it is properly set\end{DoxyVerb}
 

Definition at line 285 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+Register\+On\+Continuous\+Blocks@{test\+Set\+Register\+On\+Continuous\+Blocks}}
\index{test\+Set\+Register\+On\+Continuous\+Blocks@{test\+Set\+Register\+On\+Continuous\+Blocks}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+Register\+On\+Continuous\+Blocks}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+Register\+On\+Continuous\+Blocks (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_ad5d439572f905fac3d11f8ee8171c56a}
\begin{DoxyVerb}create 2 continuous blocks and check that an error is raised when accessing adress range on the 2 blocks\end{DoxyVerb}
 

Definition at line 291 of file unittest\+\_\+modbus.\+py.

\index{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}!test\+Set\+Register\+Out\+Of\+Bounds@{test\+Set\+Register\+Out\+Of\+Bounds}}
\index{test\+Set\+Register\+Out\+Of\+Bounds@{test\+Set\+Register\+Out\+Of\+Bounds}!tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks@{tests\+::unittest\+\_\+modbus\+::\+Test\+Slave\+Blocks}}
\subsubsection[{test\+Set\+Register\+Out\+Of\+Bounds}]{\setlength{\rightskip}{0pt plus 5cm}def test\+Set\+Register\+Out\+Of\+Bounds (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classtests_1_1unittest__modbus_1_1_test_slave_blocks_a193c5ee63b6f3effbc1d6480e92e33ef}
\begin{DoxyVerb}change the value of a register out of a block and check that error are raised\end{DoxyVerb}
 

Definition at line 276 of file unittest\+\_\+modbus.\+py.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
module\+Scripts/\+R\+T\+Uscripts/protolibs/modbus-\/tk.\+hg/tests/{\bf unittest\+\_\+modbus.\+py}\end{DoxyCompactItemize}
