{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582930363487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582930363488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 16:52:43 2020 " "Processing started: Fri Feb 28 16:52:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582930363488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930363488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picorv32_fast_serial -c picorv32_fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32_fast_serial -c picorv32_fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930363488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582930363694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582930363694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(331)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(402)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1116)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370814 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1246)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1246)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1263)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1263)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1309)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1456) " "Verilog HDL warning at picorv32.v(1456): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1456 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1486) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1486)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1486 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1486) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1486)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1486 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1498) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1498)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1498 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1582) " "Verilog HDL warning at picorv32.v(1582): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1584) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1584)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1584 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1628) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1628)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1628 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1628) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1628)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1628 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1736) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1736)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1736 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1767) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1767)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1767 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1837) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1837)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1837) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1837)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1837 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1845) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1845)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1845 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1845) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1845)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1845 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1860) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1860)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1860 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1860) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1860)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1860 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1885) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1885)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1885 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1885) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1885)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1885 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32/picorv32.v(1902) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32/picorv32.v(1902)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1902 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32/picorv32.v(1902) " "Unrecognized synthesis attribute \"full_case\" at picorv32/picorv32.v(1902)" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1902 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1968) " "Verilog HDL warning at picorv32.v(1968): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1968 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582930370816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2461) " "Verilog HDL warning at picorv32.v(2461): extended using \"x\" or \"z\"" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582930370817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file picorv32/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32/picorv32.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32/picorv32.v" 2809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon " "Found entity 1: picorv32_soc_avalon" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_irq_mapper " "Found entity 1: picorv32_soc_avalon_irq_mapper" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0 " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_rsp_mux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_rsp_mux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370826 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_rsp_demux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_rsp_demux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_cmd_mux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_cmd_mux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_cmd_demux " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_cmd_demux" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370829 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel picorv32_soc_avalon_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930370831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel picorv32_soc_avalon_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930370832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370832 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_soc_avalon_mm_interconnect_0_router_001 " "Found entity 2: picorv32_soc_avalon_mm_interconnect_0_router_001" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel picorv32_soc_avalon_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930370832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel picorv32_soc_avalon_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at picorv32_soc_avalon_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582930370832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_mm_interconnect_0_router_default_decode " "Found entity 1: picorv32_soc_avalon_mm_interconnect_0_router_default_decode" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370833 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_soc_avalon_mm_interconnect_0_router " "Found entity 2: picorv32_soc_avalon_mm_interconnect_0_router" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_avalon " "Found entity 1: picorv32_avalon" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "picorv32_soc_avalon/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_fpga_rom " "Found entity 1: picorv32_soc_avalon_fpga_rom" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc_avalon_fpga_ram " "Found entity 1: picorv32_soc_avalon_fpga_ram" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370841 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 picorv32_fast_serial.v(18) " "Verilog HDL Expression warning at picorv32_fast_serial.v(18): truncated literal to match 4 bits" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1582930370841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_fast_serial " "Found entity 1: picorv32_fast_serial" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12M.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12M.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M " "Found entity 1: PLL12M" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_soc " "Found entity 1: picorv32_soc" {  } { { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picorv32_fast_serial " "Elaborating entity \"picorv32_fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582930370903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_pll picorv32_fast_serial.v(8) " "Verilog HDL or VHDL warning at picorv32_fast_serial.v(8): object \"reset_pll\" assigned a value but never read" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582930370905 "|picorv32_fast_serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 picorv32_fast_serial.v(32) " "Verilog HDL assignment warning at picorv32_fast_serial.v(32): truncated value with size 32 to match size of target (16)" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582930370905 "|picorv32_fast_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M PLL12M:PLL12M_inst " "Elaborating entity \"PLL12M\" for hierarchy \"PLL12M:PLL12M_inst\"" {  } { { "picorv32_fast_serial.v" "PLL12M_inst" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "altpll_component" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12M:PLL12M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 133 " "Parameter \"clk1_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 3759 " "Parameter \"clk1_phase_shift\" = \"3759\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930370947 ""}  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582930370947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12M_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M_altpll " "Found entity 1: PLL12M_altpll" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/PLL12M_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930370975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930370975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M_altpll PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated " "Elaborating entity \"PLL12M_altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc picorv32_soc:soc " "Elaborating entity \"picorv32_soc\" for hierarchy \"picorv32_soc:soc\"" {  } { { "picorv32_fast_serial.v" "soc" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon picorv32_soc:soc\|picorv32_soc_avalon:soc " "Elaborating entity \"picorv32_soc_avalon\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\"" {  } { { "picorv32_soc.v" "soc" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_fpga_ram picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram " "Elaborating entity \"picorv32_soc_avalon_fpga_ram\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "fpga_ram" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930370988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "the_altsyncram" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371030 ""}  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582930371030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9d1 " "Found entity 1: altsyncram_v9d1" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930371057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930371057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9d1 picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated " "Elaborating entity \"altsyncram_v9d1\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_fpga_rom picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom " "Elaborating entity \"picorv32_soc_avalon_fpga_rom\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "fpga_rom" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "the_altsyncram" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file picorv32_rom.hex " "Parameter \"init_file\" = \"picorv32_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582930371092 ""}  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582930371092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btf1 " "Found entity 1: altsyncram_btf1" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582930371121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930371121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btf1 picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated " "Elaborating entity \"altsyncram_btf1\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371121 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_rom.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_rom.hex -- setting all initial values to 0" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1582930371126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_gpio picorv32_soc:soc\|picorv32_soc_avalon:soc\|led_gpio:led_gpio_0 " "Elaborating entity \"led_gpio\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|led_gpio:led_gpio_0\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "led_gpio_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s0_readdata led_gpio.v(15) " "Output port \"avs_s0_readdata\" at led_gpio.v(15) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/led_gpio.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371141 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|led_gpio:led_gpio_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s0_readdatavalid led_gpio.v(16) " "Output port \"avs_s0_readdatavalid\" at led_gpio.v(16) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/led_gpio.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371141 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|led_gpio:led_gpio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_avalon picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_avalon:picorv32_avalon_0 " "Elaborating entity \"picorv32_avalon\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_avalon:picorv32_avalon_0\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "picorv32_avalon_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_address picorv32_avalon.v(15) " "Output port \"avm_m0_address\" at picorv32_avalon.v(15) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371144 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_avalon:picorv32_avalon_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_writedata picorv32_avalon.v(21) " "Output port \"avm_m0_writedata\" at picorv32_avalon.v(21) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371144 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_avalon:picorv32_avalon_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_byteenable picorv32_avalon.v(22) " "Output port \"avm_m0_byteenable\" at picorv32_avalon.v(22) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371144 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_avalon:picorv32_avalon_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_read picorv32_avalon.v(16) " "Output port \"avm_m0_read\" at picorv32_avalon.v(16) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371144 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_avalon:picorv32_avalon_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_write picorv32_avalon.v(20) " "Output port \"avm_m0_write\" at picorv32_avalon.v(20) has no driver" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_avalon.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582930371144 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_avalon:picorv32_avalon_0"}
{ "Warning" "WSGN_EMPTY_SHELL" "picorv32_avalon " "Entity \"picorv32_avalon\" contains only dangling pins" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "picorv32_avalon_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 104 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1582930371145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0 picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "mm_interconnect_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:picorv32_avalon_0_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:picorv32_avalon_0_avm_m0_translator\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "picorv32_avalon_0_avm_m0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_0_avs_s0_translator\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "led_gpio_0_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_ram_s1_translator\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "fpga_ram_s1_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:picorv32_avalon_0_avm_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:picorv32_avalon_0_avm_m0_agent\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "picorv32_avalon_0_avm_m0_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_0_avs_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_0_avs_s0_agent\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "led_gpio_0_avs_s0_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_0_avs_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_0_avs_s0_agent_rsp_fifo\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "led_gpio_0_avs_s0_agent_rsp_fifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_router picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router:router " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_router\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router:router\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "router" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_router_default_decode picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router:router\|picorv32_soc_avalon_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_router_default_decode\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router:router\|picorv32_soc_avalon_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_router_001 picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_router_001\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router_001:router_001\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "router_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router_001:router_001\|picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_router_001:router_001\|picorv32_soc_avalon_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:picorv32_avalon_0_avm_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:picorv32_avalon_0_avm_m0_limiter\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "picorv32_avalon_0_avm_m0_limiter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_cmd_demux picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_cmd_demux\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "cmd_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_cmd_mux picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_cmd_mux\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "cmd_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_rsp_demux picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_rsp_demux\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "rsp_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_rsp_mux picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_rsp_mux\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "rsp_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0 picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_mm_interconnect_0:mm_interconnect_0\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_soc_avalon_irq_mapper picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_irq_mapper:irq_mapper " "Elaborating entity \"picorv32_soc_avalon_irq_mapper\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_irq_mapper:irq_mapper\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "irq_mapper" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller\"" {  } { { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "rst_controller" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930371385 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[0\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[1\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[2\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[3\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[4\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[5\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[6\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[7\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[8\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[9\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[10\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[11\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[12\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[13\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[14\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[15\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[16\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[17\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[18\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[19\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[20\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[21\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[22\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[23\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[24\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[25\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[26\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[27\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[28\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[29\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[30\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[31\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_rom:fpga_rom\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_btf1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_btf1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_rom.v" 71 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 75 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_rom:fpga_rom|altsyncram:the_altsyncram|altsyncram_btf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[0\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[1\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[2\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[3\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[4\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[5\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[6\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[7\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[8\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[9\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[10\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[11\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[12\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[13\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[14\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[15\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[16\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[17\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[18\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[19\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[20\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[21\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[22\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[23\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[24\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[25\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[26\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[27\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[28\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[29\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[30\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[31\] " "Synthesized away node \"picorv32_soc:soc\|picorv32_soc_avalon:soc\|picorv32_soc_avalon_fpga_ram:fpga_ram\|altsyncram:the_altsyncram\|altsyncram_v9d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_v9d1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/altsyncram_v9d1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/submodules/picorv32_soc_avalon_fpga_ram.v" 66 0 0 } } { "picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc_avalon/synthesis/picorv32_soc_avalon.v" 60 0 0 } } { "picorv32_soc.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_soc.v" 16 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371744 "|picorv32_fast_serial|picorv32_soc:soc|picorv32_soc_avalon:soc|picorv32_soc_avalon_fpga_ram:fpga_ram|altsyncram:the_altsyncram|altsyncram_v9d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582930371744 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582930371744 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/db/PLL12M_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/PLL12M.v" 108 0 0 } } { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930371885 "|picorv32_fast_serial|PLL12M:PLL12M_inst|altpll:altpll_component|PLL12M_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582930371885 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582930371885 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582930372054 "|picorv32_fast_serial|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582930372054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582930372056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/output_files/picorv32_fast_serial.map.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/output_files/picorv32_fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930372102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582930372897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582930372897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK12M " "No output dependent on input pin \"CLK12M\"" {  } { { "picorv32_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/picorv32_fast_serial/picorv32_fast_serial.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582930372923 "|picorv32_fast_serial|CLK12M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582930372923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582930372924 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582930372924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582930372924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582930372939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 16:52:52 2020 " "Processing ended: Fri Feb 28 16:52:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582930372939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582930372939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582930372939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582930372939 ""}
