# pySystemVerilogModel

An abstract language model of SystemVerilog (incl. Verilog) written in Python.

## Main Goals
This package provides a unified abstract language model for SystemVerilog (incl.
Verilog). Projects reading from source files can derive own classes and implement
additional logic to create a concrete language model for their tools.

Projects consuming pre-processed VHDL data (parsed, analyzed or elaborated) can
build higher level features and services on such a model, while supporting multiple
frontends.


## Use Cases
**pySystemVerilogModel Generators**
* TBD

**pySystemVerilogModel Consumers**
* TBD


## Examples
### List all Modules with Parameters and Ports
* TBD




## Contributors
* [Patrick Lehmann](https://github.com/Paebbels) (Maintainer)
* [Unai Martinez-Corral](https://github.com/umarcor)
* [and more...](https://github.com/VHDL/pySystemVerilogModel/graphs/contributors)


## License

This Python package (source code) licensed under [Apache License 2.0](LICENSE.md).  
The accompanying documentation is licensed under [Creative Commons - Attribution 4.0 (CC-BY 4.0)](doc/Doc-License.rst).

-------------------------
SPDX-License-Identifier: Apache-2.0
