/*
*
* Copyright (c) 2008-2017 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/



/**
 *  @Component:   MIPI_STM
 *
 *  @Filename:    mipi_stm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __MIPI_STM_CRED_H
#define __MIPI_STM_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance I_MIPI_STM of component MIPI_STM mapped in NETRA at address 0x4B161000
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component MIPI_STM
 *
 */


/*
 *  List of bundle arrays for component MIPI_STM
 *
 */

/*
 *  List of bundles for component MIPI_STM
 *
 */


/*
 * List of registers for component MIPI_STM
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION
 *
 * @BRIEF        IP Revision Identifier 
 *               This allows a PID showing X.Y.R in silicon to relate the RTL 
 *               release with a (close-to-correct) spec version X.Y.S. 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION                             0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG                            0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS                            0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0                             0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL1
 *
 * @BRIEF        SW Masters Control register 1 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL1                             0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL2
 *
 * @BRIEF        SW Masters Control register 2 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL2                             0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL3
 *
 * @BRIEF        SW Masters Control Register 3 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL3                             0x30ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL4
 *
 * @BRIEF        SW Masters Control Register 4 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL4                             0x34ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_HWMCTRL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_HWMCTRL                              0x38ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG
 *
 * @BRIEF        PTI Bus Configuration Register 
 *               Division factors are given with respect to PTI input clock  
 *               Write to PTI_CONFIG requires ownership. PTI_CONFIG ownership 
 *               is defined from STM_SWMCTRL 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG                               0x3Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_COUNTD
 *
 * @BRIEF        PTI Count Down Register. 
 *               Write to PTI_COUNTD requires ownership. PTI_COUNTD ownership 
 *               is defined from STM_SWMCTRL 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_COUNTD                               0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG
 *
 * @BRIEF        ATB configuration register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG                               0x44ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER
 *
 * @BRIEF        STP Message Header Pointer 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER                              0x48ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_ID
 *
 * @BRIEF        ATB ID Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_ID                                   0x4Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL
 *
 * @BRIEF        STM Test Control Register. 
 *               Write to STM_TESTCTRL requires ownership. STM_TESTCTRL 
 *               ownership is defined from STM_SWMCTRL0 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL                             0x50ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_CTRL
 *
 * @BRIEF        Integration Mode Control Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_CTRL                                 0xF00ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT
 *
 * @BRIEF        Integration Output Register 
 *               This register allows the software to set any one of the 
 *               output terminal to a high when the ITM signal is high. This 
 *               register can be used to establish integration connectivity 
 *               and topology. 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT                               0xF04ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_INPUT
 *
 * @BRIEF        Integration Input Register 
 *               This register allows the software to read any of the input 
 *               terminals when the ITM signal is high. This register can be 
 *               used to establish integration connectivity and topology. 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_INPUT                                0xF08ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_SET
 *
 * @BRIEF        The Claim Tag Set register is included for CoreSight 
 *               compliance. Normally the lower 4 bits are used for claiming 
 *               and releasing debug components, but STM implements a more 
 *               sophisticated Claim mechanism. These bits can be used for 
 *               software semaphores to help manage the debug resources, 
 *               although the claim and enable mechanism of the STM resources 
 *               must still be used. Writing a 1 to one of the set bits will 
 *               cause the corresponding bit in the Claim Tag Value word to 
 *               go high 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_SET                            0xFA0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_CLR
 *
 * @BRIEF        These bits can be used for software semaphores to help 
 *               manage the debug resources. Writing a 1 to one of the clear 
 *               bits will cause the corresponding bit in the Claim Tag Value 
 *               word to go low. Reading this register returns the Claim Tag 
 *               Value. 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_CLR                            0xFA4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_ACCESS
 *
 * @BRIEF        Lock Acess Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_ACCESS                              0xFB0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS
 *
 * @BRIEF        Lock Status Register 
 *               The Lock Access and Lock status registers provide a 
 *               mechanism for blocking write access to the STM registers 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS                              0xFB4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__AUTH_STATUS
 *
 * @BRIEF        Authentication Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__AUTH_STATUS                              0xFB8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_ID
 *
 * @BRIEF        The Device ID register is capability register and is 
 *               implementation defined according to the CoreSight 
 *               specification 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_ID                                0xFC8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_TYPE
 *
 * @BRIEF        Device Type Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_TYPE                              0xFCCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID4
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID4                               0xFD0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID5
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID5                               0xFD4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID6
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID6                               0xFD8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID7
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID7                               0xFDCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID0
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID0                               0xFE0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID1
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID1                               0xFE4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID2
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID2                               0xFE8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID3
 *
 * @BRIEF        Peripheral Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID3                               0xFECul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID0
 *
 * @BRIEF        Component Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID0                            0xFF0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID1
 *
 * @BRIEF        Component Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID1                            0xFF4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID2
 *
 * @BRIEF        Component Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID2                            0xFF8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID3
 *
 * @BRIEF        Component Identification Register 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID3                            0xFFCul


/*
 * List of register bitfields for component MIPI_STM
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old Scheme and current.  
 *               Spare bit to encode future schemes. 
 *               Highlander 0.8 value: 0b01 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__SCHEME                BITFIELD(31, 30)
#define MIPI_STM__STM_REVISION__SCHEME__POS           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence PID) should be assigned. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__FUNC                  BITFIELD(27, 16)
#define MIPI_STM__STM_REVISION__FUNC__POS             16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__RTL   
 *
 * @BRIEF        RTL Version.  
 *               R as described in PDR with additional 
 *               clarifications/definitions below.  Must be easily ECO-able 
 *               or controlled during fabrication.  Ideally through a top 
 *               level metal mask or e-fuse. This number is maintained/owned 
 *               by IP design owner - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__RTL                   BITFIELD(15, 11)
#define MIPI_STM__STM_REVISION__RTL__POS              11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__MAJOR   
 *
 * @BRIEF        Major Revision.   
 *               X as described in PDR with additional 
 *               clarifications/definitions below. This number is 
 *               owned/maintained by IP specification owner. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__MAJOR                 BITFIELD(10, 8)
#define MIPI_STM__STM_REVISION__MAJOR__POS            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device.  
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers.   
 *               0 if non-custom. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__CUSTOM                BITFIELD(7, 6)
#define MIPI_STM__STM_REVISION__CUSTOM__POS           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_REVISION__MINOR   
 *
 * @BRIEF        Minor Revision.   
 *               Y as described in PDR with additional 
 *               clarifications/definitions below.  
 *               This number is owned/maintained by IP specification owner. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_REVISION__MINOR                 BITFIELD(5, 0)
#define MIPI_STM__STM_REVISION__MINOR__POS            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Set this bit to 1 to trigger STM module reset. 
 *               The bit is automatically reset by hardware. During reads it 
 *               always returns 0. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__SOFTRESET            BITFIELD(1, 1)
#define MIPI_STM__STM_SYSCONFIG__SOFTRESET__POS       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE   
 *
 * @BRIEF        Internal OCP gating strategy - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE          BITFIELD(0, 0)
#define MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__FIFOEMPTY   
 *
 * @BRIEF        STM FIFO Empty indication - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__FIFOEMPTY            BITFIELD(8, 8)
#define MIPI_STM__STM_SYSSTATUS__FIFOEMPTY__POS       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal Module reset monitoring - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__RESETDONE            BITFIELD(0, 0)
#define MIPI_STM__STM_SYSSTATUS__RESETDONE__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__OWNERSHIP   
 *
 * @BRIEF        Read to get current ownership status.  The claim status 
 *               encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved) 
 *               Send command to modify ownership state. 
 *               A successful command would cause these bit values to reflect 
 *               the new state - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP             BITFIELD(31, 30)
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP__POS        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE   
 *
 * @BRIEF        Reading from the DebuggerOverride bit returns a 1 
 *               This qualifier bit is used with the debugger's CLAIM 
 *               request. 
 *               The DebuggerOverride bit shall not be latched 
 *               When written with DebuggerOverride=1, a CLAIM request by the 
 *               debugger shall be granted regardless of current ownership 
 *               status of the unit. 
 *               When written with DebuggerOverride=0, the CLAIM request 
 *               shall be granted only if the unit is available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE      BITFIELD(29, 29)
#define MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE__POS 29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__CURRENTOWNER   
 *
 * @BRIEF        This value reflects the STM ownership when the register is 
 *               in a non-Available state. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__CURRENTOWNER          BITFIELD(28, 28)
#define MIPI_STM__STM_SWMCTRL0__CURRENTOWNER__POS     28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN   
 *
 * @BRIEF        Software Master Trace Enable selection - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN       BITFIELD(16, 16)
#define MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN__POS  16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER1EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER1EN            BITFIELD(15, 15)
#define MIPI_STM__STM_SWMCTRL0__TRIGGER1EN__POS       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER0EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER0EN            BITFIELD(14, 14)
#define MIPI_STM__STM_SWMCTRL0__TRIGGER0EN__POS       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL1__SWMASTERID3   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[7] = 0 and 
 *               MReqMstID[6:0] matches SWMasterID3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID3           BITFIELD(30, 24)
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID3__POS      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL1__SWMASTERID2   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[7] = 0 and 
 *               MReqMstID[6:0] matches SWMasterID2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID2           BITFIELD(22, 16)
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID2__POS      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL1__SWMASTERID1   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[7] = 0 and 
 *               MReqMstID[6:0] matches SWMasterID1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID1           BITFIELD(14, 8)
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID1__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL1__SWMASTERID0   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[7] = 0 and 
 *               MReqMstID[6:0] matches SWMasterID0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID0           BITFIELD(6, 0)
#define MIPI_STM__STM_SWMCTRL1__SWMASTERID0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL2__COREIDMASK3   
 *
 * @BRIEF        MReqMstID[1:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID3 processes - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK3           BITFIELD(25, 24)
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK3__POS      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL2__COREIDMASK2   
 *
 * @BRIEF        MReqMstID[1:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID2 processes - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK2           BITFIELD(17, 16)
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK2__POS      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL2__COREIDMASK1   
 *
 * @BRIEF        MReqMstID[1:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID1 processes - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK1           BITFIELD(9, 8)
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK1__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL2__COREIDMASK0   
 *
 * @BRIEF        MReqMstID[1:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID0 processes - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK0           BITFIELD(1, 0)
#define MIPI_STM__STM_SWMCTRL2__COREIDMASK0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL3__SWDOMAINID3   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[6:0] matches 
 *               SWMasterID3 and MReqDomain[2:0] matches SWDomainID3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID3           BITFIELD(26, 24)
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID3__POS      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL3__SWDOMAINID2   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[6:0] matches 
 *               SWMasterID2 and MReqDomain[2:0] matches SWDomainID2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID2           BITFIELD(18, 16)
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID2__POS      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL3__SWDOMAINID1   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[6:0] matches 
 *               SWMasterID1 and MReqDomain[2:0] matches SWDomainID1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID1           BITFIELD(10, 8)
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID1__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL3__SWDOMAINID0   
 *
 * @BRIEF        Software master trace enabled when MReqMstID[6:0] matches 
 *               SWMasterID0 and MReqDomain[2:0] matches SWDomainID0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID0           BITFIELD(2, 0)
#define MIPI_STM__STM_SWMCTRL3__SWDOMAINID0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL4__DOMAINMASK3   
 *
 * @BRIEF        MReqDomain[2:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID3 domains - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK3           BITFIELD(26, 24)
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK3__POS      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL4__DOMAINMASK2   
 *
 * @BRIEF        MReqDomain[2:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID2 domains - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK2           BITFIELD(18, 16)
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK2__POS      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL4__DOMAINMASK1   
 *
 * @BRIEF        MReqDomain[2:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID1 domains - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK1           BITFIELD(10, 8)
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK1__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL4__DOMAINMASK0   
 *
 * @BRIEF        MReqDomain[2:0] mask. Shall be set when the user wants to 
 *               trace all SWMasterID0 domains - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK0           BITFIELD(2, 0)
#define MIPI_STM__STM_SWMCTRL4__DOMAINMASK0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_HWMCTRL__HWMASTERID3   
 *
 * @BRIEF        Hardware master trace enabled when  MRqMstID[7] = 1 and 
 *               MReqMstID[6:2] matches HWMasterID3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_HWMCTRL__HWMASTERID3            BITFIELD(30, 26)
#define MIPI_STM__STM_HWMCTRL__HWMASTERID3__POS       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_HWMCTRL__HWMASTERID2   
 *
 * @BRIEF        Hardware master trace enabled when  MRqMstID[7] = 1 and 
 *               MReqMstID[6:2] matches HWMasterID2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_HWMCTRL__HWMASTERID2            BITFIELD(22, 18)
#define MIPI_STM__STM_HWMCTRL__HWMASTERID2__POS       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_HWMCTRL__HWMASTERID1   
 *
 * @BRIEF        Hardware master trace enabled when  MRqMstID[7] = 1 and 
 *               MReqMstID[6:2] matches HWMasterID1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_HWMCTRL__HWMASTERID1            BITFIELD(14, 10)
#define MIPI_STM__STM_HWMCTRL__HWMASTERID1__POS       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_HWMCTRL__HWMASTERID0   
 *
 * @BRIEF        Hardware master trace enabled when MRqMstID[7] = 1 and 
 *               MReqMstID[6:2] matches HWMasterID0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_HWMCTRL__HWMASTERID0            BITFIELD(6, 2)
#define MIPI_STM__STM_HWMCTRL__HWMASTERID0__POS       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIENABLE   
 *
 * @BRIEF        PTI Output Enable bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIENABLE               BITFIELD(8, 8)
#define MIPI_STM__PTI_CONFIG__PTIENABLE__POS          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTICLKGATING   
 *
 * @BRIEF        PTI Clock Gating Enable bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTICLKGATING            BITFIELD(7, 7)
#define MIPI_STM__PTI_CONFIG__PTICLKGATING__POS       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIAUTOIDLE   
 *
 * @BRIEF        PTI Auto Idle Enable bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIAUTOIDLE             BITFIELD(6, 6)
#define MIPI_STM__PTI_CONFIG__PTIAUTOIDLE__POS        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTISIZE   
 *
 * @BRIEF        PTI Data Bus Size - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTISIZE                 BITFIELD(5, 4)
#define MIPI_STM__PTI_CONFIG__PTISIZE__POS            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__SINGLEEDGE   
 *
 * @BRIEF        Clock edge selection - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__SINGLEEDGE              BITFIELD(3, 3)
#define MIPI_STM__PTI_CONFIG__SINGLEEDGE__POS         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_COUNTD__NULLCOUNT_RW   
 *
 * @BRIEF        Number of NULL messages to be emitted after last DATA. Once 
 *               count down value reaches zero, the next instrumentation 
 *               access will trig a MASTER message regardless of previous 
 *               access master and channel. 
 *               NullCount [2:0] field is static and set to 100. Programming 
 *               that field has no effect. 
 *               NullCount has a minimum programming value of 4 and can be 
 *               programmed by step of 8 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_COUNTD__NULLCOUNT_RW            BITFIELD(7, 3)
#define MIPI_STM__PTI_COUNTD__NULLCOUNT_RW__POS       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_COUNTD__NULLCOUNT_RO   
 *
 * @BRIEF        NULLCOUNT Read Only part - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_COUNTD__NULLCOUNT_RO            BITFIELD(2, 0)
#define MIPI_STM__PTI_COUNTD__NULLCOUNT_RO__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__ATBENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__ATBENABLE               BITFIELD(16, 16)
#define MIPI_STM__ATB_CONFIG__ATBENABLE__POS          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__SWCHREPEAT   
 *
 * @BRIEF        0x0 Software channel is not repeated 
 *               0xn C8 message is repeated after 8 x n instrumentation 
 *               accesses from same software master channel - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__SWCHREPEAT              BITFIELD(15, 12)
#define MIPI_STM__ATB_CONFIG__SWCHREPEAT__POS         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__MASTREPEAT   
 *
 * @BRIEF        0x0 MASTER message is not repeated 
 *               0xn MASTER message is repeated after 8 x n instrumentation 
 *               accesses from same master - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__MASTREPEAT              BITFIELD(11, 8)
#define MIPI_STM__ATB_CONFIG__MASTREPEAT__POS         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK   
 *
 * @BRIEF        Local Time Stamp reference clock divide factor - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK               BITFIELD(2, 0)
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1S   
 *
 * @BRIEF        HEADPresent1 latched upon ATB flush acknowledge - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1S          BITFIELD(23, 23)
#define MIPI_STM__ATB_POINTER__HEADPRESENT1S__POS     23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPOINTER1S   
 *
 * @BRIEF        HEADPointer1 latched upon ATB flush acknowledge - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPOINTER1S          BITFIELD(22, 20)
#define MIPI_STM__ATB_POINTER__HEADPOINTER1S__POS     20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0S   
 *
 * @BRIEF        HEADPresent0 latched upon ATB flush acknowledge - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0S          BITFIELD(19, 19)
#define MIPI_STM__ATB_POINTER__HEADPRESENT0S__POS     19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPOINTER0S   
 *
 * @BRIEF        HEADPointer0 latched upon ATB flush acknowledge - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPOINTER0S          BITFIELD(18, 16)
#define MIPI_STM__ATB_POINTER__HEADPOINTER0S__POS     16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1   
 *
 * @BRIEF        The (last -1) 32-bit ATB word stored in ETB, header present 
 *               indication. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1           BITFIELD(7, 7)
#define MIPI_STM__ATB_POINTER__HEADPRESENT1__POS      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPOINTER1   
 *
 * @BRIEF        Pointer indicating the nibble storing a low level STP 
 *               message header within the (last-1) 32-bit ATB word stored in 
 *               ETB. If the word includes several STP headers the pointer 
 *               shall indicate the header closest to MSB. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPOINTER1           BITFIELD(6, 4)
#define MIPI_STM__ATB_POINTER__HEADPOINTER1__POS      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0   
 *
 * @BRIEF        The last 32-bit ATB word stored in ETB, header present 
 *               indication. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0           BITFIELD(3, 3)
#define MIPI_STM__ATB_POINTER__HEADPRESENT0__POS      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPOINTER0   
 *
 * @BRIEF        Pointer indicating the nibble storing a low level STP 
 *               message header within the last 32-bit ATB word stored in 
 *               ETB. If the word includes several STP headers the pointer 
 *               shall indicate the header closest to MSB. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPOINTER0           BITFIELD(2, 0)
#define MIPI_STM__ATB_POINTER__HEADPOINTER0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_ID__ATBID   
 *
 * @BRIEF        STM ATB Master Port ID initialized from STM module 
 *               integration Tie-off. The debugger software shall have the 
 *               flexibility to update the ATB ID. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_ID__ATBID                       BITFIELD(6, 0)
#define MIPI_STM__ATB_ID__ATBID__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL   
 *
 * @BRIEF        Simple Pattern Selection Field - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL      BITFIELD(3, 3)
#define MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL__POS 3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL   
 *
 * @BRIEF        Test Pattern Selection Field - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL        BITFIELD(2, 1)
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__POS   1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTMODE   
 *
 * @BRIEF        Test Mode Enable bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTMODE              BITFIELD(0, 0)
#define MIPI_STM__STM_TESTCTRL__TESTMODE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_CTRL__ITM   
 *
 * @BRIEF        Integration Mode Enable bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_CTRL__ITM                       BITFIELD(0, 0)
#define MIPI_STM__ITM_CTRL__ITM__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT__NUMOUTPUTS   
 *
 * @BRIEF        This field shall indicate the number of output terminals on 
 *               the component - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT__NUMOUTPUTS              BITFIELD(27, 16)
#define MIPI_STM__ITM_OUTPUT__NUMOUTPUTS__POS         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT__INTEGEN   
 *
 * @BRIEF        Integration Enable Control - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT__INTEGEN                 BITFIELD(12, 12)
#define MIPI_STM__ITM_OUTPUT__INTEGEN__POS            12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT__OUTBITSELECT   
 *
 * @BRIEF        This field shall selects the output bit to set high - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT__OUTBITSELECT            BITFIELD(11, 0)
#define MIPI_STM__ITM_OUTPUT__OUTBITSELECT__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_INPUT__NUMINPUTS   
 *
 * @BRIEF        This field shall indicate the number of input terminals on 
 *               the component. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_INPUT__NUMINPUTS                BITFIELD(27, 16)
#define MIPI_STM__ITM_INPUT__NUMINPUTS__POS           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_INPUT__VALUE   
 *
 * @BRIEF        This bit shall return the value of the selected input 
 *               terminal - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_INPUT__VALUE                    BITFIELD(12, 12)
#define MIPI_STM__ITM_INPUT__VALUE__POS               12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_INPUT__INBITSELECT   
 *
 * @BRIEF        This field shall select the input bit to read. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_INPUT__INBITSELECT              BITFIELD(11, 0)
#define MIPI_STM__ITM_INPUT__INBITSELECT__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET    BITFIELD(0, 0)
#define MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR BITFIELD(0, 0)
#define MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_ACCESS__LOCKACCESSVALUE   
 *
 * @BRIEF        Lock/Unlock Key. 
 *               When written with a value of 0xC5ACCE55, application writes 
 *               to the other registers within STM are enabled. Any other 
 *               value shall inhibit application writes (write to Lock Access 
 *               Register is always enabled). Inhibited application writes 
 *               shall return an error response. Debugger accesses 
 *               (PIMREQDEBUG = 1) are not affected by the Lock Access 
 *               Register. This register is reset to zero (locked) when POR 
 *               occurs. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_ACCESS__LOCKACCESSVALUE        BITFIELD(31, 0)
#define MIPI_STM__LOCK_ACCESS__LOCKACCESSVALUE__POS   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCK8BIT   
 *
 * @BRIEF        8bit or 32bit lock mechanism present - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCK8BIT               BITFIELD(2, 2)
#define MIPI_STM__LOCK_STATUS__LOCK8BIT__POS          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKSTATUS   
 *
 * @BRIEF        Lock Status Indication - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKSTATUS             BITFIELD(1, 1)
#define MIPI_STM__LOCK_STATUS__LOCKSTATUS__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED   
 *
 * @BRIEF        Indicates a locking mechanism exists or not - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED        BITFIELD(0, 0)
#define MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED__POS   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__AUTH_STATUS__SECURENONINVASIVEDEBUGSTATUS   
 *
 * @BRIEF        The Secure Non-Invasive Debug Status shall return 00 
 *               (functionality not implemented) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__AUTH_STATUS__SECURENONINVASIVEDEBUGSTATUS BITFIELD(7, 6)
#define MIPI_STM__AUTH_STATUS__SECURENONINVASIVEDEBUGSTATUS__POS 6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__AUTH_STATUS__SECUREINVASIVEDEBUGSTATUS   
 *
 * @BRIEF        The Secure Invasive Debug Status shall return 00. 
 *               (functionality not implemented) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__AUTH_STATUS__SECUREINVASIVEDEBUGSTATUS BITFIELD(5, 4)
#define MIPI_STM__AUTH_STATUS__SECUREINVASIVEDEBUGSTATUS__POS 4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__AUTH_STATUS__NONSECURENONINVASIVEDEBUGSTATUS   
 *
 * @BRIEF        The Non-Secure Non-Invasive Debug Status shall return 00 
 *               (functionality not implemented) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__AUTH_STATUS__NONSECURENONINVASIVEDEBUGSTATUS BITFIELD(3, 2)
#define MIPI_STM__AUTH_STATUS__NONSECURENONINVASIVEDEBUGSTATUS__POS 2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__AUTH_STATUS__NONSECUREINVASIVEDEBUGSTATUS   
 *
 * @BRIEF        The Non-Secure Invasive Debug Status shall return 
 *               00.(functionality not implemented) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__AUTH_STATUS__NONSECUREINVASIVEDEBUGSTATUS BITFIELD(1, 0)
#define MIPI_STM__AUTH_STATUS__NONSECUREINVASIVEDEBUGSTATUS__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_ID__TIMESTAMP   
 *
 * @BRIEF        Time Stamping feature Presence Indication - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_ID__TIMESTAMP                BITFIELD(8, 8)
#define MIPI_STM__DEVICE_ID__TIMESTAMP__POS           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_ID__STM_FIFODEPTH   
 *
 * @BRIEF        STM FIFO depth (Value of generic parametter) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_ID__STM_FIFODEPTH            BITFIELD(7, 0)
#define MIPI_STM__DEVICE_ID__STM_FIFODEPTH__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_TYPE__DEVICETYPE   
 *
 * @BRIEF        The device type shall return 0x63. Enables devices to be 
 *               identified as to their CoreSight Class - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_TYPE__DEVICETYPE             BITFIELD(7, 0)
#define MIPI_STM__DEVICE_TYPE__DEVICETYPE__POS        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID4__COUNT4KB   
 *
 * @BRIEF        4KB Count - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID4__COUNT4KB                BITFIELD(7, 4)
#define MIPI_STM__PERIPH_ID4__COUNT4KB__POS           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID4__JEP106CONTINUATIONCODE   
 *
 * @BRIEF        JEP106 Continuation Code - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID4__JEP106CONTINUATIONCODE  BITFIELD(3, 0)
#define MIPI_STM__PERIPH_ID4__JEP106CONTINUATIONCODE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID5__RESERVED0   
 *
 * @BRIEF        Reserved for future use - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID5__RESERVED0               BITFIELD(7, 0)
#define MIPI_STM__PERIPH_ID5__RESERVED0__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID6__RESERVED1   
 *
 * @BRIEF        Reserved for future use - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID6__RESERVED1               BITFIELD(7, 0)
#define MIPI_STM__PERIPH_ID6__RESERVED1__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID7__RESERVED2   
 *
 * @BRIEF        Reserved for future use - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID7__RESERVED2               BITFIELD(7, 0)
#define MIPI_STM__PERIPH_ID7__RESERVED2__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID0__PARTNUMBER0   
 *
 * @BRIEF        Part Number 0 (Middle and Lower BCD value of Device Number) 
 *               - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID0__PARTNUMBER0             BITFIELD(7, 0)
#define MIPI_STM__PERIPH_ID0__PARTNUMBER0__POS        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID1__JEP106_LSB   
 *
 * @BRIEF        JEP106 identity code [3:0] - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID1__JEP106_LSB              BITFIELD(7, 4)
#define MIPI_STM__PERIPH_ID1__JEP106_LSB__POS         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID1__PARTNUMBER1   
 *
 * @BRIEF        Part Number 1 (Upper BCD value of Device Number) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID1__PARTNUMBER1             BITFIELD(3, 0)
#define MIPI_STM__PERIPH_ID1__PARTNUMBER1__POS        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID2__PERIPHERALREVISIONNUMBER   
 *
 * @BRIEF        Revision  Revision Number of Peripheral. 
 *               Major revision from OCP version register. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID2__PERIPHERALREVISIONNUMBER BITFIELD(7, 4)
#define MIPI_STM__PERIPH_ID2__PERIPHERALREVISIONNUMBER__POS 4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID2__JEDEC_USED   
 *
 * @BRIEF        Indicates that a JEDEC assigned value is used - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID2__JEDEC_USED              BITFIELD(3, 3)
#define MIPI_STM__PERIPH_ID2__JEDEC_USED__POS         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID2__JEP106_MSB   
 *
 * @BRIEF        JEP106 identity code [6:4] - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID2__JEP106_MSB              BITFIELD(2, 0)
#define MIPI_STM__PERIPH_ID2__JEP106_MSB__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID3__REVAND   
 *
 * @BRIEF        RevAnd (at top level) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID3__REVAND                  BITFIELD(7, 4)
#define MIPI_STM__PERIPH_ID3__REVAND__POS             4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PERIPH_ID3__CUSTOMERMODIFIED   
 *
 * @BRIEF        Customer Modified - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PERIPH_ID3__CUSTOMERMODIFIED        BITFIELD(3, 0)
#define MIPI_STM__PERIPH_ID3__CUSTOMERMODIFIED__POS   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID0__COMPONENTID0   
 *
 * @BRIEF        This register shall return Preamble value 0x0D - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID0__COMPONENTID0         BITFIELD(7, 0)
#define MIPI_STM__COMPONENT_ID0__COMPONENTID0__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID1__COMPONENTID1   
 *
 * @BRIEF        This register shall return Preamble value 0x90 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID1__COMPONENTID1         BITFIELD(7, 0)
#define MIPI_STM__COMPONENT_ID1__COMPONENTID1__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID2__COMPONENTID2   
 *
 * @BRIEF        This register shall return Preamble value 0x05 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID2__COMPONENTID2         BITFIELD(7, 0)
#define MIPI_STM__COMPONENT_ID2__COMPONENTID2__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__COMPONENT_ID3__COMPONENTID3   
 *
 * @BRIEF        This register shall return Preamble value 0xB1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__COMPONENT_ID3__COMPONENTID3         BITFIELD(7, 0)
#define MIPI_STM__COMPONENT_ID3__COMPONENTID3__POS    0


/*
 * List of register bitfields values for component MIPI_STM
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__SOFTRESET__NORMAL
 *
 * @BRIEF        Normal Mode (Read value) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__SOFTRESET__NORMAL    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        The STM module is reset - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__SOFTRESET__RESET     0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE__DISABLED
 *
 * @BRIEF        OCP clock is free-running - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE__DISABLED 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE__ENABLED
 *
 * @BRIEF        Automatic OCP clock gating strategy is applied 
 *               based on OCP interface activity - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSCONFIG__OCPAUTOIDLE__ENABLED 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__FIFOEMPTY__NOTEMPTY
 *
 * @BRIEF        STM FIFO not Empty (something to export) - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__FIFOEMPTY__NOTEMPTY  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__FIFOEMPTY__EMPTY
 *
 * @BRIEF        STM FIFO Empty 
 *               NULL message has been exported  
 *               PTI has been disabled - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__FIFOEMPTY__EMPTY     0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__RESETDONE__ONGOING
 *
 * @BRIEF        Internal module reset in on-going - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__RESETDONE__ONGOING   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SYSSTATUS__RESETDONE__COMPLETED
 *
 * @BRIEF        Reset completed - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SYSSTATUS__RESETDONE__COMPLETED 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL0
 *
 * @BRIEF        Read) Current state is Available; (Write) Write command is 
 *               Release. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL0       0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL1
 *
 * @BRIEF        (Read) Current state is Claimed; (Write) Write command is 
 *               Claim. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL1       0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL2
 *
 * @BRIEF        (Read) Current state is Enabled; (Write) Write command is 
 *               Enable. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL2       0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL3
 *
 * @BRIEF        Read) Current state is Reserved; (Write) Write command is 
 *               NOP. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__OWNERSHIP__VAL3       0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE__NORMAL
 *
 * @BRIEF        (Write) the CLAIM request shall be granted only if the unit 
 *               is available; (Read) no available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE__NORMAL 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE__OVERRIDE
 *
 * @BRIEF        (Write) a CLAIM request by the debugger shall be granted 
 *               regardless of current ownership status of the unit; (Read) 
 *               alwais - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGEROVERRIDE__OVERRIDE 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__CURRENTOWNER__DEBUGGER
 *
 * @BRIEF        Debugger owns resource. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__CURRENTOWNER__DEBUGGER 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__CURRENTOWNER__APPLICATION
 *
 * @BRIEF        Application owns resource. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__CURRENTOWNER__APPLICATION 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN__DISABLED
 *
 * @BRIEF        Software master access qualified by MReqDebug doesn't 
 *               generate STP message - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN__DISABLED 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN__ENABLED
 *
 * @BRIEF        Software master access qualified by MReqDebug generates STP 
 *               message - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__DEBUGGERTRACEEN__ENABLED 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER1EN__DISABLED
 *
 * @BRIEF        MIPI STM is not sensitive to the EMU1 trigger input line. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER1EN__DISABLED  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER1EN__ENABLED
 *
 * @BRIEF        Enables stop capturing software messages from external 
 *               trigger detection [EMU1 HIGH to LOW] - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER1EN__ENABLED   0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER0EN__DISABLED
 *
 * @BRIEF        MIPI STM is not sensitive to the EMU0 trigger input line - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER0EN__DISABLED  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_SWMCTRL0__TRIGGER0EN__ENABLED
 *
 * @BRIEF        Enables start capturing software messages from external 
 *               trigger detection [EMU0 HIGH to LOW] - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_SWMCTRL0__TRIGGER0EN__ENABLED   0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIENABLE__DISABLED
 *
 * @BRIEF        PTI  is disabled 
 *               Programming takes effect when FIFO is empty 
 *               PTI exports NULL to insure TRC_CLK low 
 *               A software action is required to get PTI back active - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIENABLE__DISABLED     0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIENABLE__ENABLED
 *
 * @BRIEF        PTI is enabled 
 *               Behavior depends on PTIAutoIdle setting - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIENABLE__ENABLED      0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTICLKGATING__DISABLED
 *
 * @BRIEF        Continuous mode enabled. 
 *               NULL messages are exported on each TRC_CLK edge whenever STM 
 *               FIFO is empty - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTICLKGATING__DISABLED  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTICLKGATING__ENABLED
 *
 * @BRIEF        TRC_CLK gating enabled.  
 *               Trace export stops with TRC_CLK low whenever STM FIFO is 
 *               empty and a programmable number of NULL messages have been 
 *               emitted. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTICLKGATING__ENABLED   0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIAUTOIDLE__DISABLED
 *
 * @BRIEF        PTI Auto Idle is disabled 
 *               PTI is kept active when FIFO is empty 
 *               PTI can only be disabled by software - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIAUTOIDLE__DISABLED   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTIAUTOIDLE__ENABLED
 *
 * @BRIEF        PTI Auto Idle is enabled. 
 *               PTI is active as soon as trace data is available from FIFO 
 *               PTI is disabled when FIFO is empty and PTI Count Down has 
 *               reached zero and TRC_CLK is low. 
 *               PTI exports NULL until PTI count down has reached zero and 
 *               TRC_CLK is low 
 *               PTI goes back active as soon trace data is - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTIAUTOIDLE__ENABLED    0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTISIZE__BIT1
 *
 * @BRIEF        1 bit PTI size - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTISIZE__BIT1           0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTISIZE__BIT2
 *
 * @BRIEF        2 bit PTI size - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTISIZE__BIT2           0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTISIZE__BIT4
 *
 * @BRIEF        4 bit PTI size - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTISIZE__BIT4           0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__PTISIZE__RES
 *
 * @BRIEF        Reserved  same behavior as 4-bit size - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__PTISIZE__RES            0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__SINGLEEDGE__DUALEDGE
 *
 * @BRIEF        Dual edge operating mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__SINGLEEDGE__DUALEDGE    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__PTI_CONFIG__SINGLEEDGE__SINGLEEDGE
 *
 * @BRIEF        Single edge operating mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__PTI_CONFIG__SINGLEEDGE__SINGLEEDGE  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__ATBENABLE__DISABLED
 *
 * @BRIEF        ATB interface is disabled 
 *               Local time stamp is disabled 
 *               MASTER / C8 refresh is disabled - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__ATBENABLE__DISABLED     0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__ATBENABLE__ENABLED
 *
 * @BRIEF        ATB interface is enabled 
 *               Local time stamp is enabled 
 *               MASTER / C8 refresh is enabled - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__ATBENABLE__ENABLED      0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV1
 *
 * @BRIEF        ATCLK - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV1         0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV2
 *
 * @BRIEF        ATCLK divided by 2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV2         0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV4
 *
 * @BRIEF        ATCLK divided by 4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV4         0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV8
 *
 * @BRIEF        ATCLK divided by 8 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV8         0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV16
 *
 * @BRIEF        ATCLK divided by 16 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV16        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV32
 *
 * @BRIEF        ATCLK divided by 32 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV32        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV64
 *
 * @BRIEF        ATCLK divided by 64 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV64        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV128
 *
 * @BRIEF        ATCLK divided by 128 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_CONFIG__LTSREFCLK__DIV128       0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1S__NOTPRESENT
 *
 * @BRIEF        The (last -1) 32-bit ATB word stored in ETB doesn't include 
 *               any STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1S__NOTPRESENT 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1S__PRESENT
 *
 * @BRIEF        The (last -1) 32-bit ATB word stored in ETB doesn't includes 
 *               at least a STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1S__PRESENT 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0S__NOTPRESENT
 *
 * @BRIEF        The last 32-bit ATB word stored in ETB doesn't include any 
 *               STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0S__NOTPRESENT 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0S__PRESENT
 *
 * @BRIEF        The last 32-bit ATB word stored in ETB doesn't includes at 
 *               least a STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0S__PRESENT 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1__NOTPRESENT
 *
 * @BRIEF        The (last -1) 32-bit ATB word stored in ETB doesn't include 
 *               any STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1__NOTPRESENT 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT1__PRESENT
 *
 * @BRIEF        The (last -1) 32-bit ATB word stored in ETB doesn't includes 
 *               at least a STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT1__PRESENT  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0__NOTPRESENT
 *
 * @BRIEF        The last 32-bit ATB word stored in ETB doesn't include any 
 *               STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0__NOTPRESENT 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ATB_POINTER__HEADPRESENT0__PRESENT
 *
 * @BRIEF        The last 32-bit ATB word stored in ETB doesn't includes at 
 *               least a STP message header - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ATB_POINTER__HEADPRESENT0__PRESENT  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL__PATTERNA
 *
 * @BRIEF        Simple pattern A - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL__PATTERNA 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL__PATTERNF
 *
 * @BRIEF        Simple pattern F - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__SIMPLEPATTERNSEL__PATTERNF 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL0
 *
 * @BRIEF        Simple  pattern - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL0  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL1
 *
 * @BRIEF        Walking ones pattern - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL1  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL2
 *
 * @BRIEF        mp generation (incremental counter) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL2  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL3
 *
 * @BRIEF        Pseudo random - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTPATTERNSEL__VAL3  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTMODE__TRACEMODE
 *
 * @BRIEF        STM parallel interface exports trace messages (trace mode) - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTMODE__TRACEMODE   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__STM_TESTCTRL__TESTMODE__TESTMODE
 *
 * @BRIEF        STM parallel interface exports selected test patterns (test 
 *               mode - calibration) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__STM_TESTCTRL__TESTMODE__TESTMODE    0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_CTRL__ITM__DISABLED
 *
 * @BRIEF        Functional Mode activated - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_CTRL__ITM__DISABLED             0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_CTRL__ITM__ENABLED
 *
 * @BRIEF        STM is in Integration Test Mode - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_CTRL__ITM__ENABLED              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT__INTEGEN__DISABLE
 *
 * @BRIEF        The integration output is set to 0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT__INTEGEN__DISABLE        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__ITM_OUTPUT__INTEGEN__ENABLE
 *
 * @BRIEF        The integration output is set to 1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__ITM_OUTPUT__INTEGEN__ENABLE         0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET__NOEFFECT
 *
 * @BRIEF        (Write) No effect; (Read) not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET__NOEFFECT 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET__SET
 *
 * @BRIEF        (Write) Claim Set; (Read) always - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_SET__CLAIMTAG_SIZE_SET__SET 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR__NOEFFECT_NOTCLAIMED
 *
 * @BRIEF        (Write) No effect; (Read) status is not claimed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR__NOEFFECT_NOTCLAIMED 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR__CLEAR_CLAIMED
 *
 * @BRIEF        (Write) clear the specified Claim Tag Value bit; (Read) 
 *               staus is claimed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__CLAIM_TAG_CLR__CLAIMTAG_VALUE_CLEAR__CLEAR_CLAIMED 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCK8BIT__LOCK32
 *
 * @BRIEF        Indicates an 32-bit Lock Access Register - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCK8BIT__LOCK32       0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCK8BIT__LOCK8
 *
 * @BRIEF        Indicates an 8-bit Lock Access Register. - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCK8BIT__LOCK8        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKSTATUS__UNLOCKED
 *
 * @BRIEF        Indicates a unlocked condition - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKSTATUS__UNLOCKED   0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKSTATUS__LOCKED
 *
 * @BRIEF        Indicates a locked condition - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKSTATUS__LOCKED     0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED__NOLOCK
 *
 * @BRIEF        Shall indicate no lock exists - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED__NOLOCK 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED__HASLOCK
 *
 * @BRIEF        Indicates a locking mechanism exists - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__LOCK_STATUS__LOCKIMPLEMENTED__HASLOCK 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_ID__TIMESTAMP__DISABLED
 *
 * @BRIEF        Time Stamping feature not supported in STM - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_ID__TIMESTAMP__DISABLED      0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   MIPI_STM__DEVICE_ID__TIMESTAMP__ENABLED
 *
 * @BRIEF        Time Stamping present in STM - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define MIPI_STM__DEVICE_ID__TIMESTAMP__ENABLED       0x1ul


#ifdef __cplusplus
}
#endif
#endif  /* __MIPI_STM_CRED_H */
