//
// Milkyway Hierarchical Verilog Dump:
// Generated on 08/05/2016 at 17:18:54
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :Plasticine
// Cell Name    :Plasticine
// Hierarchy delimiter:'/'
// Write Command : write_verilog /local/ssd/home/tianzhao/power_estimate_eg/plasticine/scripts/CU_power_area_estimate/post_pr_gatelevel_netlist/Plasticine.output.v
//


module Plasticine (io_status , io_command , io_config_enable , reset , 
    clk );
output io_status ;
input  io_command ;
input  io_config_enable ;
input  reset ;
input  clk ;



assign io_status = 1'b0;
endmodule


