<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="utils.cpp:118:13" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 25 has been inferred" OldID="for.inc.i86.load.5," ID="layer_weights1seq" BundleName="wt" VarName="layer_weights" LoopLoc="utils.cpp:118:13" LoopName="WEIGHT_KERNEL_HEIGHT" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="25" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv_7x7.cpp:115:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="for.inc11.i.store.4," ID="output_feature_mapseq" BundleName="fm" VarName="output_feature_map" LoopLoc="conv_7x7.cpp:115:23" LoopName="VITIS_LOOP_115_1" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="10" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:43:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="lor.lhs.false14.i.load.1" BundleName="fm" VarName="input_feature_map" LoopLoc="utils.cpp:43:13" LoopName="INPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tiled_conv.cpp:79:9" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="layer_weights1seq" BundleName="wt" VarName="layer_weights" LoopLoc="tiled_conv.cpp:79:9" LoopName="TILE_COL" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="conv_7x7.cpp:117:27" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.body4.i.load.13" BundleName="wt" VarName="linear_weights" LoopLoc="conv_7x7.cpp:117:27" LoopName="VITIS_LOOP_117_2" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="conv_7x7.cpp:115:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="output_feature_mapseq" BundleName="fm" VarName="output_feature_map" LoopLoc="conv_7x7.cpp:115:23" LoopName="VITIS_LOOP_115_1" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="utils.cpp:121:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="layer_weights1seq" BundleName="wt" VarName="layer_weights" LoopLoc="utils.cpp:121:17" LoopName="WEIGHT_KERNEL_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [28][28], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [1][5][5], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [10], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="utils.cpp:118:13" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 25 and bit width 16 in loop 'WEIGHT_KERNEL_HEIGHT' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="utils.cpp:118:13" LoopName="WEIGHT_KERNEL_HEIGHT" Length="25" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="conv_7x7.cpp:115:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 16 in loop 'VITIS_LOOP_115_1' has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fm" LoopLoc="conv_7x7.cpp:115:23" LoopName="VITIS_LOOP_115_1" Length="10" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

