$comment
	File created using the following command:
		vcd file bus_decodificador_7seg.msim.vcd -direction
$end
$date
	Tue Oct 04 18:39:19 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module bus_decodificador_7seg_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " seg [6] $end
$var wire 1 # seg [5] $end
$var wire 1 $ seg [4] $end
$var wire 1 % seg [3] $end
$var wire 1 & seg [2] $end
$var wire 1 ' seg [1] $end
$var wire 1 ( seg [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 inst8~0_combout $end
$var wire 1 1 inst1~0_combout $end
$var wire 1 2 inst16~0_combout $end
$var wire 1 3 inst21~0_combout $end
$var wire 1 4 inst25~0_combout $end
$var wire 1 5 inst30~0_combout $end
$var wire 1 6 inst35~0_combout $end
$var wire 1 7 x~combout [3] $end
$var wire 1 8 x~combout [2] $end
$var wire 1 9 x~combout [1] $end
$var wire 1 : x~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
x)
0*
1+
x,
1-
1.
1/
10
01
02
03
04
05
06
0:
09
08
07
$end
#250000
b1 !
1:
0)
16
13
12
11
1(
1%
1$
1#
#500000
b11 !
b10 !
0:
19
1)
06
14
03
02
00
0(
1&
0%
0$
0"
#750000
b11 !
1:
0)
04
12
0&
1$
#1000000
b111 !
b101 !
b100 !
0:
09
18
1)
16
13
01
1(
1%
0#
#1250000
b101 !
1:
0)
06
15
03
0(
1'
0%
#1500000
b111 !
b110 !
0:
19
1)
02
0$
#1750000
b111 !
1:
0)
05
13
12
11
10
0'
1%
1$
1#
1"
#2000000
b1111 !
b1011 !
b1001 !
b1000 !
0:
09
08
17
1)
03
02
01
00
0%
0$
0#
0"
#2250000
b1001 !
1:
0)
13
12
1%
1$
#2500000
b1011 !
b1010 !
0:
19
1)
02
0$
#2750000
b1011 !
1:
0)
16
15
03
1(
1'
0%
#3000000
b1111 !
b1101 !
b1100 !
0:
09
18
1)
06
14
10
0(
1&
1"
#3250000
b1101 !
1:
0)
16
05
04
11
00
1(
0'
0&
1#
0"
#3500000
b1111 !
b1110 !
0:
19
1)
06
15
14
01
0(
1'
1&
0#
#3750000
b1111 !
1:
0)
13
1%
#4000000
