`begin_keywords "1800-2012"
module ixc_clkbind ( L, R );
parameter WIDTH = 1 ;
output wire logic [(WIDTH - 1) : 0] L ;
input wire logic [(WIDTH - 1) : 0] R ;
endmodule
`end_keywords
/**portGenericDumpBegin WIDTH L R portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
