

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffece0bddf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffece0bddf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x404deb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm6PfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvm6PfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a08 (lbm.2.sm_70.ptx:2483) @%p2 bra BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (lbm.2.sm_70.ptx:2668) mov.u32 %r13, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3a10 (lbm.2.sm_70.ptx:2484) bra.uni BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a68 (lbm.2.sm_70.ptx:2499) add.f32 %f58, %f222, %f220;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3a60 (lbm.2.sm_70.ptx:2496) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fa0 (lbm.2.sm_70.ptx:2668) mov.u32 %r13, %ntid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3fe8 (lbm.2.sm_70.ptx:2677) @%p4 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4080 (lbm.2.sm_70.ptx:2709) setp.eq.s32%p1, %r7, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4428 (lbm.2.sm_70.ptx:2870) @!%p1 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44b0 (lbm.2.sm_70.ptx:2901) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4430 (lbm.2.sm_70.ptx:2871) bra.uni BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4438 (lbm.2.sm_70.ptx:2874) mov.u32 %r80, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvm6PfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm6PfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvm6PfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: CTA/core = 11, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm6PfS_'
kernel_name = _Z32performStreamCollide_kernel_nvm6PfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 93449
gpu_sim_insn = 59122956
gpu_ipc =     632.6761
gpu_tot_sim_cycle = 93449
gpu_tot_sim_insn = 59122956
gpu_tot_ipc =     632.6761
gpu_tot_issued_cta = 1880
gpu_occupancy = 61.9097% 
gpu_tot_occupancy = 61.9097% 
max_total_param_size = 0
gpu_stall_dramfull = 2564009
gpu_stall_icnt2sh    = 231
partiton_level_parallism =      20.6635
partiton_level_parallism_total  =      20.6635
partiton_level_parallism_util =      23.5975
partiton_level_parallism_util_total  =      23.5975
L2_BW  =     742.0100 GB/Sec
L2_BW_total  =     742.0100 GB/Sec
gpu_total_sim_rate=80548
############## bottleneck_stats #############
cycles: core 93449, icnt 93449, l2 93449, dram 70169
gpu_ipc	632.676
gpu_tot_issued_cta = 1880, average cycles = 50
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 524402 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 100816 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.069	80
L1D data util	0.535	80	0.595	3
L1D tag util	0.349	80	0.412	35
L2 data util	0.459	64	0.496	24
L2 tag util	0.243	64	0.263	4
n_l2_access	 1453943
icnt s2m util	0.000	0	0.000	4	flits per packet: -nan
icnt m2s util	0.000	0	0.000	4	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.388	32	0.414	12

latency_l2_hit:	1017152678, num_l2_reqs:	466291
L2 hit latency:	2181
latency_dram:	-1203270850, num_dram_reqs:	980612
DRAM latency:	3152

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.945
smem size	0.000
thread slot	0.688
TB slot    	0.344
L1I tag util	0.142	80	0.155	55

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.053	80	0.059	19
sp pipe util	0.047	80	0.055	47
sfu pipe util	0.002	80	0.003	47
ldst mem cycle	0.131	80	0.147	19

smem port	0.000	0

n_reg_bank	16
reg port	0.040	16	0.046	8
L1D tag util	0.349	80	0.412	35
L1D fill util	0.070	80	0.080	15
n_l1d_mshr	4096
L1D mshr util	0.071	80
n_l1d_missq	16
L1D missq util	0.312	80
L1D hit rate	0.000
L1D miss rate	0.383
L1D rsfail rate	0.617
L2 tag util	0.243	64	0.263	4
L2 fill util	0.088	64	0.095	24
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.385	64	0.428	25
L2 missq util	0.004	64	0.005	40
L2 hit rate	0.321
L2 miss rate	0.678
L2 rsfail rate	0.002

dram activity	0.761	32	0.803	18

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 17384448, load_transaction_bytes 17384448, icnt_m2s_bytes 0
n_gmem_load_insns 144874, n_gmem_load_accesses 543264
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.334

run 0.012, fetch 0.001, sync 0.648, control 0.000, data 0.305, struct 0.035
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12157, Miss = 12157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20446
	L1D_cache_core[1]: Access = 12860, Miss = 12860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17679
	L1D_cache_core[2]: Access = 12785, Miss = 12785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19583
	L1D_cache_core[3]: Access = 13897, Miss = 13897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19611
	L1D_cache_core[4]: Access = 13593, Miss = 13593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21973
	L1D_cache_core[5]: Access = 12945, Miss = 12945, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23623
	L1D_cache_core[6]: Access = 12460, Miss = 12460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23348
	L1D_cache_core[7]: Access = 12763, Miss = 12763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21009
	L1D_cache_core[8]: Access = 12735, Miss = 12735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22016
	L1D_cache_core[9]: Access = 12136, Miss = 12136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20598
	L1D_cache_core[10]: Access = 12135, Miss = 12135, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23097
	L1D_cache_core[11]: Access = 10965, Miss = 10965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19334
	L1D_cache_core[12]: Access = 12463, Miss = 12463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22153
	L1D_cache_core[13]: Access = 12755, Miss = 12755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23314
	L1D_cache_core[14]: Access = 12160, Miss = 12160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25263
	L1D_cache_core[15]: Access = 13492, Miss = 13492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17823
	L1D_cache_core[16]: Access = 13093, Miss = 13093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23076
	L1D_cache_core[17]: Access = 12377, Miss = 12377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18722
	L1D_cache_core[18]: Access = 12538, Miss = 12538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22863
	L1D_cache_core[19]: Access = 13751, Miss = 13751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18008
	L1D_cache_core[20]: Access = 12457, Miss = 12457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21837
	L1D_cache_core[21]: Access = 13084, Miss = 13084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18205
	L1D_cache_core[22]: Access = 12864, Miss = 12864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17919
	L1D_cache_core[23]: Access = 12817, Miss = 12817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20590
	L1D_cache_core[24]: Access = 13010, Miss = 13010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18133
	L1D_cache_core[25]: Access = 12862, Miss = 12862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24169
	L1D_cache_core[26]: Access = 12136, Miss = 12136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21504
	L1D_cache_core[27]: Access = 13572, Miss = 13572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21447
	L1D_cache_core[28]: Access = 13116, Miss = 13116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19712
	L1D_cache_core[29]: Access = 12742, Miss = 12742, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18096
	L1D_cache_core[30]: Access = 11834, Miss = 11834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17104
	L1D_cache_core[31]: Access = 13237, Miss = 13237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22085
	L1D_cache_core[32]: Access = 13014, Miss = 13014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21709
	L1D_cache_core[33]: Access = 12924, Miss = 12924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17833
	L1D_cache_core[34]: Access = 12492, Miss = 12492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19778
	L1D_cache_core[35]: Access = 12177, Miss = 12177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26324
	L1D_cache_core[36]: Access = 12939, Miss = 12939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18730
	L1D_cache_core[37]: Access = 13379, Miss = 13379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20856
	L1D_cache_core[38]: Access = 13495, Miss = 13495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19918
	L1D_cache_core[39]: Access = 12751, Miss = 12751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20726
	L1D_cache_core[40]: Access = 12911, Miss = 12911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24315
	L1D_cache_core[41]: Access = 11833, Miss = 11833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17683
	L1D_cache_core[42]: Access = 11514, Miss = 11514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17351
	L1D_cache_core[43]: Access = 12055, Miss = 12055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20898
	L1D_cache_core[44]: Access = 12176, Miss = 12176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22329
	L1D_cache_core[45]: Access = 12239, Miss = 12239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23820
	L1D_cache_core[46]: Access = 11732, Miss = 11732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19591
	L1D_cache_core[47]: Access = 12763, Miss = 12763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21617
	L1D_cache_core[48]: Access = 12458, Miss = 12458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18526
	L1D_cache_core[49]: Access = 13434, Miss = 13434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18501
	L1D_cache_core[50]: Access = 11694, Miss = 11694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17622
	L1D_cache_core[51]: Access = 11982, Miss = 11982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22820
	L1D_cache_core[52]: Access = 12461, Miss = 12461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18530
	L1D_cache_core[53]: Access = 12463, Miss = 12463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13192
	L1D_cache_core[54]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18421
	L1D_cache_core[55]: Access = 12764, Miss = 12764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13616
	L1D_cache_core[56]: Access = 11749, Miss = 11749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21906
	L1D_cache_core[57]: Access = 11677, Miss = 11677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21274
	L1D_cache_core[58]: Access = 11587, Miss = 11587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19627
	L1D_cache_core[59]: Access = 12402, Miss = 12402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21583
	L1D_cache_core[60]: Access = 12785, Miss = 12785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18302
	L1D_cache_core[61]: Access = 12461, Miss = 12461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17220
	L1D_cache_core[62]: Access = 12458, Miss = 12458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18740
	L1D_cache_core[63]: Access = 12556, Miss = 12556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19077
	L1D_cache_core[64]: Access = 11828, Miss = 11828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23845
	L1D_cache_core[65]: Access = 11442, Miss = 11442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25084
	L1D_cache_core[66]: Access = 12160, Miss = 12160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20182
	L1D_cache_core[67]: Access = 12387, Miss = 12387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18249
	L1D_cache_core[68]: Access = 12460, Miss = 12460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20710
	L1D_cache_core[69]: Access = 12160, Miss = 12160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20536
	L1D_cache_core[70]: Access = 11554, Miss = 11554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19398
	L1D_cache_core[71]: Access = 12156, Miss = 12156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18626
	L1D_cache_core[72]: Access = 12157, Miss = 12157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18271
	L1D_cache_core[73]: Access = 11525, Miss = 11525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18088
	L1D_cache_core[74]: Access = 11575, Miss = 11575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18489
	L1D_cache_core[75]: Access = 12446, Miss = 12446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20476
	L1D_cache_core[76]: Access = 12160, Miss = 12160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16180
	L1D_cache_core[77]: Access = 11663, Miss = 11663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17345
	L1D_cache_core[78]: Access = 12186, Miss = 12186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18813
	L1D_cache_core[79]: Access = 13078, Miss = 13078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21356
	L1D_total_cache_accesses = 999043
	L1D_total_cache_misses = 999043
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1612423
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 542072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1306864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 456971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 305559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 542072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 456971

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1306864
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 305559
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 
distro:
585, 508, 508, 518, 585, 508, 508, 518, 751, 666, 666, 686, 567, 505, 505, 516, 731, 663, 659, 683, 731, 659, 659, 679, 447, 391, 391, 401, 613, 549, 549, 569, 410, 455, 489, 474, 242, 333, 358, 367, 410, 366, 477, 471, 
gpgpu_n_tot_thrd_icount = 66200544
gpgpu_n_tot_w_icount = 2068767
gpgpu_n_stall_shd_mem = 5667210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 541900
gpgpu_n_mem_write_global = 1436412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4339120
gpgpu_n_store_insn = 6417795
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 450720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2053988
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 866937
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20588239	W0_Idle:737490	W0_Scoreboard:4902638	W1:77431	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:253954	W24:246116	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:248936	W32:1248556
single_issue_nums: WS0:555166	WS1:501161	WS2:502981	WS3:515685	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4335200 {8:541900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26110528 {8:979561,40:456851,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20950240 {40:523756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11122376 {8:1390297,}
maxmflatency = 11529 
max_icnt2mem_latency = 9749 
maxmrqlatency = 1003 
max_icnt2sh_latency = 872 
averagemflatency = 2964 
avg_icnt2mem_latency = 2188 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 41 
mrq_lat_table:49069 	32840 	14272 	22866 	54872 	109022 	147651 	152508 	38724 	2809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	529 	3013 	51504 	680156 	724943 	448440 	5442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	684 	146 	235 	1148 	2852 	8120 	16971 	20804 	362036 	679737 	627796 	210177 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1073138 	187945 	126634 	107467 	95665 	100019 	133157 	81713 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	36 	75 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        18        20        17        20        20        20        20        20        64        64        74        79        41        47 
dram[1]:        61        14        18        21        15        15        15        14        16        12        60        58        72        71        41        49 
dram[2]:        70        18        20        18        17        20        20        20        20        20        66        64        76        78        45        41 
dram[3]:       107        15        17        15        15        15        15        13        16        15        59        60        68        69        42        42 
dram[4]:        63        12        18        24        17        20        20        20        20        20        65        62        76        76        35        26 
dram[5]:        68        15        14        21        15        15        15        13        16        12        59        62        70        69        35        25 
dram[6]:        45        16        18        12        17        20        20        20        20        20        65        62        78        76        45        33 
dram[7]:        42        15        12        13        15        15        15        13        16        12        60        59        69        70        43        48 
dram[8]:        35        15        18        20        17        20        20        20        20        20        66        67        78        78        53        53 
dram[9]:        38        14        14        17        15        21        15        13        16        12        60        60        70        68        42        33 
dram[10]:        47        19        24        12        17        20        20        20        20        20        63        68        78        77        32        26 
dram[11]:        43        15        25        12        18        15        15        16        16        12        60        62        72        70        38        31 
dram[12]:        33        18        22        17        17        20        20        20        20        20        63        68        78        79        35        31 
dram[13]:        23        18        14        14        18        15        21        14        16        12        59        60        70        69        44        31 
dram[14]:        21        10        29        18        17        20        20        20        20        20        65        69        79        76        40        31 
dram[15]:        18        11        15        15        15        15        15        13        16        12        60        61        70        71        41        49 
dram[16]:        19        12        19        18        17        20        20        20        20        20        65        76        75        77        45        36 
dram[17]:        14        14        22        20        15        15        15        14        16        12        61        68        70        71        34        33 
dram[18]:        12        24        19        15        17        20        20        20        20        20        63        73        76        76        24        27 
dram[19]:        17        28        26        14        15        15        15        14        16        12        61        69        69        68        21        21 
dram[20]:        12        12        20        26        17        20        20        20        20        20        69        74        79        73        22        26 
dram[21]:        21        14        14        16        15        15        15        21        16        12        60        67        70        69        22        18 
dram[22]:        16        13        20        24        17        20        20        20        20        20        65        73        77        75        50        52 
dram[23]:        21        16        16        21        15        15        15        13        16        12        60        70        66        69        52        54 
dram[24]:        14        12        20        23        17        24        20        20        20        20        68        73        79        73        41        32 
dram[25]:        11        14        21        17        15        21        15        13        16        12        62        68        72        71        33        25 
dram[26]:        16        16        24        18        24        20        20        20        20        20        65        74        76        79        53        39 
dram[27]:        21        21        21        22        21        21        15        13        16        12        60        70        70        71        49        35 
dram[28]:        12        16        24        23        20        20        20        24        20        20        64        70        74        76        30        27 
dram[29]:        14        15        16        17        21        15        15        21        16        12        61        68        71        71        32        30 
dram[30]:        12        12        23        34        17        20        20        20        20        20        65        75        75        77        39        36 
dram[31]:        11        11        21        18        15        15        15        18        16        12        58        69        69        71        51        34 
maximum service time to same row:
dram[0]:     38214     34252     43476     41837     20132     30586     26876     29500     14049     12263     11839     12449     13445     13967     17020     16930 
dram[1]:     23098     33485     45467     44613     22891     31550     30228     30365     14395     12925     12164     13236     11564     12020     17429     17468 
dram[2]:     20605     33778     42458     40103     30965     25828     30941     28657     13187     11639     11058     11831     13445     13967     17020     16930 
dram[3]:     19892     33748     46145     42482     29535     26551     33320     31485     14743     13357     11236     13458     11564     12020     16981     16973 
dram[4]:     21181     32896     45865     46766     23776     29935     29050     37353     14625     12111     10932     12914     13445     13967     17020     16930 
dram[5]:     20314     32396     47064     46854     22882     30977     31374     38400     15222     12515     11151     13855     11564     12020     16951     16953 
dram[6]:     21465     35131     44578     46026     27964     30806     28011     28805     14288     10434     11232     13800     13445     13967     17020     16930 
dram[7]:     20768     35161     46318     46459     31614     28275     30345     33875     14591     11321     11458     14017     11564     12020     16966     16986 
dram[8]:     21528     35316     42991     44819     32321     26998     29353     27376     14158     12415     12566     12447     13445     13967     17020     16930 
dram[9]:     21486     35875     45019     46092     34958     28019     32219     36011     13835     13303     12792     13355     11564     12020     16941     16963 
dram[10]:     23715     34253     41965     42279     30934     30730     31003     33745     13889     12467     11601     12208     13445     13967     17020     16930 
dram[11]:     22794     34732     45386     44271     30086     29599     30853     37419     15085     13649     11834     13032     11564     12020     16925     16929 
dram[12]:     24526     35723     41162     45366     29369     27007     26556     25763     14576     12665     11328     13048     13445     13967     17020     16930 
dram[13]:     23304     36276     43710     44330     32067     28774     28639     35559     15061     12529     12135     14370     11564     12020     16902     16930 
dram[14]:     25401     33814     41458     44591     25278     29536     30034     36424     13746     12859     10976     12406     13445     13967     17020     16930 
dram[15]:     40764     33848     43257     45774     26212     30650     32274     38631     14815     15083     13300     13512     11564     12020     16905     16862 
dram[16]:     39208     33490     40811     43884     26456     30228     28667     30960     10204     13864     11877     13225     13445     13967     17020     16930 
dram[17]:     39959     33690     43146     46602     26257     30319     29411     29622     11720     15207     13304     11650     11564     12020     16854     16789 
dram[18]:     39510     34938     42731     43639     25798     28676     29035     24875     13595     13807     12879     11069     13445     13967     17062     16903 
dram[19]:     39256     35349     45271     45822     28568     29102     28860     27716     13781     14947     13676     12116     11564     12020     16918     17020 
dram[20]:     37471     35032     42059     44035     24575     22874     28938     28220     12251     13993     12466     10697     13445     13967     17062     16903 
dram[21]:     37231     35603     44531     45688     26827     24212     32951     29684     12319     14574     13251     12899     11564     12020     16942     17147 
dram[22]:     38856     34926     41820     42817     28459     20700     33514     33703     12064     11148     11506     11780     13445     13967     17062     16903 
dram[23]:     39097     35476     44212     44883     24659     21158     36442     35806     11861     11734     12970     12873     11564     12020     16958     17146 
dram[24]:     39529     34686     43265     47499     28634     26892     28857     27590     13002     11975     12079     12206     13445     13967     17062     16903 
dram[25]:     39628     35288     44416     48745     27928     24281     27862     28677     13903     12573     13592     11932     11564     12020     16858     16829 
dram[26]:     39615     36055     42753     43118     24642     22747     29942     30463     13372     14280     12097     11052     13445     13967     17062     16903 
dram[27]:     40678     36450     44893     44737     30040     21428     33250     34047     14359     13825     13806     13072     11564     12020     16867     17020 
dram[28]:     37435     34882     43329     42535     30942     19554     29776     29532     11414     12499     11842     11315     13445     13967     17062     16903 
dram[29]:     37511     35402     45685     43726     31495     21384     34174     31534     12809     13536     13547     12866     11564     12020     16894     17051 
dram[30]:     37977     35054     41518     44318     28767     19340     27454     30490     11809     11890     12310     12025     13445     13967     17108     16841 
dram[31]:     38631     35330     44927     45797     28991     21554     29941     31587     12778     12631     13339     11606     11564     12020     16762     16988 
average row accesses per activate:
dram[0]:  3.930233  3.920266  4.876237  4.830097  5.225275  5.317204  4.346774  4.414342  3.727749  3.705426  3.514223  3.503268  3.467672  3.322314  3.408776  3.545455 
dram[1]:  3.914384  3.802158  4.761905  4.895028  5.081872  5.263473  4.016598  4.121339  3.356200  3.371053  3.259594  3.225951  3.314220  3.283105  3.368020  3.486773 
dram[2]:  4.280277  4.110320  5.104712  4.866995  5.250000  5.298851  4.270161  4.452675  3.641944  3.648855  3.589286  3.584821  3.517467  3.462039  3.614634  3.660891 
dram[3]:  4.027027  3.464883  4.420792  4.479798  5.046512  4.860465  3.987395  3.958678  3.523546  3.490463  3.468750  3.330254  3.232143  3.243182  3.405612  3.411765 
dram[4]:  4.188742  4.053571  4.994819  5.263441  5.065574  5.197802  4.300395  4.215686  3.747368  3.793651  3.544053  3.618510  3.545055  3.432548  3.646914  3.664197 
dram[5]:  4.034602  3.895131  4.641711  4.944751  5.071429  5.234940  4.127660  3.891129  3.504132  3.480978  3.395294  3.418440  3.337156  3.308924  3.301746  3.316049 
dram[6]:  3.808511  3.906667  4.839196  4.753769  5.329341  5.608434  4.442149  4.082707  3.807487  3.744125  3.713626  3.608989  3.485961  3.383648  3.402778  3.509524 
dram[7]:  3.650794  3.742857  4.299517  4.476684  4.911242  5.171779  4.330357  4.096234  3.428571  3.509589  3.342592  3.403302  3.306123  3.135776  3.254279  3.295285 
dram[8]:  3.885803  4.049123  4.789474  4.890625  5.234972  5.068783  4.328125  4.204545  3.651282  3.886179  3.530702  3.531868  3.415254  3.277207  3.473684  3.512255 
dram[9]:  3.658147  3.715302  4.432836  4.670330  5.083333  5.131737  3.948207  3.928571  3.401069  3.397878  3.304348  3.337963  3.161572  3.196429  3.273183  3.325581 
dram[10]:  3.846385  3.992933  5.095238  4.924242  5.613095  5.688623  4.395061  4.225681  3.689119  3.813830  3.582589  3.705747  3.553846  3.352818  3.483645  3.727273 
dram[11]:  3.763934  3.718518  4.868571  4.795580  5.220126  5.324841  4.090517  4.159483  3.523546  3.416000  3.369159  3.354988  3.250559  3.220982  3.380102  3.331645 
dram[12]:  4.056250  4.184115  5.024876  4.719048  5.127660  5.126984  4.218750  4.193799  3.670103  3.793651  3.712963  3.642534  3.628635  3.544053  3.630072  3.528436 
dram[13]:  3.520588  3.832143  4.544554  4.512315  5.159763  5.080000  4.299107  3.938776  3.504132  3.434316  3.355814  3.314943  3.227876  3.224944  3.290865  3.209906 
dram[14]:  3.652047  3.917857  5.393064  5.174157  5.369048  5.458824  4.257028  4.250000  3.605063  3.663265  3.579065  3.479482  3.419492  3.380252  3.505910  3.574879 
dram[15]:  3.728477  4.057613  5.232705  5.216560  5.486301  5.242038  3.813765  4.021459  3.382979  3.412234  3.425178  3.259594  3.273756  3.237136  3.578804  3.521390 
dram[16]:  3.960784  4.138577  5.403409  5.418605  5.297619  5.626582  4.289156  4.299212  3.727749  3.640506  3.526316  3.401674  3.549669  3.364780  3.611940  3.738903 
dram[17]:  3.707904  3.864865  4.857955  4.738636  4.975000  4.871166  3.889796  4.045455  3.321149  3.355091  3.299087  3.263982  3.255079  3.206208  3.422976  3.306905 
dram[18]:  3.626087  4.024138  5.247368  5.124352  5.879747  5.834320  4.264000  4.112360  3.605063  3.740260  3.519737  3.531590  3.425532  3.309426  3.511792  3.567308 
dram[19]:  3.601286  3.844765  4.719577  4.783069  5.179012  5.016854  3.979339  4.107884  3.382979  3.342857  3.213809  3.202198  3.199115  3.228889  3.294554  3.329177 
dram[20]:  3.644578  3.896194  4.803030  5.103825  5.585366  5.335227  4.185328  4.176245  3.737533  3.664122  3.540659  3.516269  3.372917  3.231855  3.490476  3.478469 
dram[21]:  3.518987  3.724138  4.302439  4.343137  4.900585  4.898305  4.050848  3.900794  3.312500  3.291560  3.178414  3.337156  3.170306  3.140998  3.194175  3.284314 
dram[22]:  3.784566  3.919580  5.058511  4.969072  5.339181  4.927083  4.178571  4.211765  3.660668  3.750000  3.563193  3.505399  3.394515  3.479303  3.592233  3.647059 
dram[23]:  3.476038  3.812500  4.471795  4.614583  4.976331  4.587302  4.149123  3.910931  3.419355  3.441176  3.314943  3.237251  3.289294  3.273349  3.394937  3.375000 
dram[24]:  3.907643  4.067138  5.076923  5.338710  5.314607  5.148936  4.092664  4.068182  3.698701  3.673469  3.589286  3.566079  3.498911  3.497807  3.538095  3.549763 
dram[25]:  3.422839  3.593220  4.732984  4.860215  5.017143  4.983240  3.979424  3.939271  3.523546  3.422872  3.247748  3.357143  3.168490  3.196903  3.197150  3.316176 
dram[26]:  4.166667  3.965780  5.417178  5.472393  5.640523  5.760000  4.368201  4.052830  3.698701  3.819629  3.586130  3.619687  3.680460  3.429184  3.871585  3.742627 
dram[27]:  3.967347  3.855422  5.254902  4.975460  5.140940  4.987342  4.008772  3.946281  3.484931  3.377953  3.335648  3.405152  3.283105  3.232506  3.576602  3.551821 
dram[28]:  4.239700  4.176895  5.443820  5.485714  5.261364  5.236264  4.307693  4.051282  3.757256  3.654822  3.706018  3.591111  3.486900  3.356994  3.659204  3.549020 
dram[29]:  3.873134  3.847273  4.894444  4.823205  4.982143  5.052941  3.934156  4.130252  3.358839  3.317010  3.399527  3.429245  3.185431  3.220000  3.333333  3.239024 
dram[30]:  3.993127  4.028881  4.804878  5.274286  5.352941  5.350877  4.257028  4.233463  3.675258  3.720930  3.750000  3.615212  3.559471  3.420940  3.642336  3.479810 
dram[31]:  3.403279  3.494880  4.417086  4.666667  4.789474  4.865497  4.025641  4.079832  3.397333  3.395778  3.207127  3.252796  3.226667  3.255605  3.385787  3.257353 
average row locality = 624633/165215 = 3.780728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1020      1020       884       896       888       920       964       992      1216      1224      1280      1280      1280      1280      1224      1228 
dram[1]:       924       903       805       791       798       812       854       868      1064      1071      1120      1120      1120      1120      1085      1085 
dram[2]:      1000       992       872       892       880       872       943       964      1216      1224      1280      1280      1280      1280      1248      1244 
dram[3]:       917       895       798       791       805       784       833       840      1064      1071      1120      1120      1120      1120      1099      1099 
dram[4]:      1020       984       880       872       876       884       972       960      1216      1224      1280      1280      1280      1280      1228      1238 
dram[5]:       903       887       777       792       784       803       854       847      1064      1071      1120      1120      1120      1120      1078      1100 
dram[6]:       996      1016       869       848       836       872       959       968      1216      1224      1280      1280      1280      1280      1224      1229 
dram[7]:       896       903       798       770       770       784       854       861      1064      1071      1120      1120      1120      1120      1078      1085 
dram[8]:      1016      1000       900       856       892       902       992       992      1216      1224      1280      1280      1272      1272      1192      1192 
dram[9]:       896       896       798       758       791       797       875       874      1064      1071      1120      1120      1113      1113      1043      1043 
dram[10]:      1008       976       864       880       880       880       952       968      1216      1224      1280      1280      1280      1280      1240      1232 
dram[11]:       893       861       756       770       770       770       833       847      1064      1071      1120      1120      1120      1120      1085      1078 
dram[12]:      1044      1015       908       896       904       912       964       964      1216      1224      1280      1280      1280      1280      1260      1252 
dram[13]:       938       917       819       819       819       826       847       847      1064      1071      1120      1120      1120      1120      1113      1120 
dram[14]:       984       948       836       836       836       856       944       936      1216      1224      1280      1280      1280      1280      1224      1240 
dram[15]:       868       840       742       742       742       756       826       819      1064      1071      1120      1120      1120      1120      1078      1092 
dram[16]:       956       972       860       840       836       828       952       972      1216      1224      1280      1280      1280      1280      1216      1196 
dram[17]:       853       874       760       750       741       735       837       861      1064      1071      1120      1120      1120      1120      1078      1057 
dram[18]:      1024      1016       904       888       884       904       950       976      1216      1224      1280      1280      1280      1280      1240      1232 
dram[19]:       917       915       805       810       777       820       847       868      1064      1071      1120      1120      1120      1120      1085      1086 
dram[20]:      1014       970       850       844       856       876       968       968      1216      1224      1280      1280      1280      1280      1220      1213 
dram[21]:       910       917       777       808       784       805       840       861      1064      1071      1120      1120      1120      1120      1071      1092 
dram[22]:       987       984       848       880       856       872       937       952      1216      1224      1280      1280      1280      1280      1240      1248 
dram[23]:       899       887       778       799       782       796       830       844      1064      1071      1120      1120      1120      1120      1103      1103 
dram[24]:      1052      1012       892       888       890       902       944       952      1216      1224      1280      1280      1280      1280      1240      1252 
dram[25]:       936       911       813       803       803       824       851       851      1064      1071      1120      1120      1120      1120      1103      1110 
dram[26]:       920       896       784       792       800       796       928       952      1216      1224      1280      1280      1280      1280      1192      1180 
dram[27]:       834       817       719       719       715       722       798       833      1064      1071      1120      1120      1120      1120      1065      1054 
dram[28]:       988      1000       873       864       860       884       948       984      1216      1224      1280      1280      1272      1280      1228      1204 
dram[29]:       890       903       782       794       775       792       840       861      1064      1071      1120      1120      1113      1120      1095      1085 
dram[30]:      1000       964       888       828       858       848       944       964      1216      1224      1280      1280      1280      1280      1248      1212 
dram[31]:       876       875       777       756       756       763       826       847      1064      1071      1120      1120      1120      1120      1092      1078 
total dram reads = 524402
bank skew: 1280/715 = 1.79
chip skew: 17679/14891 = 1.19
number of total write accesses:
dram[0]:       518       517       274       268       203       230       456       464       832       840      1199      1210      1187      1169       876       870 
dram[1]:       654       462       237       248       198       205       421       430       777       785      1109      1115      1097      1070       798       754 
dram[2]:       748       519       271       269       209       185       464       472       832       840      1201      1200      1192      1126       806       830 
dram[3]:       862       484       246       247       180       167       429       437       777       785      1110      1108      1119      1045       784       770 
dram[4]:       855       475       259       290       180       225       464       472       832       840      1207      1193      1213      1158       861       867 
dram[5]:       846       454       247       266       191       202       429       437       777       785      1113      1115      1138      1116       816       801 
dram[6]:       816       484       246       274       181       209       464       472       832       840      1206      1204      1198      1208       850       846 
dram[7]:       785       465       237       235       177       186       429       437       777       785      1120      1107      1153      1142       841       813 
dram[8]:       826       501       274       243       207       211       464       472       832       840      1209      1196      1221      1160       910       831 
dram[9]:       777       481       259       237       183       186       429       437       777       785      1117      1106      1137      1089       865       795 
dram[10]:       880       481       261       263       201       232       464       472       832       840      1205      1213      1210      1169       860       834 
dram[11]:       803       451       239       248       180       202       429       437       777       785      1105      1119      1131      1100       787       774 
dram[12]:       834       481       272       257       199       201       464       472       832       840      1197      1206      1230      1180       894       861 
dram[13]:       802       480       254       255       161       196       429       437       777       785      1111      1107      1153      1114       840       798 
dram[14]:       857       475       258       221       212       235       464       472       832       848      1200      1207      1195      1184       889       819 
dram[15]:       862       435       219       186       179       200       429       437       777       792      1109      1106      1109      1108       782       731 
dram[16]:       895       446       260       243       195       220       464       480       832       856      1202      1254      1177      1181       856       845 
dram[17]:       800       421       238       214       169       191       429       444       777       800      1115      1156      1090      1110       771       794 
dram[18]:       741       480       252       273       185       256       464       488       832       864      1195      1245      1188      1208       864       868 
dram[19]:       689       489       258       251       182       223       429       451       777       807      1108      1145      1107      1128       807       816 
dram[20]:       696       512       271       229       192       219       464       488       832       864      1209      1240      1216      1164       882       855 
dram[21]:       626       493       280       247       167       191       429       451       777       807      1110      1139      1128      1118       799       813 
dram[22]:       628       495       277       258       189       242       464       488       832       864      1206      1258      1181      1142       819       848 
dram[23]:       631       444       266       222       173       212       429       451       777       807      1107      1162      1108      1075       777       808 
dram[24]:       578       465       256       282       189       229       464       488       832       864      1197      1237      1162      1145       842       847 
dram[25]:       527       447       228       260       210       204       429       451       777       807      1091      1147      1105      1106       794       795 
dram[26]:       481       460       257       258       200       231       464       488       832       864      1184      1234      1146      1128       771       732 
dram[27]:       437       413       231       226       178       195       429       451       777       807      1100      1132      1077      1053       727       700 
dram[28]:       471       492       256       255       210       241       464       488       832       864      1179      1236      1178      1176       845       844 
dram[29]:       440       490       257       241       182       205       429       451       778       807      1091      1138      1115      1114       777       795 
dram[30]:       527       490       304       240       197       226       464       496       840       864      1195      1221      1215      1149       853       874 
dram[31]:       498       466       263       226       191       204       429       459       785       807      1102      1146      1130      1120       794       825 
total dram writes = 347921
bank skew: 1258/161 = 7.81
chip skew: 11420/9933 = 1.15
average mf latency per bank:
dram[0]:      23709     23317      6111      5920      5047      3862      3781      3548      3537      3504      4397      4329      4524      4632      6053      5927
dram[1]:      23299     25150      6043      5932      4838      3308      2774      2609      2629      2667      3665      3664      4247      4292      6463      6364
dram[2]:      23004     24725      6214      5874      4603      3737      3753      3787      3697      3775      4665      4885      4945      4973      6923      6633
dram[3]:      20630     23793      5832      5362      4105      3226      2578      2585      2606      2591      3677      3679      4308      4092      6843      6521
dram[4]:      22264     26952      7595      7287      5816      5462      3781      3653      3497      3555      4499      4622      4919      4980      7358      7278
dram[5]:      21952     24953      7423      6142      5243      4421      2750      2656      2545      2563      3747      3623      4269      4021      7085      6345
dram[6]:      19982     26223      7923      6632      4571      4366      3795      3591      3600      3529      4396      4422      4308      5033      5606      6464
dram[7]:      20694     23632      6516      5684      3891      3640      2593      2618      2563      2564      3517      3494      3856      4061      5658      5452
dram[8]:      21327     24786      7842      6709      5371      4576      3736      3607      3577      3533      4479      4537      4727      4989      5848      6325
dram[9]:      21991     24763      7964      6343      5333      4121      2715      2604      2557      2577      3613      3653      4082      4299      5771      6133
dram[10]:      20682     24374      7243      6180      4485      4695      3628      3620      3506      3540      4381      4456      4797      4708      6242      6353
dram[11]:      20357     25338      6794      5580      3976      3815      2574      2566      2524      2578      3609      3747      4062      4312      6050      6578
dram[12]:      21529     24311      7053      6702      4641      4180      3739      3551      3573      3498      4513      4415      4693      4715      5957      6154
dram[13]:      20987     23145      5494      5306      3660      3607      2581      2584      2556      2565      3637      3672      4274      4067      5793      5757
dram[14]:      20426     25639      6607      6331      4144      4155      3693      3665      3600      3643      4598      4613      4685      4797      5878      6338
dram[15]:      18679     25216      5773      5291      3376      3209      2516      2526      2527      2605      3533      3758      3900      4203      5378      6251
dram[16]:      19416     25228      5503      6027      4001      3639      3579      3537      3547      3522      4365      4496      4533      4828      5742      6365
dram[17]:      19489     24397      5323      5358      3414      2964      2478      2497      2542      2565      3478      3676      4032      4144      5659      6090
dram[18]:      20312     22139      6992      6121      4798      5470      3589      3790      3511      3642      4318      4579      4565      4355      5767      5357
dram[19]:      20647     21801      6233      5380      4147      4221      2604      2564      2542      2560      3509      3612      3941      3951      5698      5527
dram[20]:      22643     22732      7292      7314      5317      5071      3665      3704      3547      3618      4537      4671      4676      4444      6133      5663
dram[21]:      22036     21710      6536      6107      4684      4084      2631      2568      2573      2568      3659      3745      4057      3822      5943      5383
dram[22]:      23873     23180      7612      6037      5054      4916      3743      3718      3631      3696      4709      4684      4868      4775      6143      5547
dram[23]:      20490     23592      5754      5837      3934      3994      2552      2538      2532      2605      3623      3560      3932      4041      5474      5304
dram[24]:      25273     26387      8934      8844      5453      5295      3753      3822      3556      3661      4375      4693      4736      4781      6111      6195
dram[25]:      22181     23727      6758      6066      4275      3969      2603      2615      2513      2593      3381      3700      3864      4080      5385      5828
dram[26]:      26291     28685      7608      6696      4643      4059      3571      3781      3533      3709      4399      4891      4849      5151      6547      6802
dram[27]:      23879     24380      6279      5411      3796      3236      2516      2568      2544      2574      3533      3615      4034      4021      5615      5758
dram[28]:      24094     24284      5875      6282      4572      4685      3679      3674      3613      3610      4545      4569      4524      4772      5521      5921
dram[29]:      24411     22051      5176      5023      3758      3927      2573      2570      2532      2557      3581      3502      3948      3929      5456      5245
dram[30]:      22297     24614      5066      6560      4385      5284      3711      3754      3698      3663      4605      4741      4628      4870      5341      5866
dram[31]:      22778     23788      5156      6241      3793      4578      2534      2578      2536      2551      3448      3543      3928      3919      5165      5442
maximum mf latency per bank:
dram[0]:      10247      9722      7225      7414      6847      6849      7010      7169      7251      7221      7969      8087      7965      8230      7937      8360
dram[1]:       9398      9054      7030      6554      5686      5010      5658      5169      5989      6055      7130      6810      7044      7159      7381      7101
dram[2]:      10851     10284      9272      7879      7409      6849      7010      7169      7569      7266      9349      9259      9320      9329      9058      9074
dram[3]:      10066      9472      8494      6656      6212      6041      5460      5169      6875      6164      8532      8062      8553      8038      8563      8363
dram[4]:      11061     10027      8271      8431      7149      7162      7144      7225      7251      7661      9279      9036      9331      9125      8732      8697
dram[5]:      10254      9341      7422      6984      6796      5911      6896      6143      6354      5497      8434      7973      8153      7895      8021      7469
dram[6]:      10132     10926      7083      9033      6919      6849      7010      7169      7251      7221      7222     10704      9035     10902      8576     10639
dram[7]:      10319      8994      7617      6379      6342      5724      5951      5541      6467      5177      8005      8007      8236      8088      7867      7705
dram[8]:      10338     10221      8361      8463      6847      6849      7010      7169      9006      7231      9019      8938      8942      8731      9219      8744
dram[9]:       9338      9212      6755      7385      6880      6213      6530      6379      6579      5177      7952      7968      8036      8130      7995      7937
dram[10]:      10004      9353      7495      7750      6847      6849      7010      7169      7251      7221      8394      7693      8756      8036      8351      7906
dram[11]:       9279      9207      6183      6864      5821      5652      5148      5169      5968      6180      7939      7969      8348      8556      7689      7913
dram[12]:       9780     10028      8212      8945      6847      6849      7010      7169      7251      7913      8919      9020      8871      9162      8982      9269
dram[13]:      10138      9469      7765      7222      6001      6349      6042      6190      7343      6475      8408      7820      8845      8260      8995      8192
dram[14]:      10320     10281      8466      7334      6847      6849      7010      7169      7251      7221      9706     10164      9668      9714      9523      9556
dram[15]:       8367      9365      6552      6776      4991      4961      5066      5169      6342      6301      8138      9306      8340      9176      8103      9244
dram[16]:       9694     10253      7299      8116      6847      6849      7010      7169      7251      7221      7853      8691      8296      8833      8317      8890
dram[17]:       8244      9015      6041      7384      4991      5208      5066      5169      5068      6129      6555      7384      6464      7539      6657      7520
dram[18]:       8969      8851      6634      6311      6954      6849      7010      7169      7251      7221      7648      7433      7734      7318      7380      7048
dram[19]:       8468      8482      5897      6221      6192      5439      5758      5169      7699      7371      7324      7181      7228      7179      7604      6913
dram[20]:      10736      9199      7572      6902      6965      6849      7010      7169      7251      7221      9344      8382      8867      7880      8795      7964
dram[21]:       8757      8513      6637      6929      7002      6462      5572      5169      6819      6144      7311      7363      7575      7366      7012      7041
dram[22]:      11001      9821      8062      7433      6847      6849      7010      7169      8186      7401      8815      8261      8975      8409      8762      8257
dram[23]:       8737      9231      6538      6316      4991      4961      5066      5169      5568      5365      7458      7353      7553      7524      7642      7595
dram[24]:      10361     10178      7513      7077      6847      6849      7010      7169      7251      7221      8192      8177      8274      8130      8271      8065
dram[25]:       8864      8541      6702      5974      5075      5331      5066      5322      6254      6858      7458      7249      7642      7153      7504      7030
dram[26]:      11356     11529      9772      9631      6847      6849      7010      7169      8409      8437     10383     10020     10836     10286     10010      9767
dram[27]:       8862      9173      8174      8064      4991      5065      5066      5329      5643      5377      9551      9510      9768      9620      8805      8428
dram[28]:      10101     10559      8058      7850      6847      6849      7010      7169      9172      9416      9382      9557      9641     10113      9817     10334
dram[29]:       9702      9303      7043      6677      5757      6165      5201      5169      7703      6846      7918      7083      7801      7506      8198      7591
dram[30]:       9699     10659      8275      8214      6847      6849      7010      7169      7532      8344      8293      8947      8402      8921      8393      9243
dram[31]:       8725      8758      5878      6223      5285      5393      5066      5394      6359      5387      7855      7965      7665      7942      6743      7278
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 257): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36116 n_act=5361 n_pre=5345 n_ref_event=0 n_req=20716 n_rd=17596 n_rd_L2_A=0 n_write=0 n_wr_bk=11113 bw_util=0.4091
n_activity=56237 dram_eff=0.5105
bk0: 1020a 55282i bk1: 1020a 55694i bk2: 884a 61014i bk3: 896a 60720i bk4: 888a 62634i bk5: 920a 62255i bk6: 964a 59077i bk7: 992a 58743i bk8: 1216a 51271i bk9: 1224a 50694i bk10: 1280a 46070i bk11: 1280a 46103i bk12: 1280a 45338i bk13: 1280a 45458i bk14: 1224a 48960i bk15: 1228a 49166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741215
Row_Buffer_Locality_read = 0.804274
Row_Buffer_Locality_write = 0.385577
Bank_Level_Parallism = 5.230195
Bank_Level_Parallism_Col = 3.524328
Bank_Level_Parallism_Ready = 1.601066
write_to_read_ratio_blp_rw_average = 0.453477
GrpLevelPara = 2.577385 

BW Util details:
bwutil = 0.409141 
total_CMD = 70169 
util_bw = 28709 
Wasted_Col = 22752 
Wasted_Row = 3019 
Idle = 15689 

BW Util Bottlenecks: 
RCDc_limit = 18376 
RCDWRc_limit = 9420 
WTRc_limit = 9896 
RTWc_limit = 29629 
CCDLc_limit = 13059 
rwq = 0 
CCDLc_limit_alone = 10073 
WTRc_limit_alone = 8945 
RTWc_limit_alone = 27594 

Commands details: 
total_CMD = 70169 
n_nop = 36116 
Read = 17596 
Write = 0 
L2_Alloc = 0 
L2_WB = 11113 
n_act = 5361 
n_pre = 5345 
n_ref = 0 
n_req = 20716 
total_req = 28709 

Dual Bus Interface Util: 
issued_total_row = 10706 
issued_total_col = 28709 
Row_Bus_Util =  0.152574 
CoL_Bus_Util = 0.409141 
Either_Row_CoL_Bus_Util = 0.485300 
Issued_on_Two_Bus_Simul_Util = 0.076416 
issued_two_Eff = 0.157460 
queue_avg = 22.316935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.3169
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 254): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38886 n_act=5053 n_pre=5037 n_ref_event=0 n_req=18654 n_rd=15540 n_rd_L2_A=0 n_write=0 n_wr_bk=10357 bw_util=0.3691
n_activity=54805 dram_eff=0.4725
bk0: 924a 55237i bk1: 903a 57388i bk2: 805a 61824i bk3: 791a 62085i bk4: 798a 62906i bk5: 812a 62926i bk6: 854a 59109i bk7: 868a 59430i bk8: 1064a 51792i bk9: 1071a 51665i bk10: 1120a 48490i bk11: 1120a 47898i bk12: 1120a 47736i bk13: 1120a 48301i bk14: 1085a 50612i bk15: 1085a 51510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729120
Row_Buffer_Locality_read = 0.788867
Row_Buffer_Locality_write = 0.430957
Bank_Level_Parallism = 5.036230
Bank_Level_Parallism_Col = 3.356107
Bank_Level_Parallism_Ready = 1.553346
write_to_read_ratio_blp_rw_average = 0.469302
GrpLevelPara = 2.466420 

BW Util details:
bwutil = 0.369066 
total_CMD = 70169 
util_bw = 25897 
Wasted_Col = 22799 
Wasted_Row = 3416 
Idle = 18057 

BW Util Bottlenecks: 
RCDc_limit = 18340 
RCDWRc_limit = 9333 
WTRc_limit = 9130 
RTWc_limit = 27074 
CCDLc_limit = 12605 
rwq = 0 
CCDLc_limit_alone = 9850 
WTRc_limit_alone = 8235 
RTWc_limit_alone = 25214 

Commands details: 
total_CMD = 70169 
n_nop = 38886 
Read = 15540 
Write = 0 
L2_Alloc = 0 
L2_WB = 10357 
n_act = 5053 
n_pre = 5037 
n_ref = 0 
n_req = 18654 
total_req = 25897 

Dual Bus Interface Util: 
issued_total_row = 10090 
issued_total_col = 25897 
Row_Bus_Util =  0.143796 
CoL_Bus_Util = 0.369066 
Either_Row_CoL_Bus_Util = 0.445824 
Issued_on_Two_Bus_Simul_Util = 0.067038 
issued_two_Eff = 0.150369 
queue_avg = 19.562883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5629
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 230): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36228 n_act=5220 n_pre=5205 n_ref_event=0 n_req=20618 n_rd=17451 n_rd_L2_A=0 n_write=0 n_wr_bk=11148 bw_util=0.4076
n_activity=57101 dram_eff=0.5008
bk0: 1000a 54830i bk1: 992a 56308i bk2: 872a 61178i bk3: 888a 60968i bk4: 880a 62564i bk5: 872a 62881i bk6: 943a 59077i bk7: 964a 59214i bk8: 1216a 51625i bk9: 1224a 50780i bk10: 1280a 47947i bk11: 1280a 46257i bk12: 1280a 47027i bk13: 1280a 47403i bk14: 1244a 50506i bk15: 1236a 50245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746542
Row_Buffer_Locality_read = 0.808113
Row_Buffer_Locality_write = 0.405397
Bank_Level_Parallism = 4.965036
Bank_Level_Parallism_Col = 3.377513
Bank_Level_Parallism_Ready = 1.564076
write_to_read_ratio_blp_rw_average = 0.446193
GrpLevelPara = 2.482912 

BW Util details:
bwutil = 0.407573 
total_CMD = 70169 
util_bw = 28599 
Wasted_Col = 23358 
Wasted_Row = 3328 
Idle = 14884 

BW Util Bottlenecks: 
RCDc_limit = 18527 
RCDWRc_limit = 9237 
WTRc_limit = 9964 
RTWc_limit = 27284 
CCDLc_limit = 13320 
rwq = 0 
CCDLc_limit_alone = 10398 
WTRc_limit_alone = 8933 
RTWc_limit_alone = 25393 

Commands details: 
total_CMD = 70169 
n_nop = 36228 
Read = 17451 
Write = 0 
L2_Alloc = 0 
L2_WB = 11148 
n_act = 5220 
n_pre = 5205 
n_ref = 0 
n_req = 20618 
total_req = 28599 

Dual Bus Interface Util: 
issued_total_row = 10425 
issued_total_col = 28599 
Row_Bus_Util =  0.148570 
CoL_Bus_Util = 0.407573 
Either_Row_CoL_Bus_Util = 0.483704 
Issued_on_Two_Bus_Simul_Util = 0.072439 
issued_two_Eff = 0.149760 
queue_avg = 21.583977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.584
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 231): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38791 n_act=5067 n_pre=5051 n_ref_event=0 n_req=18623 n_rd=15456 n_rd_L2_A=0 n_write=0 n_wr_bk=10532 bw_util=0.3704
n_activity=54188 dram_eff=0.4796
bk0: 917a 55029i bk1: 875a 55551i bk2: 798a 61384i bk3: 791a 61202i bk4: 805a 63049i bk5: 784a 62904i bk6: 833a 59478i bk7: 840a 59289i bk8: 1064a 52818i bk9: 1071a 52338i bk10: 1120a 49004i bk11: 1120a 47750i bk12: 1120a 47849i bk13: 1120a 48109i bk14: 1099a 51043i bk15: 1099a 50834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727595
Row_Buffer_Locality_read = 0.788834
Row_Buffer_Locality_write = 0.426527
Bank_Level_Parallism = 5.062418
Bank_Level_Parallism_Col = 3.375407
Bank_Level_Parallism_Ready = 1.571225
write_to_read_ratio_blp_rw_average = 0.456744
GrpLevelPara = 2.480275 

BW Util details:
bwutil = 0.370363 
total_CMD = 70169 
util_bw = 25988 
Wasted_Col = 22882 
Wasted_Row = 3214 
Idle = 18085 

BW Util Bottlenecks: 
RCDc_limit = 18345 
RCDWRc_limit = 8999 
WTRc_limit = 9815 
RTWc_limit = 27195 
CCDLc_limit = 12353 
rwq = 0 
CCDLc_limit_alone = 9586 
WTRc_limit_alone = 8840 
RTWc_limit_alone = 25403 

Commands details: 
total_CMD = 70169 
n_nop = 38791 
Read = 15456 
Write = 0 
L2_Alloc = 0 
L2_WB = 10532 
n_act = 5067 
n_pre = 5051 
n_ref = 0 
n_req = 18623 
total_req = 25988 

Dual Bus Interface Util: 
issued_total_row = 10118 
issued_total_col = 25988 
Row_Bus_Util =  0.144195 
CoL_Bus_Util = 0.370363 
Either_Row_CoL_Bus_Util = 0.447178 
Issued_on_Two_Bus_Simul_Util = 0.067380 
issued_two_Eff = 0.150679 
queue_avg = 19.434765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4348
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 204): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36190 n_act=5218 n_pre=5205 n_ref_event=0 n_req=20669 n_rd=17432 n_rd_L2_A=0 n_write=0 n_wr_bk=11359 bw_util=0.4103
n_activity=56073 dram_eff=0.5135
bk0: 1008a 53797i bk1: 984a 56802i bk2: 872a 61312i bk3: 872a 61464i bk4: 872a 62607i bk5: 876a 62411i bk6: 972a 58696i bk7: 956a 58282i bk8: 1216a 50924i bk9: 1224a 51480i bk10: 1280a 47005i bk11: 1280a 46808i bk12: 1280a 46367i bk13: 1280a 44801i bk14: 1228a 50393i bk15: 1232a 50433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746873
Row_Buffer_Locality_read = 0.807134
Row_Buffer_Locality_write = 0.417372
Bank_Level_Parallism = 5.183653
Bank_Level_Parallism_Col = 3.535418
Bank_Level_Parallism_Ready = 1.613212
write_to_read_ratio_blp_rw_average = 0.456877
GrpLevelPara = 2.576430 

BW Util details:
bwutil = 0.410309 
total_CMD = 70169 
util_bw = 28791 
Wasted_Col = 22046 
Wasted_Row = 3129 
Idle = 16203 

BW Util Bottlenecks: 
RCDc_limit = 17693 
RCDWRc_limit = 8856 
WTRc_limit = 9579 
RTWc_limit = 28064 
CCDLc_limit = 13180 
rwq = 0 
CCDLc_limit_alone = 10168 
WTRc_limit_alone = 8615 
RTWc_limit_alone = 26016 

Commands details: 
total_CMD = 70169 
n_nop = 36190 
Read = 17432 
Write = 0 
L2_Alloc = 0 
L2_WB = 11359 
n_act = 5218 
n_pre = 5205 
n_ref = 0 
n_req = 20669 
total_req = 28791 

Dual Bus Interface Util: 
issued_total_row = 10423 
issued_total_col = 28791 
Row_Bus_Util =  0.148541 
CoL_Bus_Util = 0.410309 
Either_Row_CoL_Bus_Util = 0.484245 
Issued_on_Two_Bus_Simul_Util = 0.074606 
issued_two_Eff = 0.154066 
queue_avg = 22.269178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2692
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 251): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38795 n_act=4998 n_pre=4983 n_ref_event=0 n_req=18639 n_rd=15440 n_rd_L2_A=0 n_write=0 n_wr_bk=10711 bw_util=0.3727
n_activity=54143 dram_eff=0.483
bk0: 903a 55132i bk1: 887a 57717i bk2: 777a 62163i bk3: 792a 61845i bk4: 784a 62870i bk5: 803a 63171i bk6: 854a 59963i bk7: 847a 58816i bk8: 1064a 52240i bk9: 1071a 51976i bk10: 1120a 48682i bk11: 1120a 48610i bk12: 1120a 48959i bk13: 1120a 48796i bk14: 1078a 51520i bk15: 1100a 51074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731741
Row_Buffer_Locality_read = 0.792163
Row_Buffer_Locality_write = 0.439750
Bank_Level_Parallism = 4.953749
Bank_Level_Parallism_Col = 3.275902
Bank_Level_Parallism_Ready = 1.520018
write_to_read_ratio_blp_rw_average = 0.459943
GrpLevelPara = 2.436489 

BW Util details:
bwutil = 0.372686 
total_CMD = 70169 
util_bw = 26151 
Wasted_Col = 22961 
Wasted_Row = 2930 
Idle = 18127 

BW Util Bottlenecks: 
RCDc_limit = 17811 
RCDWRc_limit = 9164 
WTRc_limit = 9858 
RTWc_limit = 26064 
CCDLc_limit = 12753 
rwq = 0 
CCDLc_limit_alone = 9819 
WTRc_limit_alone = 8783 
RTWc_limit_alone = 24205 

Commands details: 
total_CMD = 70169 
n_nop = 38795 
Read = 15440 
Write = 0 
L2_Alloc = 0 
L2_WB = 10711 
n_act = 4998 
n_pre = 4983 
n_ref = 0 
n_req = 18639 
total_req = 26151 

Dual Bus Interface Util: 
issued_total_row = 9981 
issued_total_col = 26151 
Row_Bus_Util =  0.142242 
CoL_Bus_Util = 0.372686 
Either_Row_CoL_Bus_Util = 0.447121 
Issued_on_Two_Bus_Simul_Util = 0.067808 
issued_two_Eff = 0.151654 
queue_avg = 18.676083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6761
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 248): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36011 n_act=5295 n_pre=5279 n_ref_event=0 n_req=20562 n_rd=17375 n_rd_L2_A=0 n_write=0 n_wr_bk=11322 bw_util=0.409
n_activity=57625 dram_eff=0.498
bk0: 996a 53324i bk1: 1016a 56307i bk2: 869a 61545i bk3: 848a 61234i bk4: 836a 63103i bk5: 872a 63121i bk6: 959a 59530i bk7: 968a 58656i bk8: 1216a 52545i bk9: 1224a 51777i bk10: 1280a 47955i bk11: 1280a 46819i bk12: 1280a 46404i bk13: 1280a 46651i bk14: 1224a 49538i bk15: 1227a 49859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742461
Row_Buffer_Locality_read = 0.805134
Row_Buffer_Locality_write = 0.400440
Bank_Level_Parallism = 4.917691
Bank_Level_Parallism_Col = 3.306214
Bank_Level_Parallism_Ready = 1.553821
write_to_read_ratio_blp_rw_average = 0.443408
GrpLevelPara = 2.436651 

BW Util details:
bwutil = 0.408970 
total_CMD = 70169 
util_bw = 28697 
Wasted_Col = 23815 
Wasted_Row = 3387 
Idle = 14270 

BW Util Bottlenecks: 
RCDc_limit = 18643 
RCDWRc_limit = 9460 
WTRc_limit = 10935 
RTWc_limit = 25516 
CCDLc_limit = 13420 
rwq = 0 
CCDLc_limit_alone = 10552 
WTRc_limit_alone = 9739 
RTWc_limit_alone = 23844 

Commands details: 
total_CMD = 70169 
n_nop = 36011 
Read = 17375 
Write = 0 
L2_Alloc = 0 
L2_WB = 11322 
n_act = 5295 
n_pre = 5279 
n_ref = 0 
n_req = 20562 
total_req = 28697 

Dual Bus Interface Util: 
issued_total_row = 10574 
issued_total_col = 28697 
Row_Bus_Util =  0.150693 
CoL_Bus_Util = 0.408970 
Either_Row_CoL_Bus_Util = 0.486796 
Issued_on_Two_Bus_Simul_Util = 0.072867 
issued_two_Eff = 0.149687 
queue_avg = 22.042341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0423
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 231): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38682 n_act=5098 n_pre=5083 n_ref_event=0 n_req=18598 n_rd=15405 n_rd_L2_A=0 n_write=0 n_wr_bk=10667 bw_util=0.3716
n_activity=54505 dram_eff=0.4783
bk0: 896a 54619i bk1: 896a 57152i bk2: 798a 61211i bk3: 770a 61800i bk4: 770a 63407i bk5: 784a 63444i bk6: 854a 60269i bk7: 861a 59461i bk8: 1064a 52725i bk9: 1071a 53002i bk10: 1120a 48507i bk11: 1120a 49193i bk12: 1120a 47860i bk13: 1120a 46748i bk14: 1078a 50669i bk15: 1083a 51032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725654
Row_Buffer_Locality_read = 0.786693
Row_Buffer_Locality_write = 0.430053
Bank_Level_Parallism = 4.987789
Bank_Level_Parallism_Col = 3.319831
Bank_Level_Parallism_Ready = 1.556037
write_to_read_ratio_blp_rw_average = 0.454263
GrpLevelPara = 2.455852 

BW Util details:
bwutil = 0.371560 
total_CMD = 70169 
util_bw = 26072 
Wasted_Col = 22520 
Wasted_Row = 3573 
Idle = 18004 

BW Util Bottlenecks: 
RCDc_limit = 18126 
RCDWRc_limit = 9207 
WTRc_limit = 9257 
RTWc_limit = 24623 
CCDLc_limit = 12060 
rwq = 0 
CCDLc_limit_alone = 9500 
WTRc_limit_alone = 8374 
RTWc_limit_alone = 22946 

Commands details: 
total_CMD = 70169 
n_nop = 38682 
Read = 15405 
Write = 0 
L2_Alloc = 0 
L2_WB = 10667 
n_act = 5098 
n_pre = 5083 
n_ref = 0 
n_req = 18598 
total_req = 26072 

Dual Bus Interface Util: 
issued_total_row = 10181 
issued_total_col = 26072 
Row_Bus_Util =  0.145093 
CoL_Bus_Util = 0.371560 
Either_Row_CoL_Bus_Util = 0.448731 
Issued_on_Two_Bus_Simul_Util = 0.067922 
issued_two_Eff = 0.151364 
queue_avg = 19.190767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1908
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 211): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=35942 n_act=5355 n_pre=5341 n_ref_event=0 n_req=20687 n_rd=17452 n_rd_L2_A=0 n_write=0 n_wr_bk=11345 bw_util=0.4104
n_activity=56939 dram_eff=0.5058
bk0: 1008a 54365i bk1: 996a 57053i bk2: 900a 61038i bk3: 848a 61923i bk4: 892a 62578i bk5: 896a 62529i bk6: 992a 58955i bk7: 992a 58504i bk8: 1216a 51985i bk9: 1224a 52229i bk10: 1280a 46663i bk11: 1280a 47325i bk12: 1272a 46055i bk13: 1272a 46335i bk14: 1192a 49540i bk15: 1192a 50537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740644
Row_Buffer_Locality_read = 0.804755
Row_Buffer_Locality_write = 0.390938
Bank_Level_Parallism = 4.995797
Bank_Level_Parallism_Col = 3.334133
Bank_Level_Parallism_Ready = 1.552940
write_to_read_ratio_blp_rw_average = 0.441431
GrpLevelPara = 2.495426 

BW Util details:
bwutil = 0.410395 
total_CMD = 70169 
util_bw = 28797 
Wasted_Col = 23276 
Wasted_Row = 3121 
Idle = 14975 

BW Util Bottlenecks: 
RCDc_limit = 18310 
RCDWRc_limit = 9696 
WTRc_limit = 10299 
RTWc_limit = 25975 
CCDLc_limit = 12896 
rwq = 0 
CCDLc_limit_alone = 10010 
WTRc_limit_alone = 9163 
RTWc_limit_alone = 24225 

Commands details: 
total_CMD = 70169 
n_nop = 35942 
Read = 17452 
Write = 0 
L2_Alloc = 0 
L2_WB = 11345 
n_act = 5355 
n_pre = 5341 
n_ref = 0 
n_req = 20687 
total_req = 28797 

Dual Bus Interface Util: 
issued_total_row = 10696 
issued_total_col = 28797 
Row_Bus_Util =  0.152432 
CoL_Bus_Util = 0.410395 
Either_Row_CoL_Bus_Util = 0.487779 
Issued_on_Two_Bus_Simul_Util = 0.075047 
issued_two_Eff = 0.153855 
queue_avg = 21.797148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.7971
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 225): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38717 n_act=5124 n_pre=5109 n_ref_event=0 n_req=18555 n_rd=15351 n_rd_L2_A=0 n_write=0 n_wr_bk=10640 bw_util=0.3704
n_activity=54225 dram_eff=0.4793
bk0: 896a 55385i bk1: 884a 57186i bk2: 792a 61033i bk3: 758a 61914i bk4: 791a 63135i bk5: 797a 63186i bk6: 875a 58902i bk7: 871a 58430i bk8: 1064a 52818i bk9: 1071a 51616i bk10: 1120a 49484i bk11: 1120a 48815i bk12: 1113a 47915i bk13: 1113a 48025i bk14: 1043a 50786i bk15: 1043a 52322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723373
Row_Buffer_Locality_read = 0.785905
Row_Buffer_Locality_write = 0.421566
Bank_Level_Parallism = 5.025506
Bank_Level_Parallism_Col = 3.324975
Bank_Level_Parallism_Ready = 1.530722
write_to_read_ratio_blp_rw_average = 0.456697
GrpLevelPara = 2.464414 

BW Util details:
bwutil = 0.370406 
total_CMD = 70169 
util_bw = 25991 
Wasted_Col = 22262 
Wasted_Row = 3539 
Idle = 18377 

BW Util Bottlenecks: 
RCDc_limit = 17942 
RCDWRc_limit = 9627 
WTRc_limit = 9369 
RTWc_limit = 23789 
CCDLc_limit = 12116 
rwq = 0 
CCDLc_limit_alone = 9606 
WTRc_limit_alone = 8441 
RTWc_limit_alone = 22207 

Commands details: 
total_CMD = 70169 
n_nop = 38717 
Read = 15351 
Write = 0 
L2_Alloc = 0 
L2_WB = 10640 
n_act = 5124 
n_pre = 5109 
n_ref = 0 
n_req = 18555 
total_req = 25991 

Dual Bus Interface Util: 
issued_total_row = 10233 
issued_total_col = 25991 
Row_Bus_Util =  0.145834 
CoL_Bus_Util = 0.370406 
Either_Row_CoL_Bus_Util = 0.448232 
Issued_on_Two_Bus_Simul_Util = 0.068007 
issued_two_Eff = 0.151723 
queue_avg = 19.157633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1576
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 252): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36040 n_act=5237 n_pre=5224 n_ref_event=0 n_req=20657 n_rd=17440 n_rd_L2_A=0 n_write=0 n_wr_bk=11405 bw_util=0.4111
n_activity=57055 dram_eff=0.5056
bk0: 1008a 53445i bk1: 976a 56822i bk2: 864a 61311i bk3: 880a 61654i bk4: 880a 62997i bk5: 880a 63079i bk6: 952a 59079i bk7: 968a 58263i bk8: 1216a 51990i bk9: 1224a 51470i bk10: 1280a 47506i bk11: 1280a 47776i bk12: 1280a 46599i bk13: 1280a 45718i bk14: 1240a 49607i bk15: 1232a 50012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746333
Row_Buffer_Locality_read = 0.806938
Row_Buffer_Locality_write = 0.417781
Bank_Level_Parallism = 4.998823
Bank_Level_Parallism_Col = 3.392558
Bank_Level_Parallism_Ready = 1.579823
write_to_read_ratio_blp_rw_average = 0.441573
GrpLevelPara = 2.500418 

BW Util details:
bwutil = 0.411079 
total_CMD = 70169 
util_bw = 28845 
Wasted_Col = 22975 
Wasted_Row = 3399 
Idle = 14950 

BW Util Bottlenecks: 
RCDc_limit = 18002 
RCDWRc_limit = 9149 
WTRc_limit = 10318 
RTWc_limit = 25694 
CCDLc_limit = 12872 
rwq = 0 
CCDLc_limit_alone = 10152 
WTRc_limit_alone = 9309 
RTWc_limit_alone = 23983 

Commands details: 
total_CMD = 70169 
n_nop = 36040 
Read = 17440 
Write = 0 
L2_Alloc = 0 
L2_WB = 11405 
n_act = 5237 
n_pre = 5224 
n_ref = 0 
n_req = 20657 
total_req = 28845 

Dual Bus Interface Util: 
issued_total_row = 10461 
issued_total_col = 28845 
Row_Bus_Util =  0.149083 
CoL_Bus_Util = 0.411079 
Either_Row_CoL_Bus_Util = 0.486383 
Issued_on_Two_Bus_Simul_Util = 0.073779 
issued_two_Eff = 0.151689 
queue_avg = 22.630306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6303
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 239): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=39144 n_act=4988 n_pre=4972 n_ref_event=0 n_req=18442 n_rd=15264 n_rd_L2_A=0 n_write=0 n_wr_bk=10563 bw_util=0.3681
n_activity=53750 dram_eff=0.4805
bk0: 886a 55067i bk1: 854a 57513i bk2: 756a 62324i bk3: 770a 62408i bk4: 770a 63983i bk5: 770a 63575i bk6: 833a 60081i bk7: 847a 59525i bk8: 1064a 53405i bk9: 1071a 52557i bk10: 1120a 48674i bk11: 1120a 48326i bk12: 1120a 47460i bk13: 1120a 47354i bk14: 1085a 51335i bk15: 1078a 51096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729354
Row_Buffer_Locality_read = 0.789205
Row_Buffer_Locality_write = 0.440582
Bank_Level_Parallism = 5.012666
Bank_Level_Parallism_Col = 3.350804
Bank_Level_Parallism_Ready = 1.556433
write_to_read_ratio_blp_rw_average = 0.460770
GrpLevelPara = 2.473033 

BW Util details:
bwutil = 0.368069 
total_CMD = 70169 
util_bw = 25827 
Wasted_Col = 21821 
Wasted_Row = 3512 
Idle = 19009 

BW Util Bottlenecks: 
RCDc_limit = 17416 
RCDWRc_limit = 9008 
WTRc_limit = 8865 
RTWc_limit = 24880 
CCDLc_limit = 12102 
rwq = 0 
CCDLc_limit_alone = 9611 
WTRc_limit_alone = 7950 
RTWc_limit_alone = 23304 

Commands details: 
total_CMD = 70169 
n_nop = 39144 
Read = 15264 
Write = 0 
L2_Alloc = 0 
L2_WB = 10563 
n_act = 4988 
n_pre = 4972 
n_ref = 0 
n_req = 18442 
total_req = 25827 

Dual Bus Interface Util: 
issued_total_row = 9960 
issued_total_col = 25827 
Row_Bus_Util =  0.141943 
CoL_Bus_Util = 0.368069 
Either_Row_CoL_Bus_Util = 0.442147 
Issued_on_Two_Bus_Simul_Util = 0.067865 
issued_two_Eff = 0.153489 
queue_avg = 19.921232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.9212
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 231): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=35831 n_act=5279 n_pre=5264 n_ref_event=0 n_req=20887 n_rd=17659 n_rd_L2_A=0 n_write=0 n_wr_bk=11408 bw_util=0.4142
n_activity=56633 dram_eff=0.5133
bk0: 1044a 54248i bk1: 1008a 57060i bk2: 908a 61013i bk3: 896a 60929i bk4: 904a 62636i bk5: 912a 62591i bk6: 964a 59071i bk7: 964a 58437i bk8: 1216a 51631i bk9: 1224a 51822i bk10: 1280a 48095i bk11: 1280a 47097i bk12: 1280a 46967i bk13: 1279a 46488i bk14: 1260a 49208i bk15: 1240a 49097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746909
Row_Buffer_Locality_read = 0.810430
Row_Buffer_Locality_write = 0.396880
Bank_Level_Parallism = 5.061133
Bank_Level_Parallism_Col = 3.427893
Bank_Level_Parallism_Ready = 1.578113
write_to_read_ratio_blp_rw_average = 0.452561
GrpLevelPara = 2.543607 

BW Util details:
bwutil = 0.414243 
total_CMD = 70169 
util_bw = 29067 
Wasted_Col = 22655 
Wasted_Row = 3044 
Idle = 15403 

BW Util Bottlenecks: 
RCDc_limit = 17565 
RCDWRc_limit = 9451 
WTRc_limit = 9406 
RTWc_limit = 28283 
CCDLc_limit = 12732 
rwq = 0 
CCDLc_limit_alone = 9944 
WTRc_limit_alone = 8497 
RTWc_limit_alone = 26404 

Commands details: 
total_CMD = 70169 
n_nop = 35831 
Read = 17659 
Write = 0 
L2_Alloc = 0 
L2_WB = 11408 
n_act = 5279 
n_pre = 5264 
n_ref = 0 
n_req = 20887 
total_req = 29067 

Dual Bus Interface Util: 
issued_total_row = 10543 
issued_total_col = 29067 
Row_Bus_Util =  0.150252 
CoL_Bus_Util = 0.414243 
Either_Row_CoL_Bus_Util = 0.489361 
Issued_on_Two_Bus_Simul_Util = 0.075133 
issued_two_Eff = 0.153533 
queue_avg = 21.669868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6699
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 122): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38240 n_act=5178 n_pre=5163 n_ref_event=0 n_req=18871 n_rd=15680 n_rd_L2_A=0 n_write=0 n_wr_bk=10678 bw_util=0.3756
n_activity=55063 dram_eff=0.4787
bk0: 938a 54382i bk1: 917a 56769i bk2: 819a 61147i bk3: 819a 61372i bk4: 819a 63245i bk5: 826a 62694i bk6: 847a 60433i bk7: 847a 59187i bk8: 1064a 52612i bk9: 1071a 52871i bk10: 1120a 48500i bk11: 1120a 48475i bk12: 1120a 47325i bk13: 1120a 47685i bk14: 1113a 49994i bk15: 1120a 50379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725461
Row_Buffer_Locality_read = 0.787117
Row_Buffer_Locality_write = 0.422208
Bank_Level_Parallism = 4.995826
Bank_Level_Parallism_Col = 3.303428
Bank_Level_Parallism_Ready = 1.522612
write_to_read_ratio_blp_rw_average = 0.452430
GrpLevelPara = 2.457215 

BW Util details:
bwutil = 0.375636 
total_CMD = 70169 
util_bw = 26358 
Wasted_Col = 23209 
Wasted_Row = 3377 
Idle = 17225 

BW Util Bottlenecks: 
RCDc_limit = 18702 
RCDWRc_limit = 9561 
WTRc_limit = 9279 
RTWc_limit = 26432 
CCDLc_limit = 12636 
rwq = 0 
CCDLc_limit_alone = 10123 
WTRc_limit_alone = 8394 
RTWc_limit_alone = 24804 

Commands details: 
total_CMD = 70169 
n_nop = 38240 
Read = 15680 
Write = 0 
L2_Alloc = 0 
L2_WB = 10678 
n_act = 5178 
n_pre = 5163 
n_ref = 0 
n_req = 18871 
total_req = 26358 

Dual Bus Interface Util: 
issued_total_row = 10341 
issued_total_col = 26358 
Row_Bus_Util =  0.147373 
CoL_Bus_Util = 0.375636 
Either_Row_CoL_Bus_Util = 0.455030 
Issued_on_Two_Bus_Simul_Util = 0.067979 
issued_two_Eff = 0.149394 
queue_avg = 20.092163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.0922
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 184): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36132 n_act=5292 n_pre=5276 n_ref_event=0 n_req=20408 n_rd=17200 n_rd_L2_A=0 n_write=0 n_wr_bk=11368 bw_util=0.4071
n_activity=57238 dram_eff=0.4991
bk0: 984a 53442i bk1: 948a 56317i bk2: 836a 62230i bk3: 836a 62359i bk4: 836a 63336i bk5: 856a 63052i bk6: 944a 59432i bk7: 936a 58834i bk8: 1216a 51647i bk9: 1224a 50996i bk10: 1280a 47459i bk11: 1280a 46724i bk12: 1280a 46396i bk13: 1280a 45682i bk14: 1224a 49417i bk15: 1240a 50497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740690
Row_Buffer_Locality_read = 0.804767
Row_Buffer_Locality_write = 0.397132
Bank_Level_Parallism = 5.002398
Bank_Level_Parallism_Col = 3.362604
Bank_Level_Parallism_Ready = 1.540745
write_to_read_ratio_blp_rw_average = 0.451697
GrpLevelPara = 2.505483 

BW Util details:
bwutil = 0.407131 
total_CMD = 70169 
util_bw = 28568 
Wasted_Col = 23054 
Wasted_Row = 3410 
Idle = 15137 

BW Util Bottlenecks: 
RCDc_limit = 18314 
RCDWRc_limit = 9545 
WTRc_limit = 10148 
RTWc_limit = 26901 
CCDLc_limit = 13105 
rwq = 0 
CCDLc_limit_alone = 10181 
WTRc_limit_alone = 9097 
RTWc_limit_alone = 25028 

Commands details: 
total_CMD = 70169 
n_nop = 36132 
Read = 17200 
Write = 0 
L2_Alloc = 0 
L2_WB = 11368 
n_act = 5292 
n_pre = 5276 
n_ref = 0 
n_req = 20408 
total_req = 28568 

Dual Bus Interface Util: 
issued_total_row = 10568 
issued_total_col = 28568 
Row_Bus_Util =  0.150608 
CoL_Bus_Util = 0.407131 
Either_Row_CoL_Bus_Util = 0.485072 
Issued_on_Two_Bus_Simul_Util = 0.072667 
issued_two_Eff = 0.149808 
queue_avg = 22.445482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4455
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 171): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=39432 n_act=4891 n_pre=4875 n_ref_event=0 n_req=18235 n_rd=15120 n_rd_L2_A=0 n_write=0 n_wr_bk=10461 bw_util=0.3646
n_activity=53571 dram_eff=0.4775
bk0: 868a 55068i bk1: 840a 59043i bk2: 742a 63017i bk3: 742a 63217i bk4: 742a 64082i bk5: 756a 63561i bk6: 826a 59910i bk7: 819a 59708i bk8: 1064a 52439i bk9: 1071a 52045i bk10: 1120a 49010i bk11: 1120a 48191i bk12: 1120a 47800i bk13: 1120a 48066i bk14: 1078a 52214i bk15: 1092a 52434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731780
Row_Buffer_Locality_read = 0.794643
Row_Buffer_Locality_write = 0.426645
Bank_Level_Parallism = 4.921398
Bank_Level_Parallism_Col = 3.294249
Bank_Level_Parallism_Ready = 1.531488
write_to_read_ratio_blp_rw_average = 0.469011
GrpLevelPara = 2.446999 

BW Util details:
bwutil = 0.364563 
total_CMD = 70169 
util_bw = 25581 
Wasted_Col = 21906 
Wasted_Row = 3542 
Idle = 19140 

BW Util Bottlenecks: 
RCDc_limit = 16724 
RCDWRc_limit = 9269 
WTRc_limit = 8144 
RTWc_limit = 24258 
CCDLc_limit = 12301 
rwq = 0 
CCDLc_limit_alone = 9837 
WTRc_limit_alone = 7298 
RTWc_limit_alone = 22640 

Commands details: 
total_CMD = 70169 
n_nop = 39432 
Read = 15120 
Write = 0 
L2_Alloc = 0 
L2_WB = 10461 
n_act = 4891 
n_pre = 4875 
n_ref = 0 
n_req = 18235 
total_req = 25581 

Dual Bus Interface Util: 
issued_total_row = 9766 
issued_total_col = 25581 
Row_Bus_Util =  0.139178 
CoL_Bus_Util = 0.364563 
Either_Row_CoL_Bus_Util = 0.438042 
Issued_on_Two_Bus_Simul_Util = 0.065699 
issued_two_Eff = 0.149982 
queue_avg = 18.961308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.9613
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 174): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36483 n_act=5171 n_pre=5158 n_ref_event=0 n_req=20396 n_rd=17128 n_rd_L2_A=0 n_write=0 n_wr_bk=11350 bw_util=0.4058
n_activity=56074 dram_eff=0.5079
bk0: 944a 54952i bk1: 960a 57218i bk2: 852a 62108i bk3: 836a 62539i bk4: 832a 63304i bk5: 824a 63627i bk6: 952a 59558i bk7: 972a 58689i bk8: 1216a 51675i bk9: 1224a 51641i bk10: 1280a 48280i bk11: 1280a 46277i bk12: 1280a 46743i bk13: 1280a 45377i bk14: 1208a 49867i bk15: 1188a 51217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745426
Row_Buffer_Locality_read = 0.808381
Row_Buffer_Locality_write = 0.408253
Bank_Level_Parallism = 4.998778
Bank_Level_Parallism_Col = 3.373142
Bank_Level_Parallism_Ready = 1.562891
write_to_read_ratio_blp_rw_average = 0.448951
GrpLevelPara = 2.506541 

BW Util details:
bwutil = 0.405849 
total_CMD = 70169 
util_bw = 28478 
Wasted_Col = 22322 
Wasted_Row = 3204 
Idle = 16165 

BW Util Bottlenecks: 
RCDc_limit = 17243 
RCDWRc_limit = 9305 
WTRc_limit = 9659 
RTWc_limit = 25144 
CCDLc_limit = 12685 
rwq = 0 
CCDLc_limit_alone = 9960 
WTRc_limit_alone = 8706 
RTWc_limit_alone = 23372 

Commands details: 
total_CMD = 70169 
n_nop = 36483 
Read = 17128 
Write = 0 
L2_Alloc = 0 
L2_WB = 11350 
n_act = 5171 
n_pre = 5158 
n_ref = 0 
n_req = 20396 
total_req = 28478 

Dual Bus Interface Util: 
issued_total_row = 10329 
issued_total_col = 28478 
Row_Bus_Util =  0.147202 
CoL_Bus_Util = 0.405849 
Either_Row_CoL_Bus_Util = 0.480070 
Issued_on_Two_Bus_Simul_Util = 0.072981 
issued_two_Eff = 0.152022 
queue_avg = 21.839802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.8398
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 180): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=39311 n_act=5029 n_pre=5014 n_ref_event=0 n_req=18296 n_rd=15115 n_rd_L2_A=0 n_write=0 n_wr_bk=10465 bw_util=0.3645
n_activity=53804 dram_eff=0.4754
bk0: 840a 56454i bk1: 861a 58303i bk2: 760a 62527i bk3: 746a 62852i bk4: 741a 63543i bk5: 732a 63516i bk6: 837a 59750i bk7: 858a 59304i bk8: 1064a 52034i bk9: 1071a 51886i bk10: 1120a 48404i bk11: 1120a 48578i bk12: 1120a 48759i bk13: 1120a 48319i bk14: 1075a 52055i bk15: 1050a 51567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724238
Row_Buffer_Locality_read = 0.787538
Row_Buffer_Locality_write = 0.418106
Bank_Level_Parallism = 4.926211
Bank_Level_Parallism_Col = 3.250252
Bank_Level_Parallism_Ready = 1.512275
write_to_read_ratio_blp_rw_average = 0.463152
GrpLevelPara = 2.441835 

BW Util details:
bwutil = 0.364548 
total_CMD = 70169 
util_bw = 25580 
Wasted_Col = 22314 
Wasted_Row = 3482 
Idle = 18793 

BW Util Bottlenecks: 
RCDc_limit = 17574 
RCDWRc_limit = 9439 
WTRc_limit = 9024 
RTWc_limit = 24050 
CCDLc_limit = 11971 
rwq = 0 
CCDLc_limit_alone = 9504 
WTRc_limit_alone = 8160 
RTWc_limit_alone = 22447 

Commands details: 
total_CMD = 70169 
n_nop = 39311 
Read = 15115 
Write = 0 
L2_Alloc = 0 
L2_WB = 10465 
n_act = 5029 
n_pre = 5014 
n_ref = 0 
n_req = 18296 
total_req = 25580 

Dual Bus Interface Util: 
issued_total_row = 10043 
issued_total_col = 25580 
Row_Bus_Util =  0.143126 
CoL_Bus_Util = 0.364548 
Either_Row_CoL_Bus_Util = 0.439767 
Issued_on_Two_Bus_Simul_Util = 0.067907 
issued_two_Eff = 0.154417 
queue_avg = 18.456640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4566
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 237): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=35671 n_act=5352 n_pre=5338 n_ref_event=0 n_req=20782 n_rd=17565 n_rd_L2_A=0 n_write=0 n_wr_bk=11391 bw_util=0.4127
n_activity=57776 dram_eff=0.5012
bk0: 1024a 53590i bk1: 1016a 56227i bk2: 904a 61358i bk3: 888a 61501i bk4: 872a 63597i bk5: 904a 62871i bk6: 949a 59231i bk7: 976a 58460i bk8: 1216a 51736i bk9: 1224a 50899i bk10: 1280a 47209i bk11: 1280a 47466i bk12: 1280a 46810i bk13: 1280a 45491i bk14: 1240a 49771i bk15: 1232a 49777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742189
Row_Buffer_Locality_read = 0.805260
Row_Buffer_Locality_write = 0.396380
Bank_Level_Parallism = 4.924590
Bank_Level_Parallism_Col = 3.284312
Bank_Level_Parallism_Ready = 1.531427
write_to_read_ratio_blp_rw_average = 0.446563
GrpLevelPara = 2.473180 

BW Util details:
bwutil = 0.412661 
total_CMD = 70169 
util_bw = 28956 
Wasted_Col = 24290 
Wasted_Row = 3099 
Idle = 13824 

BW Util Bottlenecks: 
RCDc_limit = 18665 
RCDWRc_limit = 9661 
WTRc_limit = 10232 
RTWc_limit = 27844 
CCDLc_limit = 13448 
rwq = 0 
CCDLc_limit_alone = 10613 
WTRc_limit_alone = 9245 
RTWc_limit_alone = 25996 

Commands details: 
total_CMD = 70169 
n_nop = 35671 
Read = 17565 
Write = 0 
L2_Alloc = 0 
L2_WB = 11391 
n_act = 5352 
n_pre = 5338 
n_ref = 0 
n_req = 20782 
total_req = 28956 

Dual Bus Interface Util: 
issued_total_row = 10690 
issued_total_col = 28956 
Row_Bus_Util =  0.152346 
CoL_Bus_Util = 0.412661 
Either_Row_CoL_Bus_Util = 0.491642 
Issued_on_Two_Bus_Simul_Util = 0.073366 
issued_two_Eff = 0.149226 
queue_avg = 21.920094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.9201
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 203): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38654 n_act=5161 n_pre=5145 n_ref_event=0 n_req=18734 n_rd=15504 n_rd_L2_A=0 n_write=0 n_wr_bk=10640 bw_util=0.3726
n_activity=54547 dram_eff=0.4793
bk0: 903a 55118i bk1: 907a 56722i bk2: 794a 61624i bk3: 806a 61738i bk4: 777a 63653i bk5: 816a 62772i bk6: 847a 59598i bk7: 868a 59108i bk8: 1064a 52470i bk9: 1071a 51845i bk10: 1120a 48444i bk11: 1120a 47966i bk12: 1120a 48326i bk13: 1120a 48179i bk14: 1085a 50876i bk15: 1086a 51666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723863
Row_Buffer_Locality_read = 0.787336
Row_Buffer_Locality_write = 0.414519
Bank_Level_Parallism = 4.969379
Bank_Level_Parallism_Col = 3.304409
Bank_Level_Parallism_Ready = 1.535802
write_to_read_ratio_blp_rw_average = 0.458171
GrpLevelPara = 2.468424 

BW Util details:
bwutil = 0.372586 
total_CMD = 70169 
util_bw = 26144 
Wasted_Col = 22731 
Wasted_Row = 3704 
Idle = 17590 

BW Util Bottlenecks: 
RCDc_limit = 17972 
RCDWRc_limit = 9799 
WTRc_limit = 8997 
RTWc_limit = 25358 
CCDLc_limit = 11986 
rwq = 0 
CCDLc_limit_alone = 9550 
WTRc_limit_alone = 8178 
RTWc_limit_alone = 23741 

Commands details: 
total_CMD = 70169 
n_nop = 38654 
Read = 15504 
Write = 0 
L2_Alloc = 0 
L2_WB = 10640 
n_act = 5161 
n_pre = 5145 
n_ref = 0 
n_req = 18734 
total_req = 26144 

Dual Bus Interface Util: 
issued_total_row = 10306 
issued_total_col = 26144 
Row_Bus_Util =  0.146874 
CoL_Bus_Util = 0.372586 
Either_Row_CoL_Bus_Util = 0.449130 
Issued_on_Two_Bus_Simul_Util = 0.070330 
issued_two_Eff = 0.156592 
queue_avg = 19.443871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4439
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 212): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36066 n_act=5366 n_pre=5350 n_ref_event=0 n_req=20522 n_rd=17311 n_rd_L2_A=0 n_write=0 n_wr_bk=11281 bw_util=0.4075
n_activity=56992 dram_eff=0.5017
bk0: 1004a 54102i bk1: 967a 56713i bk2: 848a 61473i bk3: 844a 61924i bk4: 856a 63051i bk5: 876a 62635i bk6: 968a 58672i bk7: 968a 58616i bk8: 1216a 52224i bk9: 1224a 51545i bk10: 1280a 47052i bk11: 1280a 47545i bk12: 1280a 46269i bk13: 1280a 45480i bk14: 1212a 49690i bk15: 1208a 49587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738091
Row_Buffer_Locality_read = 0.803096
Row_Buffer_Locality_write = 0.383622
Bank_Level_Parallism = 5.011995
Bank_Level_Parallism_Col = 3.334963
Bank_Level_Parallism_Ready = 1.557673
write_to_read_ratio_blp_rw_average = 0.446194
GrpLevelPara = 2.477684 

BW Util details:
bwutil = 0.407473 
total_CMD = 70169 
util_bw = 28592 
Wasted_Col = 23530 
Wasted_Row = 3067 
Idle = 14980 

BW Util Bottlenecks: 
RCDc_limit = 18350 
RCDWRc_limit = 9862 
WTRc_limit = 10386 
RTWc_limit = 26242 
CCDLc_limit = 13490 
rwq = 0 
CCDLc_limit_alone = 10752 
WTRc_limit_alone = 9401 
RTWc_limit_alone = 24489 

Commands details: 
total_CMD = 70169 
n_nop = 36066 
Read = 17311 
Write = 0 
L2_Alloc = 0 
L2_WB = 11281 
n_act = 5366 
n_pre = 5350 
n_ref = 0 
n_req = 20522 
total_req = 28592 

Dual Bus Interface Util: 
issued_total_row = 10716 
issued_total_col = 28592 
Row_Bus_Util =  0.152717 
CoL_Bus_Util = 0.407473 
Either_Row_CoL_Bus_Util = 0.486012 
Issued_on_Two_Bus_Simul_Util = 0.074178 
issued_two_Eff = 0.152626 
queue_avg = 21.574841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.5748
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 232): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38465 n_act=5255 n_pre=5239 n_ref_event=0 n_req=18637 n_rd=15458 n_rd_L2_A=0 n_write=0 n_wr_bk=10570 bw_util=0.3709
n_activity=54694 dram_eff=0.4759
bk0: 910a 54958i bk1: 917a 56356i bk2: 777a 60455i bk3: 790a 60759i bk4: 781a 62981i bk5: 804a 62660i bk6: 840a 59799i bk7: 861a 59069i bk8: 1064a 51699i bk9: 1071a 50961i bk10: 1120a 48144i bk11: 1120a 48375i bk12: 1120a 47437i bk13: 1120a 48538i bk14: 1071a 51116i bk15: 1092a 49996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717731
Row_Buffer_Locality_read = 0.783002
Row_Buffer_Locality_write = 0.397972
Bank_Level_Parallism = 5.113210
Bank_Level_Parallism_Col = 3.388481
Bank_Level_Parallism_Ready = 1.550907
write_to_read_ratio_blp_rw_average = 0.454937
GrpLevelPara = 2.494492 

BW Util details:
bwutil = 0.370933 
total_CMD = 70169 
util_bw = 26028 
Wasted_Col = 22850 
Wasted_Row = 3538 
Idle = 17753 

BW Util Bottlenecks: 
RCDc_limit = 18745 
RCDWRc_limit = 9670 
WTRc_limit = 9671 
RTWc_limit = 27018 
CCDLc_limit = 12547 
rwq = 0 
CCDLc_limit_alone = 9730 
WTRc_limit_alone = 8649 
RTWc_limit_alone = 25223 

Commands details: 
total_CMD = 70169 
n_nop = 38465 
Read = 15458 
Write = 0 
L2_Alloc = 0 
L2_WB = 10570 
n_act = 5255 
n_pre = 5239 
n_ref = 0 
n_req = 18637 
total_req = 26028 

Dual Bus Interface Util: 
issued_total_row = 10494 
issued_total_col = 26028 
Row_Bus_Util =  0.149553 
CoL_Bus_Util = 0.370933 
Either_Row_CoL_Bus_Util = 0.451823 
Issued_on_Two_Bus_Simul_Util = 0.068663 
issued_two_Eff = 0.151968 
queue_avg = 19.116362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.1164
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 203): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36289 n_act=5286 n_pre=5273 n_ref_event=0 n_req=20507 n_rd=17329 n_rd_L2_A=0 n_write=0 n_wr_bk=11139 bw_util=0.4057
n_activity=56688 dram_eff=0.5022
bk0: 984a 55814i bk1: 968a 56759i bk2: 848a 61797i bk3: 868a 61373i bk4: 856a 63067i bk5: 872a 62280i bk6: 937a 59418i bk7: 952a 58738i bk8: 1216a 50660i bk9: 1224a 50691i bk10: 1280a 46556i bk11: 1280a 46936i bk12: 1280a 46931i bk13: 1280a 47045i bk14: 1240a 50686i bk15: 1244a 50751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741584
Row_Buffer_Locality_read = 0.802262
Row_Buffer_Locality_write = 0.406250
Bank_Level_Parallism = 4.969240
Bank_Level_Parallism_Col = 3.330926
Bank_Level_Parallism_Ready = 1.543452
write_to_read_ratio_blp_rw_average = 0.439276
GrpLevelPara = 2.476925 

BW Util details:
bwutil = 0.405706 
total_CMD = 70169 
util_bw = 28468 
Wasted_Col = 23265 
Wasted_Row = 3338 
Idle = 15098 

BW Util Bottlenecks: 
RCDc_limit = 18693 
RCDWRc_limit = 9075 
WTRc_limit = 9146 
RTWc_limit = 27049 
CCDLc_limit = 12990 
rwq = 0 
CCDLc_limit_alone = 10254 
WTRc_limit_alone = 8222 
RTWc_limit_alone = 25237 

Commands details: 
total_CMD = 70169 
n_nop = 36289 
Read = 17329 
Write = 0 
L2_Alloc = 0 
L2_WB = 11139 
n_act = 5286 
n_pre = 5273 
n_ref = 0 
n_req = 20507 
total_req = 28468 

Dual Bus Interface Util: 
issued_total_row = 10559 
issued_total_col = 28468 
Row_Bus_Util =  0.150480 
CoL_Bus_Util = 0.405706 
Either_Row_CoL_Bus_Util = 0.482834 
Issued_on_Two_Bus_Simul_Util = 0.073351 
issued_two_Eff = 0.151919 
queue_avg = 21.482649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.4826
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 234): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38865 n_act=5109 n_pre=5093 n_ref_event=0 n_req=18551 n_rd=15423 n_rd_L2_A=0 n_write=0 n_wr_bk=10438 bw_util=0.3686
n_activity=53901 dram_eff=0.4798
bk0: 891a 55100i bk1: 887a 57684i bk2: 773a 61286i bk3: 799a 61825i bk4: 782a 63098i bk5: 796a 62171i bk6: 830a 60129i bk7: 844a 59032i bk8: 1064a 52787i bk9: 1071a 52369i bk10: 1120a 48732i bk11: 1120a 48535i bk12: 1120a 48635i bk13: 1120a 49063i bk14: 1103a 51531i bk15: 1103a 50248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724320
Row_Buffer_Locality_read = 0.786488
Row_Buffer_Locality_write = 0.416319
Bank_Level_Parallism = 5.032623
Bank_Level_Parallism_Col = 3.323618
Bank_Level_Parallism_Ready = 1.558486
write_to_read_ratio_blp_rw_average = 0.440074
GrpLevelPara = 2.450914 

BW Util details:
bwutil = 0.368553 
total_CMD = 70169 
util_bw = 25861 
Wasted_Col = 22320 
Wasted_Row = 3286 
Idle = 18702 

BW Util Bottlenecks: 
RCDc_limit = 18287 
RCDWRc_limit = 9083 
WTRc_limit = 9124 
RTWc_limit = 23833 
CCDLc_limit = 11965 
rwq = 0 
CCDLc_limit_alone = 9664 
WTRc_limit_alone = 8290 
RTWc_limit_alone = 22366 

Commands details: 
total_CMD = 70169 
n_nop = 38865 
Read = 15423 
Write = 0 
L2_Alloc = 0 
L2_WB = 10438 
n_act = 5109 
n_pre = 5093 
n_ref = 0 
n_req = 18551 
total_req = 25861 

Dual Bus Interface Util: 
issued_total_row = 10202 
issued_total_col = 25861 
Row_Bus_Util =  0.145392 
CoL_Bus_Util = 0.368553 
Either_Row_CoL_Bus_Util = 0.446123 
Issued_on_Two_Bus_Simul_Util = 0.067822 
issued_two_Eff = 0.152025 
queue_avg = 18.770483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7705
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 230): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36137 n_act=5301 n_pre=5285 n_ref_event=0 n_req=20701 n_rd=17574 n_rd_L2_A=0 n_write=0 n_wr_bk=11024 bw_util=0.4076
n_activity=57040 dram_eff=0.5014
bk0: 1052a 55212i bk1: 1004a 56230i bk2: 892a 61459i bk3: 888a 62235i bk4: 890a 62999i bk5: 900a 62517i bk6: 944a 58933i bk7: 952a 58582i bk8: 1216a 51846i bk9: 1224a 50885i bk10: 1280a 47374i bk11: 1280a 46273i bk12: 1280a 46160i bk13: 1280a 47275i bk14: 1240a 49395i bk15: 1252a 49532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743631
Row_Buffer_Locality_read = 0.807579
Row_Buffer_Locality_write = 0.382116
Bank_Level_Parallism = 4.984459
Bank_Level_Parallism_Col = 3.349679
Bank_Level_Parallism_Ready = 1.563361
write_to_read_ratio_blp_rw_average = 0.447741
GrpLevelPara = 2.479235 

BW Util details:
bwutil = 0.407559 
total_CMD = 70169 
util_bw = 28598 
Wasted_Col = 23723 
Wasted_Row = 3146 
Idle = 14702 

BW Util Bottlenecks: 
RCDc_limit = 18440 
RCDWRc_limit = 9616 
WTRc_limit = 9718 
RTWc_limit = 29049 
CCDLc_limit = 12825 
rwq = 0 
CCDLc_limit_alone = 9961 
WTRc_limit_alone = 8811 
RTWc_limit_alone = 27092 

Commands details: 
total_CMD = 70169 
n_nop = 36137 
Read = 17574 
Write = 0 
L2_Alloc = 0 
L2_WB = 11024 
n_act = 5301 
n_pre = 5285 
n_ref = 0 
n_req = 20701 
total_req = 28598 

Dual Bus Interface Util: 
issued_total_row = 10586 
issued_total_col = 28598 
Row_Bus_Util =  0.150864 
CoL_Bus_Util = 0.407559 
Either_Row_CoL_Bus_Util = 0.485000 
Issued_on_Two_Bus_Simul_Util = 0.073423 
issued_two_Eff = 0.151387 
queue_avg = 21.681568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6816
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 254): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38698 n_act=5193 n_pre=5177 n_ref_event=0 n_req=18737 n_rd=15620 n_rd_L2_A=0 n_write=0 n_wr_bk=10378 bw_util=0.3705
n_activity=54186 dram_eff=0.4798
bk0: 936a 55289i bk1: 911a 56599i bk2: 813a 61347i bk3: 803a 62099i bk4: 803a 63329i bk5: 824a 62819i bk6: 851a 60074i bk7: 851a 58832i bk8: 1064a 52850i bk9: 1071a 52405i bk10: 1120a 48693i bk11: 1120a 49045i bk12: 1120a 48071i bk13: 1120a 47597i bk14: 1103a 50757i bk15: 1110a 51510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722848
Row_Buffer_Locality_read = 0.785019
Row_Buffer_Locality_write = 0.411293
Bank_Level_Parallism = 5.008472
Bank_Level_Parallism_Col = 3.287933
Bank_Level_Parallism_Ready = 1.552466
write_to_read_ratio_blp_rw_average = 0.438323
GrpLevelPara = 2.460572 

BW Util details:
bwutil = 0.370505 
total_CMD = 70169 
util_bw = 25998 
Wasted_Col = 22531 
Wasted_Row = 3408 
Idle = 18232 

BW Util Bottlenecks: 
RCDc_limit = 18416 
RCDWRc_limit = 9551 
WTRc_limit = 10198 
RTWc_limit = 23556 
CCDLc_limit = 11683 
rwq = 0 
CCDLc_limit_alone = 9301 
WTRc_limit_alone = 9266 
RTWc_limit_alone = 22106 

Commands details: 
total_CMD = 70169 
n_nop = 38698 
Read = 15620 
Write = 0 
L2_Alloc = 0 
L2_WB = 10378 
n_act = 5193 
n_pre = 5177 
n_ref = 0 
n_req = 18737 
total_req = 25998 

Dual Bus Interface Util: 
issued_total_row = 10370 
issued_total_col = 25998 
Row_Bus_Util =  0.147786 
CoL_Bus_Util = 0.370505 
Either_Row_CoL_Bus_Util = 0.448503 
Issued_on_Two_Bus_Simul_Util = 0.069789 
issued_two_Eff = 0.155604 
queue_avg = 18.530233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5302
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 255): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=37605 n_act=4950 n_pre=4934 n_ref_event=0 n_req=19835 n_rd=16800 n_rd_L2_A=0 n_write=0 n_wr_bk=10729 bw_util=0.3923
n_activity=55367 dram_eff=0.4972
bk0: 920a 57698i bk1: 896a 57458i bk2: 784a 63080i bk3: 792a 63554i bk4: 800a 63982i bk5: 796a 64070i bk6: 928a 59841i bk7: 952a 58624i bk8: 1216a 51813i bk9: 1224a 51407i bk10: 1280a 46952i bk11: 1280a 46848i bk12: 1280a 47575i bk13: 1280a 46881i bk14: 1192a 52202i bk15: 1180a 51908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750441
Row_Buffer_Locality_read = 0.808452
Row_Buffer_Locality_write = 0.429325
Bank_Level_Parallism = 4.850533
Bank_Level_Parallism_Col = 3.291135
Bank_Level_Parallism_Ready = 1.539940
write_to_read_ratio_blp_rw_average = 0.450026
GrpLevelPara = 2.478743 

BW Util details:
bwutil = 0.392324 
total_CMD = 70169 
util_bw = 27529 
Wasted_Col = 22304 
Wasted_Row = 3490 
Idle = 16846 

BW Util Bottlenecks: 
RCDc_limit = 17464 
RCDWRc_limit = 8904 
WTRc_limit = 8819 
RTWc_limit = 25147 
CCDLc_limit = 12290 
rwq = 0 
CCDLc_limit_alone = 9711 
WTRc_limit_alone = 7992 
RTWc_limit_alone = 23395 

Commands details: 
total_CMD = 70169 
n_nop = 37605 
Read = 16800 
Write = 0 
L2_Alloc = 0 
L2_WB = 10729 
n_act = 4950 
n_pre = 4934 
n_ref = 0 
n_req = 19835 
total_req = 27529 

Dual Bus Interface Util: 
issued_total_row = 9884 
issued_total_col = 27529 
Row_Bus_Util =  0.140860 
CoL_Bus_Util = 0.392324 
Either_Row_CoL_Bus_Util = 0.464080 
Issued_on_Two_Bus_Simul_Util = 0.069105 
issued_two_Eff = 0.148907 
queue_avg = 21.755333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.7553
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 219): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=40308 n_act=4787 n_pre=4773 n_ref_event=0 n_req=17874 n_rd=14866 n_rd_L2_A=0 n_write=0 n_wr_bk=9903 bw_util=0.353
n_activity=52538 dram_eff=0.4714
bk0: 827a 58702i bk1: 817a 58258i bk2: 712a 63261i bk3: 719a 63284i bk4: 704a 64545i bk5: 722a 63878i bk6: 798a 60679i bk7: 833a 59136i bk8: 1064a 52600i bk9: 1071a 51661i bk10: 1120a 49006i bk11: 1120a 48399i bk12: 1120a 49587i bk13: 1120a 48728i bk14: 1065a 53792i bk15: 1054a 53681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731649
Row_Buffer_Locality_read = 0.791849
Row_Buffer_Locality_write = 0.430971
Bank_Level_Parallism = 4.842165
Bank_Level_Parallism_Col = 3.234902
Bank_Level_Parallism_Ready = 1.501393
write_to_read_ratio_blp_rw_average = 0.456525
GrpLevelPara = 2.440799 

BW Util details:
bwutil = 0.352991 
total_CMD = 70169 
util_bw = 24769 
Wasted_Col = 21357 
Wasted_Row = 3717 
Idle = 20326 

BW Util Bottlenecks: 
RCDc_limit = 17049 
RCDWRc_limit = 8952 
WTRc_limit = 8039 
RTWc_limit = 22899 
CCDLc_limit = 11439 
rwq = 0 
CCDLc_limit_alone = 9158 
WTRc_limit_alone = 7332 
RTWc_limit_alone = 21325 

Commands details: 
total_CMD = 70169 
n_nop = 40308 
Read = 14866 
Write = 0 
L2_Alloc = 0 
L2_WB = 9903 
n_act = 4787 
n_pre = 4773 
n_ref = 0 
n_req = 17874 
total_req = 24769 

Dual Bus Interface Util: 
issued_total_row = 9560 
issued_total_col = 24769 
Row_Bus_Util =  0.136242 
CoL_Bus_Util = 0.352991 
Either_Row_CoL_Bus_Util = 0.425558 
Issued_on_Two_Bus_Simul_Util = 0.063675 
issued_two_Eff = 0.149627 
queue_avg = 18.391142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3911
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 232): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36531 n_act=5175 n_pre=5161 n_ref_event=0 n_req=20485 n_rd=17372 n_rd_L2_A=0 n_write=0 n_wr_bk=11015 bw_util=0.4046
n_activity=56792 dram_eff=0.4998
bk0: 984a 57169i bk1: 1000a 57160i bk2: 871a 61936i bk3: 864a 62639i bk4: 860a 62942i bk5: 880a 62554i bk6: 948a 59883i bk7: 984a 58117i bk8: 1216a 51579i bk9: 1224a 51471i bk10: 1280a 48460i bk11: 1280a 46565i bk12: 1272a 46704i bk13: 1280a 46525i bk14: 1225a 50328i bk15: 1204a 51132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747118
Row_Buffer_Locality_read = 0.808633
Row_Buffer_Locality_write = 0.402002
Bank_Level_Parallism = 4.879349
Bank_Level_Parallism_Col = 3.278268
Bank_Level_Parallism_Ready = 1.519322
write_to_read_ratio_blp_rw_average = 0.448273
GrpLevelPara = 2.464552 

BW Util details:
bwutil = 0.404552 
total_CMD = 70169 
util_bw = 28387 
Wasted_Col = 23337 
Wasted_Row = 3203 
Idle = 15242 

BW Util Bottlenecks: 
RCDc_limit = 17860 
RCDWRc_limit = 9271 
WTRc_limit = 9188 
RTWc_limit = 26608 
CCDLc_limit = 13006 
rwq = 0 
CCDLc_limit_alone = 10292 
WTRc_limit_alone = 8243 
RTWc_limit_alone = 24839 

Commands details: 
total_CMD = 70169 
n_nop = 36531 
Read = 17372 
Write = 0 
L2_Alloc = 0 
L2_WB = 11015 
n_act = 5175 
n_pre = 5161 
n_ref = 0 
n_req = 20485 
total_req = 28387 

Dual Bus Interface Util: 
issued_total_row = 10336 
issued_total_col = 28387 
Row_Bus_Util =  0.147302 
CoL_Bus_Util = 0.404552 
Either_Row_CoL_Bus_Util = 0.479385 
Issued_on_Two_Bus_Simul_Util = 0.072468 
issued_two_Eff = 0.151168 
queue_avg = 21.692514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.6925
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 224): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=39119 n_act=5044 n_pre=5033 n_ref_event=0 n_req=18512 n_rd=15402 n_rd_L2_A=0 n_write=0 n_wr_bk=10282 bw_util=0.366
n_activity=53615 dram_eff=0.479
bk0: 890a 56589i bk1: 899a 57367i bk2: 782a 62153i bk3: 780a 62506i bk4: 775a 63352i bk5: 791a 63148i bk6: 840a 59823i bk7: 861a 59345i bk8: 1064a 52092i bk9: 1071a 52570i bk10: 1120a 49387i bk11: 1120a 48679i bk12: 1113a 47587i bk13: 1120a 48153i bk14: 1091a 51581i bk15: 1085a 50898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726889
Row_Buffer_Locality_read = 0.788315
Row_Buffer_Locality_write = 0.419857
Bank_Level_Parallism = 4.994829
Bank_Level_Parallism_Col = 3.308558
Bank_Level_Parallism_Ready = 1.543140
write_to_read_ratio_blp_rw_average = 0.456623
GrpLevelPara = 2.459207 

BW Util details:
bwutil = 0.366031 
total_CMD = 70169 
util_bw = 25684 
Wasted_Col = 22196 
Wasted_Row = 3364 
Idle = 18925 

BW Util Bottlenecks: 
RCDc_limit = 17888 
RCDWRc_limit = 9248 
WTRc_limit = 9360 
RTWc_limit = 23997 
CCDLc_limit = 12020 
rwq = 0 
CCDLc_limit_alone = 9495 
WTRc_limit_alone = 8429 
RTWc_limit_alone = 22403 

Commands details: 
total_CMD = 70169 
n_nop = 39119 
Read = 15402 
Write = 0 
L2_Alloc = 0 
L2_WB = 10282 
n_act = 5044 
n_pre = 5033 
n_ref = 0 
n_req = 18512 
total_req = 25684 

Dual Bus Interface Util: 
issued_total_row = 10077 
issued_total_col = 25684 
Row_Bus_Util =  0.143610 
CoL_Bus_Util = 0.366031 
Either_Row_CoL_Bus_Util = 0.442503 
Issued_on_Two_Bus_Simul_Util = 0.067138 
issued_two_Eff = 0.151723 
queue_avg = 18.763128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7631
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 229): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=36421 n_act=5197 n_pre=5181 n_ref_event=0 n_req=20446 n_rd=17295 n_rd_L2_A=0 n_write=0 n_wr_bk=11131 bw_util=0.4051
n_activity=56907 dram_eff=0.4995
bk0: 1000a 56171i bk1: 964a 56523i bk2: 876a 61141i bk3: 828a 62543i bk4: 851a 63379i bk5: 848a 63161i bk6: 944a 59143i bk7: 964a 58408i bk8: 1216a 50959i bk9: 1224a 51107i bk10: 1280a 48483i bk11: 1280a 47026i bk12: 1280a 47442i bk13: 1280a 47337i bk14: 1248a 50449i bk15: 1212a 50382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745459
Row_Buffer_Locality_read = 0.808742
Row_Buffer_Locality_write = 0.395654
Bank_Level_Parallism = 4.890936
Bank_Level_Parallism_Col = 3.305278
Bank_Level_Parallism_Ready = 1.556462
write_to_read_ratio_blp_rw_average = 0.446430
GrpLevelPara = 2.474474 

BW Util details:
bwutil = 0.405108 
total_CMD = 70169 
util_bw = 28426 
Wasted_Col = 23046 
Wasted_Row = 3624 
Idle = 15073 

BW Util Bottlenecks: 
RCDc_limit = 17739 
RCDWRc_limit = 9446 
WTRc_limit = 9599 
RTWc_limit = 25445 
CCDLc_limit = 12663 
rwq = 0 
CCDLc_limit_alone = 10093 
WTRc_limit_alone = 8713 
RTWc_limit_alone = 23761 

Commands details: 
total_CMD = 70169 
n_nop = 36421 
Read = 17295 
Write = 0 
L2_Alloc = 0 
L2_WB = 11131 
n_act = 5197 
n_pre = 5181 
n_ref = 0 
n_req = 20446 
total_req = 28426 

Dual Bus Interface Util: 
issued_total_row = 10378 
issued_total_col = 28426 
Row_Bus_Util =  0.147900 
CoL_Bus_Util = 0.405108 
Either_Row_CoL_Bus_Util = 0.480953 
Issued_on_Two_Bus_Simul_Util = 0.072055 
issued_two_Eff = 0.149816 
queue_avg = 21.479998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.48
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 220): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70169 n_nop=38956 n_act=5137 n_pre=5122 n_ref_event=0 n_req=18382 n_rd=15251 n_rd_L2_A=0 n_write=0 n_wr_bk=10416 bw_util=0.3658
n_activity=54772 dram_eff=0.4686
bk0: 875a 56068i bk1: 872a 57059i bk2: 777a 61369i bk3: 750a 62394i bk4: 756a 63024i bk5: 763a 63034i bk6: 826a 60285i bk7: 847a 59642i bk8: 1064a 52663i bk9: 1071a 52494i bk10: 1120a 49071i bk11: 1120a 48484i bk12: 1120a 48454i bk13: 1120a 48940i bk14: 1092a 51137i bk15: 1078a 51397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720205
Row_Buffer_Locality_read = 0.783584
Row_Buffer_Locality_write = 0.409762
Bank_Level_Parallism = 4.868380
Bank_Level_Parallism_Col = 3.204123
Bank_Level_Parallism_Ready = 1.525266
write_to_read_ratio_blp_rw_average = 0.449318
GrpLevelPara = 2.410005 

BW Util details:
bwutil = 0.365788 
total_CMD = 70169 
util_bw = 25667 
Wasted_Col = 23059 
Wasted_Row = 3766 
Idle = 17677 

BW Util Bottlenecks: 
RCDc_limit = 18386 
RCDWRc_limit = 9774 
WTRc_limit = 9509 
RTWc_limit = 23281 
CCDLc_limit = 12070 
rwq = 0 
CCDLc_limit_alone = 9727 
WTRc_limit_alone = 8629 
RTWc_limit_alone = 21818 

Commands details: 
total_CMD = 70169 
n_nop = 38956 
Read = 15251 
Write = 0 
L2_Alloc = 0 
L2_WB = 10416 
n_act = 5137 
n_pre = 5122 
n_ref = 0 
n_req = 18382 
total_req = 25667 

Dual Bus Interface Util: 
issued_total_row = 10259 
issued_total_col = 25667 
Row_Bus_Util =  0.146204 
CoL_Bus_Util = 0.365788 
Either_Row_CoL_Bus_Util = 0.444826 
Issued_on_Two_Bus_Simul_Util = 0.067166 
issued_two_Eff = 0.150995 
queue_avg = 18.773973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23916, Miss = 16161, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[1]: Access = 23729, Miss = 16109, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[2]: Access = 22136, Miss = 14996, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 243
L2_cache_bank[3]: Access = 21474, Miss = 14677, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 464
L2_cache_bank[4]: Access = 24080, Miss = 16241, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 525
L2_cache_bank[5]: Access = 23408, Miss = 15942, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 705
L2_cache_bank[6]: Access = 21914, Miss = 14896, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 21253, Miss = 14553, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 23719, Miss = 16154, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 23684, Miss = 15918, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[10]: Access = 21667, Miss = 14852, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21612, Miss = 14655, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 23673, Miss = 16141, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23618, Miss = 15973, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[14]: Access = 21701, Miss = 14893, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21516, Miss = 14678, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24055, Miss = 16335, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 23289, Miss = 15955, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[18]: Access = 21923, Miss = 14906, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 21201, Miss = 14561, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[20]: Access = 23941, Miss = 16220, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 148
L2_cache_bank[21]: Access = 23638, Miss = 15964, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[22]: Access = 21768, Miss = 14830, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21473, Miss = 14626, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24161, Miss = 16371, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 23427, Miss = 16052, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[26]: Access = 21884, Miss = 14920, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 21433, Miss = 14775, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23802, Miss = 16051, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 23531, Miss = 15952, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[30]: Access = 21566, Miss = 14660, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21344, Miss = 14550, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 23678, Miss = 16006, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 23463, Miss = 15939, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 15
L2_cache_bank[34]: Access = 21479, Miss = 14630, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 21353, Miss = 14607, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 23636, Miss = 16136, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 24268, Miss = 16274, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 21584, Miss = 14789, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 22086, Miss = 14901, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 23676, Miss = 15968, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 23749, Miss = 15955, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[42]: Access = 21544, Miss = 14673, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 21725, Miss = 14736, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 23712, Miss = 15987, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 23784, Miss = 16039, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 21553, Miss = 14677, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 21690, Miss = 14754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 23594, Miss = 16108, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 23825, Miss = 16166, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 21848, Miss = 14838, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 21811, Miss = 14833, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 23522, Miss = 15775, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 23556, Miss = 15835, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 21366, Miss = 14440, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 21424, Miss = 14522, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 23663, Miss = 15850, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 24085, Miss = 16168, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 21554, Miss = 14609, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[59]: Access = 22018, Miss = 14906, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 23588, Miss = 15992, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 23894, Miss = 16041, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 21431, Miss = 14634, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 151
L2_cache_bank[63]: Access = 21835, Miss = 14787, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1451530
L2_total_cache_misses = 985142
L2_total_cache_miss_rate = 0.6787
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 2413
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 387323
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 466388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 351090
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 923292
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2413
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.088

icnt_total_pkts_mem_to_simt=1914053
icnt_total_pkts_simt_to_mem=1978312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1978312
Req_Network_cycles = 93449
Req_Network_injected_packets_per_cycle =      21.1700 
Req_Network_conflicts_per_cycle =      51.0356
Req_Network_conflicts_per_cycle_util =      54.0270
Req_Bank_Level_Parallism =      21.9840
Req_Network_in_buffer_full_per_cycle =      55.9778
Req_Network_in_buffer_avg_util =     436.5718
Req_Network_out_buffer_full_per_cycle =       3.8572
Req_Network_out_buffer_avg_util =     151.2436

Reply_Network_injected_packets_num = 1914203
Reply_Network_cycles = 93449
Reply_Network_injected_packets_per_cycle =       20.4839
Reply_Network_conflicts_per_cycle =        8.4936
Reply_Network_conflicts_per_cycle_util =       9.3513
Reply_Bank_Level_Parallism =      22.5509
Reply_Network_in_buffer_full_per_cycle =       0.0025
Reply_Network_in_buffer_avg_util =      12.4704
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2560
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 14 sec (734 sec)
gpgpu_simulation_rate = 80548 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 8913385x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
