============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:45:12 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-28 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[6].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[6].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1890            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1990          100     
                                              
             Setup:-     135                  
       Uncertainty:-      50                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-    1733                  
             Slack:=     -28                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q F     DFFRHQX4      10 24.8   175   313     413    (-,-) 
  g6566__5115/Y                                                 -       S0->Y F     MXI2X4         4  9.8    83   304     716    (-,-) 
  g6489__8428/Y                                                 -       S0->Y R     CLKMX2X3       2  6.2    73   229     945    (-,-) 
  g6387__6161/Y                                                 -       A1->Y F     AOI21X4        2  6.0   134   128    1073    (-,-) 
  g6375__7482/Y                                                 -       B->Y  R     NOR2BX4        1  5.3    96   113    1186    (-,-) 
  g6361__5107/Y                                                 -       B->Y  F     NOR2X6         2  6.0    56    73    1259    (-,-) 
  g6351__4733/Y                                                 -       B->Y  R     NOR2BX4        1  6.1    95    82    1341    (-,-) 
  g6339__7098/Y                                                 -       B->Y  F     NOR2X8         2  7.0    62    69    1410    (-,-) 
  g6332__2398/Y                                                 -       B->Y  R     XNOR2X1        1  3.3    86   208    1619    (-,-) 
  g6318__7098/Y                                                 -       B->Y  R     CLKMX2X3       1  3.2    54   214    1833    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[6].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1833    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

