<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>dphy: Xdphy_v1_5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dphy
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__xdphy__v1__5.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Xdphy_v1_5</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5ea81bbe1dbd06359901050c0840bceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga5ea81bbe1dbd06359901050c0840bceb">XDPHY_HW_H_</a></td></tr>
<tr class="memdesc:ga5ea81bbe1dbd06359901050c0840bceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent circular inclusions by using protection macros.  <a href="#ga5ea81bbe1dbd06359901050c0840bceb"></a><br/></td></tr>
<tr class="separator:ga5ea81bbe1dbd06359901050c0840bceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Device registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a>Register sets of MIPI DPHY </p>
</td></tr>
<tr class="memitem:gae4e31f2e733bf381fd409fb8440f0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gae4e31f2e733bf381fd409fb8440f0692">XDPHY_CTRL_REG_OFFSET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:gae4e31f2e733bf381fd409fb8440f0692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register.  <a href="#gae4e31f2e733bf381fd409fb8440f0692"></a><br/></td></tr>
<tr class="separator:gae4e31f2e733bf381fd409fb8440f0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f9c23d5261fbe306b81a330253d013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga84f9c23d5261fbe306b81a330253d013">XDPHY_HSEXIT_IDELAY_REG_OFFSET</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga84f9c23d5261fbe306b81a330253d013"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDelay Tap per lane for Rx Register.  <a href="#ga84f9c23d5261fbe306b81a330253d013"></a><br/></td></tr>
<tr class="separator:ga84f9c23d5261fbe306b81a330253d013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6765e9a336e4a9d4598a2ade003fa3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gab6765e9a336e4a9d4598a2ade003fa3f">XDPHY_INIT_REG_OFFSET</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gab6765e9a336e4a9d4598a2ade003fa3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialization Timer Register.  <a href="#gab6765e9a336e4a9d4598a2ade003fa3f"></a><br/></td></tr>
<tr class="separator:gab6765e9a336e4a9d4598a2ade003fa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd318931e0e4e7edb5b388566d03d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gadd318931e0e4e7edb5b388566d03d2be">XDPHY_WAKEUP_REG_OFFSET</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:gadd318931e0e4e7edb5b388566d03d2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Timer for ULPS exit Register.  <a href="#gadd318931e0e4e7edb5b388566d03d2be"></a><br/></td></tr>
<tr class="separator:gadd318931e0e4e7edb5b388566d03d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfe3e75d075f2eff4f7d80bc96e117b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga3bfe3e75d075f2eff4f7d80bc96e117b">XDPHY_HSTIMEOUT_REG_OFFSET</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga3bfe3e75d075f2eff4f7d80bc96e117b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timeout in HS mode Register.  <a href="#ga3bfe3e75d075f2eff4f7d80bc96e117b"></a><br/></td></tr>
<tr class="separator:ga3bfe3e75d075f2eff4f7d80bc96e117b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8434e556500223be8da85f4682ffdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaf8434e556500223be8da85f4682ffdb9">XDPHY_ESCTIMEOUT_REG_OFFSET</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="memdesc:gaf8434e556500223be8da85f4682ffdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Goto Stop state on timeout timer Register.  <a href="#gaf8434e556500223be8da85f4682ffdb9"></a><br/></td></tr>
<tr class="separator:gaf8434e556500223be8da85f4682ffdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c1da75b71989cce8e56af324969d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga06c1da75b71989cce8e56af324969d0a">XDPHY_CLSTATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga06c1da75b71989cce8e56af324969d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clk lane PHY error Status Register.  <a href="#ga06c1da75b71989cce8e56af324969d0a"></a><br/></td></tr>
<tr class="separator:ga06c1da75b71989cce8e56af324969d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0910333b8c2727d176c2e0246a33fdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga0910333b8c2727d176c2e0246a33fdeb">XDPHY_DL0STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="memdesc:ga0910333b8c2727d176c2e0246a33fdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 0 PHY error Status Register.  <a href="#ga0910333b8c2727d176c2e0246a33fdeb"></a><br/></td></tr>
<tr class="separator:ga0910333b8c2727d176c2e0246a33fdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb71b3acc1149468ae0d63a28c37702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga6bb71b3acc1149468ae0d63a28c37702">XDPHY_DL1STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6bb71b3acc1149468ae0d63a28c37702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 1 PHY error Status Register.  <a href="#ga6bb71b3acc1149468ae0d63a28c37702"></a><br/></td></tr>
<tr class="separator:ga6bb71b3acc1149468ae0d63a28c37702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a14e2060bf5c00383ba8e36aa00723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga86a14e2060bf5c00383ba8e36aa00723">XDPHY_DL2STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr class="memdesc:ga86a14e2060bf5c00383ba8e36aa00723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 2 PHY error Status Register.  <a href="#ga86a14e2060bf5c00383ba8e36aa00723"></a><br/></td></tr>
<tr class="separator:ga86a14e2060bf5c00383ba8e36aa00723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecccc042a9a7f589b7bd9535470e8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga9ecccc042a9a7f589b7bd9535470e8d9">XDPHY_DL3STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="memdesc:ga9ecccc042a9a7f589b7bd9535470e8d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 3 PHY error Status Register.  <a href="#ga9ecccc042a9a7f589b7bd9535470e8d9"></a><br/></td></tr>
<tr class="separator:ga9ecccc042a9a7f589b7bd9535470e8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd5c4c0e969ac836007ee94e4cfe594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga1bd5c4c0e969ac836007ee94e4cfe594">XDPHY_HSSETTLE_REG_OFFSET</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ga1bd5c4c0e969ac836007ee94e4cfe594"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L0.  <a href="#ga1bd5c4c0e969ac836007ee94e4cfe594"></a><br/></td></tr>
<tr class="separator:ga1bd5c4c0e969ac836007ee94e4cfe594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a463a15b499f6c6f02caba145928f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga5a463a15b499f6c6f02caba145928f60">XDPHY_IDELAY58_REG_OFFSET</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr class="memdesc:ga5a463a15b499f6c6f02caba145928f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDelay Tap per lane for Rx 4-7 Register.  <a href="#ga5a463a15b499f6c6f02caba145928f60"></a><br/></td></tr>
<tr class="separator:ga5a463a15b499f6c6f02caba145928f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039c208db6f74bb5f9d2a83e1520c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga039c208db6f74bb5f9d2a83e1520c55c">XDPHY_HSSETTLE1_REG_OFFSET</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr class="memdesc:ga039c208db6f74bb5f9d2a83e1520c55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L1.  <a href="#ga039c208db6f74bb5f9d2a83e1520c55c"></a><br/></td></tr>
<tr class="separator:ga039c208db6f74bb5f9d2a83e1520c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660530de8184f4f12f3d8e1195e941bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga660530de8184f4f12f3d8e1195e941bc">XDPHY_HSSETTLE2_REG_OFFSET</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr class="memdesc:ga660530de8184f4f12f3d8e1195e941bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L2.  <a href="#ga660530de8184f4f12f3d8e1195e941bc"></a><br/></td></tr>
<tr class="separator:ga660530de8184f4f12f3d8e1195e941bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe067e3255620e461f86671b620b97b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gafe067e3255620e461f86671b620b97b5">XDPHY_HSSETTLE3_REG_OFFSET</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="memdesc:gafe067e3255620e461f86671b620b97b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L3.  <a href="#gafe067e3255620e461f86671b620b97b5"></a><br/></td></tr>
<tr class="separator:gafe067e3255620e461f86671b620b97b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3251252b22de55f4efb044c630916e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga3251252b22de55f4efb044c630916e15">XDPHY_HSSETTLE4_REG_OFFSET</a>&#160;&#160;&#160;0x00000054</td></tr>
<tr class="memdesc:ga3251252b22de55f4efb044c630916e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L4.  <a href="#ga3251252b22de55f4efb044c630916e15"></a><br/></td></tr>
<tr class="separator:ga3251252b22de55f4efb044c630916e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ae4c639dd7fc415ea80eeb3533238b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga19ae4c639dd7fc415ea80eeb3533238b">XDPHY_HSSETTLE5_REG_OFFSET</a>&#160;&#160;&#160;0x00000058</td></tr>
<tr class="memdesc:ga19ae4c639dd7fc415ea80eeb3533238b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L5.  <a href="#ga19ae4c639dd7fc415ea80eeb3533238b"></a><br/></td></tr>
<tr class="separator:ga19ae4c639dd7fc415ea80eeb3533238b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031353be2c7ece91856add1fef2c1c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga031353be2c7ece91856add1fef2c1c3d">XDPHY_HSSETTLE6_REG_OFFSET</a>&#160;&#160;&#160;0x0000005C</td></tr>
<tr class="memdesc:ga031353be2c7ece91856add1fef2c1c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L6.  <a href="#ga031353be2c7ece91856add1fef2c1c3d"></a><br/></td></tr>
<tr class="separator:ga031353be2c7ece91856add1fef2c1c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0dc28189b01acc6b5b64c42a4df576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga3a0dc28189b01acc6b5b64c42a4df576">XDPHY_HSSETTLE7_REG_OFFSET</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="memdesc:ga3a0dc28189b01acc6b5b64c42a4df576"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS Settle Register L7.  <a href="#ga3a0dc28189b01acc6b5b64c42a4df576"></a><br/></td></tr>
<tr class="separator:ga3a0dc28189b01acc6b5b64c42a4df576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77abe00b365122357cdda25e22b84ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaf77abe00b365122357cdda25e22b84ab">XDPHY_DL4STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000064</td></tr>
<tr class="memdesc:gaf77abe00b365122357cdda25e22b84ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 0 PHY error Status Register.  <a href="#gaf77abe00b365122357cdda25e22b84ab"></a><br/></td></tr>
<tr class="separator:gaf77abe00b365122357cdda25e22b84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab815ae7bf20f2362dac0c95757d933c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gab815ae7bf20f2362dac0c95757d933c3">XDPHY_DL5STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000068</td></tr>
<tr class="memdesc:gab815ae7bf20f2362dac0c95757d933c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 1 PHY error Status Register.  <a href="#gab815ae7bf20f2362dac0c95757d933c3"></a><br/></td></tr>
<tr class="separator:gab815ae7bf20f2362dac0c95757d933c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaffff3a9e11b3a77773c4842fe6055f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaeaffff3a9e11b3a77773c4842fe6055f">XDPHY_DL6STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x0000006C</td></tr>
<tr class="memdesc:gaeaffff3a9e11b3a77773c4842fe6055f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 2 PHY error Status Register.  <a href="#gaeaffff3a9e11b3a77773c4842fe6055f"></a><br/></td></tr>
<tr class="separator:gaeaffff3a9e11b3a77773c4842fe6055f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4bb50fe0e8d09d6cb2cd684c8787c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga7d4bb50fe0e8d09d6cb2cd684c8787c6">XDPHY_DL7STATUS_REG_OFFSET</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga7d4bb50fe0e8d09d6cb2cd684c8787c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data lane 3 PHY error Status Register.  <a href="#ga7d4bb50fe0e8d09d6cb2cd684c8787c6"></a><br/></td></tr>
<tr class="separator:ga7d4bb50fe0e8d09d6cb2cd684c8787c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XDPHY_CTRL_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd7695d687af3cb20e4def680a76eb828"></a>This register is used for the enabling/disabling and resetting the DPHY </p>
</td></tr>
<tr class="memitem:ga0fed5f106749e7c30ccf47874b18d587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga0fed5f106749e7c30ccf47874b18d587">XDPHY_CTRL_REG_SOFTRESET_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0fed5f106749e7c30ccf47874b18d587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft Reset.  <a href="#ga0fed5f106749e7c30ccf47874b18d587"></a><br/></td></tr>
<tr class="separator:ga0fed5f106749e7c30ccf47874b18d587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c2e36eac57592773bcbfcd00155b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gad5c2e36eac57592773bcbfcd00155b3a">XDPHY_CTRL_REG_DPHYEN_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gad5c2e36eac57592773bcbfcd00155b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable controller.  <a href="#gad5c2e36eac57592773bcbfcd00155b3a"></a><br/></td></tr>
<tr class="separator:gad5c2e36eac57592773bcbfcd00155b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec36380e3c3cb04055769088e52aebce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaec36380e3c3cb04055769088e52aebce">XDPHY_CTRL_REG_SOFTRESET_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaec36380e3c3cb04055769088e52aebce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Soft Reset.  <a href="#gaec36380e3c3cb04055769088e52aebce"></a><br/></td></tr>
<tr class="separator:gaec36380e3c3cb04055769088e52aebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7278f1be96272bf247b93afbfe5a471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gab7278f1be96272bf247b93afbfe5a471">XDPHY_CTRL_REG_DPHYEN_OFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab7278f1be96272bf247b93afbfe5a471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for DPHY Enable.  <a href="#gab7278f1be96272bf247b93afbfe5a471"></a><br/></td></tr>
<tr class="separator:gab7278f1be96272bf247b93afbfe5a471"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XDPHY_HSEXIT_IDELAY_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9e5312f57e4dde1e4fb67c31354d7823"></a>This register in RX mode acts like IDELAY.</p>
<p>In IDELAY mode, it is used to calibrate input delay per lane </p>
</td></tr>
<tr class="memitem:ga70e60705745389c874fc4931105a958b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga70e60705745389c874fc4931105a958b">XDPHY_HSEXIT_IDELAY_REG_TAP_MASK</a>&#160;&#160;&#160;0x1F1F1F1F</td></tr>
<tr class="memdesc:ga70e60705745389c874fc4931105a958b"><td class="mdescLeft">&#160;</td><td class="mdescRight">used to set the IDELAY TAP value for all lanes  <a href="#ga70e60705745389c874fc4931105a958b"></a><br/></td></tr>
<tr class="separator:ga70e60705745389c874fc4931105a958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XDPHY_INIT_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp68a3164e0c1f084f7198d120d2fdb6e7"></a>This register is used for lane Initialization.</p>
<p>Recommended to use 1ms or longer in for TX mode and 200us-500us for RX mode </p>
</td></tr>
<tr class="memitem:ga58bacf2c4977744f53b942c5e66b2ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga58bacf2c4977744f53b942c5e66b2ac7">XDPHY_INIT_REG_VAL_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:ga58bacf2c4977744f53b942c5e66b2ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init Timer value in ns.  <a href="#ga58bacf2c4977744f53b942c5e66b2ac7"></a><br/></td></tr>
<tr class="separator:ga58bacf2c4977744f53b942c5e66b2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cc74bdeabfb39fb3491ca3d9f69505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga94cc74bdeabfb39fb3491ca3d9f69505">XDPHY_INIT_REG_VAL_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga94cc74bdeabfb39fb3491ca3d9f69505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Init Timer.  <a href="#ga94cc74bdeabfb39fb3491ca3d9f69505"></a><br/></td></tr>
<tr class="separator:ga94cc74bdeabfb39fb3491ca3d9f69505"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_WAKEUP_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb857f641283c13a5b2d0ee1ab139b4d0"></a>Wakeup time delay for ULPS exit. </p>
</td></tr>
<tr class="memitem:gae02301b9b34a5cdaecabaef744dd8eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gae02301b9b34a5cdaecabaef744dd8eb4">XDPHY_WAKEUP_REG_VAL_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:gae02301b9b34a5cdaecabaef744dd8eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup timer value.  <a href="#gae02301b9b34a5cdaecabaef744dd8eb4"></a><br/></td></tr>
<tr class="separator:gae02301b9b34a5cdaecabaef744dd8eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fd9e57dfbc1124d0d6e34e18244984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga99fd9e57dfbc1124d0d6e34e18244984">XDPHY_WAKEUP_REG_VAL_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga99fd9e57dfbc1124d0d6e34e18244984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Wakeup value.  <a href="#ga99fd9e57dfbc1124d0d6e34e18244984"></a><br/></td></tr>
<tr class="separator:ga99fd9e57dfbc1124d0d6e34e18244984"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_HSTIMEOUT_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdff81a10dc30a3ae3cc301da6e54ceca"></a>This register is used to program watchdog timer in high speed mode.</p>
<p>Default value is 65541. Valid range 1000-65541. </p>
</td></tr>
<tr class="memitem:ga74cdf673408c25d6cc6386b300fd51c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga74cdf673408c25d6cc6386b300fd51c9">XDPHY_HSTIMEOUT_REG_TIMEOUT_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:ga74cdf673408c25d6cc6386b300fd51c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS_T/RX_TIMEOUT Received.  <a href="#ga74cdf673408c25d6cc6386b300fd51c9"></a><br/></td></tr>
<tr class="separator:ga74cdf673408c25d6cc6386b300fd51c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d56bcabd214547834ab29d9c3e11c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga7d56bcabd214547834ab29d9c3e11c31">XDPHY_HSTIMEOUT_REG_TIMEOUT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7d56bcabd214547834ab29d9c3e11c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Timeout.  <a href="#ga7d56bcabd214547834ab29d9c3e11c31"></a><br/></td></tr>
<tr class="separator:ga7d56bcabd214547834ab29d9c3e11c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_ESCTIMEOUT_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa5fce85c8475caef3f9a7d2d320676b3"></a>This register contains Rx Data Lanes timeout for watchdog timer in escape mode. </p>
</td></tr>
<tr class="memitem:ga5436842b8eb844edfd6f732f04d82983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga5436842b8eb844edfd6f732f04d82983">XDPHY_ESCTIMEOUT_REG_VAL_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:ga5436842b8eb844edfd6f732f04d82983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Escape Timout Value.  <a href="#ga5436842b8eb844edfd6f732f04d82983"></a><br/></td></tr>
<tr class="separator:ga5436842b8eb844edfd6f732f04d82983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f1dbf150464ae3569a7ec188806c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga96f1dbf150464ae3569a7ec188806c09">XDPHY_ESCTIMEOUT_REG_VAL_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga96f1dbf150464ae3569a7ec188806c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Escape Timeout.  <a href="#ga96f1dbf150464ae3569a7ec188806c09"></a><br/></td></tr>
<tr class="separator:ga96f1dbf150464ae3569a7ec188806c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_CLSTATUS_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc34d9baaf7c3450929719a350c8ef731"></a>This register contains the clock lane status and state machine control. </p>
</td></tr>
<tr class="memitem:gaae3b5a38d6148049808a4d7f93eef6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaae3b5a38d6148049808a4d7f93eef6fd">XDPHY_CLSTATUS_REG_ERRCTRL_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaae3b5a38d6148049808a4d7f93eef6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock lane control error.  <a href="#gaae3b5a38d6148049808a4d7f93eef6fd"></a><br/></td></tr>
<tr class="separator:gaae3b5a38d6148049808a4d7f93eef6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21324d38abce3de384dd8c0fa3efd3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga21324d38abce3de384dd8c0fa3efd3cd">XDPHY_CLSTATUS_REG_STOPSTATE_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga21324d38abce3de384dd8c0fa3efd3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock lane stop state.  <a href="#ga21324d38abce3de384dd8c0fa3efd3cd"></a><br/></td></tr>
<tr class="separator:ga21324d38abce3de384dd8c0fa3efd3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be1da7f80bac419a10f6ce5d052b6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga5be1da7f80bac419a10f6ce5d052b6c1">XDPHY_CLSTATUS_REG_INITDONE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga5be1da7f80bac419a10f6ce5d052b6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialization done bit.  <a href="#ga5be1da7f80bac419a10f6ce5d052b6c1"></a><br/></td></tr>
<tr class="separator:ga5be1da7f80bac419a10f6ce5d052b6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1541970411eabf3d25f12902d2602abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga1541970411eabf3d25f12902d2602abe">XDPHY_CLSTATUS_REG_ULPS_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga1541970411eabf3d25f12902d2602abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set in ULPS mode.  <a href="#ga1541970411eabf3d25f12902d2602abe"></a><br/></td></tr>
<tr class="separator:ga1541970411eabf3d25f12902d2602abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcdc97a4b6fe84878848175e059319a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaabcdc97a4b6fe84878848175e059319a">XDPHY_CLSTATUS_REG_MODE_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gaabcdc97a4b6fe84878848175e059319a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low, High, Esc mode.  <a href="#gaabcdc97a4b6fe84878848175e059319a"></a><br/></td></tr>
<tr class="separator:gaabcdc97a4b6fe84878848175e059319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d8a99b274aecc21c3123cf57107ea0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0d8a99b274aecc21c3123cf57107ea0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDPHY_CLSTATUS_ALLMASK</b></td></tr>
<tr class="separator:gad0d8a99b274aecc21c3123cf57107ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa857f48d553b9ed179970cdfbf80c742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaa857f48d553b9ed179970cdfbf80c742">XDPHY_CLSTATUS_REG_ERRCTRL_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa857f48d553b9ed179970cdfbf80c742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Control Error on Clock.  <a href="#gaa857f48d553b9ed179970cdfbf80c742"></a><br/></td></tr>
<tr class="separator:gaa857f48d553b9ed179970cdfbf80c742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c5fdb7a5278e673f244b55e1131ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga72c5fdb7a5278e673f244b55e1131ea0">XDPHY_CLSTATUS_REG_STOPSTATE_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga72c5fdb7a5278e673f244b55e1131ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Stop State on Clock.  <a href="#ga72c5fdb7a5278e673f244b55e1131ea0"></a><br/></td></tr>
<tr class="separator:ga72c5fdb7a5278e673f244b55e1131ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ede74f9800a80cf16a164e286892a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gac4ede74f9800a80cf16a164e286892a2">XDPHY_CLSTATUS_REG_INITDONE_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gac4ede74f9800a80cf16a164e286892a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Initialization Done.  <a href="#gac4ede74f9800a80cf16a164e286892a2"></a><br/></td></tr>
<tr class="separator:gac4ede74f9800a80cf16a164e286892a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a03a5d83c97392523b37f5a652ba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga96a03a5d83c97392523b37f5a652ba99">XDPHY_CLSTATUS_REG_ULPS_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga96a03a5d83c97392523b37f5a652ba99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for ULPS.  <a href="#ga96a03a5d83c97392523b37f5a652ba99"></a><br/></td></tr>
<tr class="separator:ga96a03a5d83c97392523b37f5a652ba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0395442a9bccc4990fa50bb2aee9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gafe0395442a9bccc4990fa50bb2aee9dc">XDPHY_CLSTATUS_REG_MODE_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafe0395442a9bccc4990fa50bb2aee9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Mode bits.  <a href="#gafe0395442a9bccc4990fa50bb2aee9dc"></a><br/></td></tr>
<tr class="separator:gafe0395442a9bccc4990fa50bb2aee9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XDPHY_DLxSTATUS_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0b610effa82fd87c9218fdfee9ff4672"></a>This register contains the data lanes status </p>
</td></tr>
<tr class="memitem:ga5e883a6b8e54d4a9399a9f66a2b69087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga5e883a6b8e54d4a9399a9f66a2b69087">XDPHY_DLXSTATUS_REG_PACKETCOUNT_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:ga5e883a6b8e54d4a9399a9f66a2b69087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Count.  <a href="#ga5e883a6b8e54d4a9399a9f66a2b69087"></a><br/></td></tr>
<tr class="separator:ga5e883a6b8e54d4a9399a9f66a2b69087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f336da68e6b0da446cd41cf9f2ef8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga0f336da68e6b0da446cd41cf9f2ef8d2">XDPHY_DLXSTATUS_REG_CALIB_STATUS_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga0f336da68e6b0da446cd41cf9f2ef8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calib status.  <a href="#ga0f336da68e6b0da446cd41cf9f2ef8d2"></a><br/></td></tr>
<tr class="separator:ga0f336da68e6b0da446cd41cf9f2ef8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836e2f220b7102ea3a9e6459a0d1e1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga836e2f220b7102ea3a9e6459a0d1e1dd">XDPHY_DLXSTATUS_REG_CALIB_COMPLETE_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga836e2f220b7102ea3a9e6459a0d1e1dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calib complete.  <a href="#ga836e2f220b7102ea3a9e6459a0d1e1dd"></a><br/></td></tr>
<tr class="separator:ga836e2f220b7102ea3a9e6459a0d1e1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64284d735349ca7df0d3ef2d218cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gad64284d735349ca7df0d3ef2d218cc1e">XDPHY_DLXSTATUS_REG_STOP_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gad64284d735349ca7df0d3ef2d218cc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop State on data lane.  <a href="#gad64284d735349ca7df0d3ef2d218cc1e"></a><br/></td></tr>
<tr class="separator:gad64284d735349ca7df0d3ef2d218cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115ba74c0024df0afb08ac195b2516db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga115ba74c0024df0afb08ac195b2516db">XDPHY_DLXSTATUS_REG_ESCABRT_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga115ba74c0024df0afb08ac195b2516db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set on Data Lane Esc timeout occurs.  <a href="#ga115ba74c0024df0afb08ac195b2516db"></a><br/></td></tr>
<tr class="separator:ga115ba74c0024df0afb08ac195b2516db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0dfe6cdce39bb092251a352bbdd2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga6d0dfe6cdce39bb092251a352bbdd2c1">XDPHY_DLXSTATUS_REG_HSABRT_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga6d0dfe6cdce39bb092251a352bbdd2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set on Data Lane HS timeout.  <a href="#ga6d0dfe6cdce39bb092251a352bbdd2c1"></a><br/></td></tr>
<tr class="separator:ga6d0dfe6cdce39bb092251a352bbdd2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b28f74a1333b48eedf55e43df7c22cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga3b28f74a1333b48eedf55e43df7c22cb">XDPHY_DLXSTATUS_REG_INITDONE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga3b28f74a1333b48eedf55e43df7c22cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set after initialization.  <a href="#ga3b28f74a1333b48eedf55e43df7c22cb"></a><br/></td></tr>
<tr class="separator:ga3b28f74a1333b48eedf55e43df7c22cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aba55613d160e07e0e9540923696b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga17aba55613d160e07e0e9540923696b8">XDPHY_DLXSTATUS_REG_ULPS_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga17aba55613d160e07e0e9540923696b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when DPHY in ULPS mode.  <a href="#ga17aba55613d160e07e0e9540923696b8"></a><br/></td></tr>
<tr class="separator:ga17aba55613d160e07e0e9540923696b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7931a2a11c01f1a0bf86eaf3813ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gacb7931a2a11c01f1a0bf86eaf3813ad1">XDPHY_DLXSTATUS_REG_MODE_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:gacb7931a2a11c01f1a0bf86eaf3813ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Mode (Esc, Low, High) of Data Lane.  <a href="#gacb7931a2a11c01f1a0bf86eaf3813ad1"></a><br/></td></tr>
<tr class="separator:gacb7931a2a11c01f1a0bf86eaf3813ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce7be3cdf98b126f61f647f1dfdbe5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ce7be3cdf98b126f61f647f1dfdbe5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDPHY_DLXSTATUS_ALLMASK</b></td></tr>
<tr class="separator:ga0ce7be3cdf98b126f61f647f1dfdbe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0aef49004b2cf549d98ad9f596db44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gad0aef49004b2cf549d98ad9f596db44c">XDPHY_DLXSTATUS_REG_PACKCOUNT_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gad0aef49004b2cf549d98ad9f596db44c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset packet count.  <a href="#gad0aef49004b2cf549d98ad9f596db44c"></a><br/></td></tr>
<tr class="separator:gad0aef49004b2cf549d98ad9f596db44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3162a4c3712e288a1cdbbe2a39a297e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gac3162a4c3712e288a1cdbbe2a39a297e">XDPHY_DLXSTATUS_REG_CALIB_STATUS_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac3162a4c3712e288a1cdbbe2a39a297e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset calib status.  <a href="#gac3162a4c3712e288a1cdbbe2a39a297e"></a><br/></td></tr>
<tr class="separator:gac3162a4c3712e288a1cdbbe2a39a297e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cbbe820acae175be9c186eaf7729b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gab6cbbe820acae175be9c186eaf7729b6">XDPHY_DLXSTATUS_REG_CALIB_COMPLETE_OFFSET</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab6cbbe820acae175be9c186eaf7729b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset Calib complete.  <a href="#gab6cbbe820acae175be9c186eaf7729b6"></a><br/></td></tr>
<tr class="separator:gab6cbbe820acae175be9c186eaf7729b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47eb15589bbe8d3cec12bdff19d1ceea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga47eb15589bbe8d3cec12bdff19d1ceea">XDPHY_DLXSTATUS_REG_STOP_OFFSET</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga47eb15589bbe8d3cec12bdff19d1ceea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Stop State.  <a href="#ga47eb15589bbe8d3cec12bdff19d1ceea"></a><br/></td></tr>
<tr class="separator:ga47eb15589bbe8d3cec12bdff19d1ceea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43b92b04c91408a2d996cb3c160c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gae43b92b04c91408a2d996cb3c160c451">XDPHY_DLXSTATUS_REG_ESCABRT_OFFSET</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gae43b92b04c91408a2d996cb3c160c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Escape Abort.  <a href="#gae43b92b04c91408a2d996cb3c160c451"></a><br/></td></tr>
<tr class="separator:gae43b92b04c91408a2d996cb3c160c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257086d0079a73f81869b91065044dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga257086d0079a73f81869b91065044dc9">XDPHY_DLXSTATUS_REG_HSABRT_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga257086d0079a73f81869b91065044dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for High Speed Abort.  <a href="#ga257086d0079a73f81869b91065044dc9"></a><br/></td></tr>
<tr class="separator:ga257086d0079a73f81869b91065044dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0966d879c4b079fe1fb3512248710e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gaa0966d879c4b079fe1fb3512248710e7">XDPHY_DLXSTATUS_REG_INITDONE_OFFSET</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaa0966d879c4b079fe1fb3512248710e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Initialization done.  <a href="#gaa0966d879c4b079fe1fb3512248710e7"></a><br/></td></tr>
<tr class="separator:gaa0966d879c4b079fe1fb3512248710e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b92382e9539aedd744eebd2b83d7b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga1b92382e9539aedd744eebd2b83d7b37">XDPHY_DLXSTATUS_REG_ULPS_OFFSET</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1b92382e9539aedd744eebd2b83d7b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for ULPS.  <a href="#ga1b92382e9539aedd744eebd2b83d7b37"></a><br/></td></tr>
<tr class="separator:ga1b92382e9539aedd744eebd2b83d7b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a7e693d2b247a1b9cbe62b69589a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga50a7e693d2b247a1b9cbe62b69589a23">XDPHY_DLXSTATUS_REG_MODE_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga50a7e693d2b247a1b9cbe62b69589a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for Modes.  <a href="#ga50a7e693d2b247a1b9cbe62b69589a23"></a><br/></td></tr>
<tr class="separator:ga50a7e693d2b247a1b9cbe62b69589a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_HSSETTLE_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd59b73882f1fff4def9deeeaeff6057c"></a>This register is used to program the HS SETTLE register.</p>
<p>Default value is 135 + 10UI. </p>
</td></tr>
<tr class="memitem:ga81d0494a47fc8373620ff052cc42ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#ga81d0494a47fc8373620ff052cc42ea80">XDPHY_HSSETTLE_REG_TIMEOUT_MASK</a>&#160;&#160;&#160;0x1FF</td></tr>
<tr class="memdesc:ga81d0494a47fc8373620ff052cc42ea80"><td class="mdescLeft">&#160;</td><td class="mdescRight">HS_SETTLE value.  <a href="#ga81d0494a47fc8373620ff052cc42ea80"></a><br/></td></tr>
<tr class="separator:ga81d0494a47fc8373620ff052cc42ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87dd909a0ccacacd26c2622f86db919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__5.html#gad87dd909a0ccacacd26c2622f86db919">XDPHY_HSSETTLE_REG_TIMEOUT_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad87dd909a0ccacacd26c2622f86db919"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit offset for HS_SETTLE.  <a href="#gad87dd909a0ccacacd26c2622f86db919"></a><br/></td></tr>
<tr class="separator:gad87dd909a0ccacacd26c2622f86db919"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaae3b5a38d6148049808a4d7f93eef6fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ERRCTRL_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock lane control error. </p>
<p>Only for RX </p>

</div>
</div>
<a class="anchor" id="gaa857f48d553b9ed179970cdfbf80c742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ERRCTRL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Control Error on Clock. </p>

</div>
</div>
<a class="anchor" id="ga5be1da7f80bac419a10f6ce5d052b6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_INITDONE_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialization done bit. </p>

</div>
</div>
<a class="anchor" id="gac4ede74f9800a80cf16a164e286892a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_INITDONE_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Initialization Done. </p>

</div>
</div>
<a class="anchor" id="gaabcdc97a4b6fe84878848175e059319a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_MODE_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low, High, Esc mode. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gad2110f5c852b9ef0b78a892625051646">XDphy_GetClkLaneMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe0395442a9bccc4990fa50bb2aee9dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_MODE_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Mode bits. </p>

</div>
</div>
<a class="anchor" id="ga06c1da75b71989cce8e56af324969d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_OFFSET&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clk lane PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga455915ec07f1de9a2c68bae01e7bc6f8">XDphy_GetClkLaneStatus()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga21324d38abce3de384dd8c0fa3efd3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_STOPSTATE_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock lane stop state. </p>

</div>
</div>
<a class="anchor" id="ga72c5fdb7a5278e673f244b55e1131ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_STOPSTATE_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Stop State on Clock. </p>

</div>
</div>
<a class="anchor" id="ga1541970411eabf3d25f12902d2602abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ULPS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set in ULPS mode. </p>

</div>
</div>
<a class="anchor" id="ga96a03a5d83c97392523b37f5a652ba99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ULPS_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for ULPS. </p>

</div>
</div>
<a class="anchor" id="gad5c2e36eac57592773bcbfcd00155b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_DPHYEN_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable controller. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gab83aed5a09f62e3a68e5d6cc06bad18d">XDphy_Activate()</a>.</p>

</div>
</div>
<a class="anchor" id="gab7278f1be96272bf247b93afbfe5a471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_DPHYEN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for DPHY Enable. </p>

</div>
</div>
<a class="anchor" id="gae4e31f2e733bf381fd409fb8440f0692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_OFFSET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gab83aed5a09f62e3a68e5d6cc06bad18d">XDphy_Activate()</a>, and <a class="el" href="group__dphy__v1__5.html#gaef0df18f2a9cdc07df62ba6d63347900">XDphy_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fed5f106749e7c30ccf47874b18d587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_SOFTRESET_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Soft Reset. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gaef0df18f2a9cdc07df62ba6d63347900">XDphy_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gaec36380e3c3cb04055769088e52aebce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_SOFTRESET_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Soft Reset. </p>

</div>
</div>
<a class="anchor" id="ga0910333b8c2727d176c2e0246a33fdeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL0STATUS_REG_OFFSET&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 0 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga202a4113c0ace62f6858b7f37dfd0f75">XDphy_ClearDataLane()</a>, <a class="el" href="group__dphy__v1__5.html#ga006589112115f10a2dc19853bae893ce">XDphy_GetDataLaneStatus()</a>, <a class="el" href="group__dphy__v1__5.html#gaa18b76f92d1ac7c35e0b72d191952273">XDphy_GetDLCalibStatus()</a>, <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>, and <a class="el" href="group__dphy__v1__5.html#ga0da2a930bce29d8c6a2b74d020aa3561">XDphy_GetPacketCount()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bb71b3acc1149468ae0d63a28c37702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL1STATUS_REG_OFFSET&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 1 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a14e2060bf5c00383ba8e36aa00723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL2STATUS_REG_OFFSET&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 2 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ecccc042a9a7f589b7bd9535470e8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL3STATUS_REG_OFFSET&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 3 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf77abe00b365122357cdda25e22b84ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL4STATUS_REG_OFFSET&#160;&#160;&#160;0x00000064</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 0 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gab815ae7bf20f2362dac0c95757d933c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL5STATUS_REG_OFFSET&#160;&#160;&#160;0x00000068</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 1 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaffff3a9e11b3a77773c4842fe6055f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL6STATUS_REG_OFFSET&#160;&#160;&#160;0x0000006C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 2 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d4bb50fe0e8d09d6cb2cd684c8787c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL7STATUS_REG_OFFSET&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data lane 3 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga836e2f220b7102ea3a9e6459a0d1e1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_CALIB_COMPLETE_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calib complete. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gaa18b76f92d1ac7c35e0b72d191952273">XDphy_GetDLCalibStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gab6cbbe820acae175be9c186eaf7729b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_CALIB_COMPLETE_OFFSET&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset Calib complete. </p>

</div>
</div>
<a class="anchor" id="ga0f336da68e6b0da446cd41cf9f2ef8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_CALIB_STATUS_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calib status. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#gaa18b76f92d1ac7c35e0b72d191952273">XDphy_GetDLCalibStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gac3162a4c3712e288a1cdbbe2a39a297e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_CALIB_STATUS_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset calib status. </p>

</div>
</div>
<a class="anchor" id="ga115ba74c0024df0afb08ac195b2516db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ESCABRT_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set on Data Lane Esc timeout occurs. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga202a4113c0ace62f6858b7f37dfd0f75">XDphy_ClearDataLane()</a>.</p>

</div>
</div>
<a class="anchor" id="gae43b92b04c91408a2d996cb3c160c451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ESCABRT_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Escape Abort. </p>

</div>
</div>
<a class="anchor" id="ga6d0dfe6cdce39bb092251a352bbdd2c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_HSABRT_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set on Data Lane HS timeout. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga202a4113c0ace62f6858b7f37dfd0f75">XDphy_ClearDataLane()</a>.</p>

</div>
</div>
<a class="anchor" id="ga257086d0079a73f81869b91065044dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_HSABRT_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for High Speed Abort. </p>

</div>
</div>
<a class="anchor" id="ga3b28f74a1333b48eedf55e43df7c22cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_INITDONE_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set after initialization. </p>

</div>
</div>
<a class="anchor" id="gaa0966d879c4b079fe1fb3512248710e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_INITDONE_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Initialization done. </p>

</div>
</div>
<a class="anchor" id="gacb7931a2a11c01f1a0bf86eaf3813ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_MODE_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Mode (Esc, Low, High) of Data Lane. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0a8e793032f9c635bcbf2abf6a1d9832">XDphy_GetDataLaneMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga50a7e693d2b247a1b9cbe62b69589a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_MODE_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Modes. </p>

</div>
</div>
<a class="anchor" id="gad0aef49004b2cf549d98ad9f596db44c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_PACKCOUNT_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset packet count. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0da2a930bce29d8c6a2b74d020aa3561">XDphy_GetPacketCount()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e883a6b8e54d4a9399a9f66a2b69087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_PACKETCOUNT_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet Count. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0da2a930bce29d8c6a2b74d020aa3561">XDphy_GetPacketCount()</a>.</p>

</div>
</div>
<a class="anchor" id="gad64284d735349ca7df0d3ef2d218cc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_STOP_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop State on data lane. </p>

</div>
</div>
<a class="anchor" id="ga47eb15589bbe8d3cec12bdff19d1ceea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_STOP_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Stop State. </p>

</div>
</div>
<a class="anchor" id="ga17aba55613d160e07e0e9540923696b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ULPS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set when DPHY in ULPS mode. </p>

</div>
</div>
<a class="anchor" id="ga1b92382e9539aedd744eebd2b83d7b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ULPS_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for ULPS. </p>

</div>
</div>
<a class="anchor" id="gaf8434e556500223be8da85f4682ffdb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_OFFSET&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Goto Stop state on timeout timer Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5436842b8eb844edfd6f732f04d82983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Escape Timout Value. </p>

</div>
</div>
<a class="anchor" id="ga96f1dbf150464ae3569a7ec188806c09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Escape Timeout. </p>

</div>
</div>
<a class="anchor" id="ga84f9c23d5261fbe306b81a330253d013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_OFFSET&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDelay Tap per lane for Rx Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga70e60705745389c874fc4931105a958b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_TAP_MASK&#160;&#160;&#160;0x1F1F1F1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>used to set the IDELAY TAP value for all lanes </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="ga039c208db6f74bb5f9d2a83e1520c55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE1_REG_OFFSET&#160;&#160;&#160;0x00000048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L1. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga660530de8184f4f12f3d8e1195e941bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE2_REG_OFFSET&#160;&#160;&#160;0x0000004C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L2. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe067e3255620e461f86671b620b97b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE3_REG_OFFSET&#160;&#160;&#160;0x00000050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L3. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3251252b22de55f4efb044c630916e15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE4_REG_OFFSET&#160;&#160;&#160;0x00000054</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L4. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga19ae4c639dd7fc415ea80eeb3533238b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE5_REG_OFFSET&#160;&#160;&#160;0x00000058</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L5. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga031353be2c7ece91856add1fef2c1c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE6_REG_OFFSET&#160;&#160;&#160;0x0000005C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L6. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a0dc28189b01acc6b5b64c42a4df576"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE7_REG_OFFSET&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L7. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bd5c4c0e969ac836007ee94e4cfe594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE_REG_OFFSET&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS Settle Register L0. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga81d0494a47fc8373620ff052cc42ea80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE_REG_TIMEOUT_MASK&#160;&#160;&#160;0x1FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS_SETTLE value. </p>

</div>
</div>
<a class="anchor" id="gad87dd909a0ccacacd26c2622f86db919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSSETTLE_REG_TIMEOUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for HS_SETTLE. </p>

</div>
</div>
<a class="anchor" id="ga3bfe3e75d075f2eff4f7d80bc96e117b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_OFFSET&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog timeout in HS mode Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga74cdf673408c25d6cc6386b300fd51c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_TIMEOUT_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HS_T/RX_TIMEOUT Received. </p>

</div>
</div>
<a class="anchor" id="ga7d56bcabd214547834ab29d9c3e11c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_TIMEOUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Timeout. </p>

</div>
</div>
<a class="anchor" id="ga5ea81bbe1dbd06359901050c0840bceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HW_H_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prevent circular inclusions by using protection macros. </p>

</div>
</div>
<a class="anchor" id="ga5a463a15b499f6c6f02caba145928f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_IDELAY58_REG_OFFSET&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDelay Tap per lane for Rx 4-7 Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="gab6765e9a336e4a9d4598a2ade003fa3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_OFFSET&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialization Timer Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga58bacf2c4977744f53b942c5e66b2ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Init Timer value in ns. </p>

</div>
</div>
<a class="anchor" id="ga94cc74bdeabfb39fb3491ca3d9f69505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Init Timer. </p>

</div>
</div>
<a class="anchor" id="gadd318931e0e4e7edb5b388566d03d2be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_OFFSET&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup Timer for ULPS exit Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__5.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__5.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gae02301b9b34a5cdaecabaef744dd8eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup timer value. </p>

</div>
</div>
<a class="anchor" id="ga99fd9e57dfbc1124d0d6e34e18244984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit offset for Wakeup value. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
