

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed May 18 14:15:13 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.38|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|      9|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      30|     10|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |mul_fu_110_p2  |     *    |      1|  0|   0|          10|          11|
    |tmp1_fu_88_p2  |     +    |      0|  0|   9|           9|           9|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      1|  0|   9|          19|          20|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   3|   0|    3|          0|
    |r_reg_130     |   8|   0|    8|          0|
    |tmp1_reg_135  |   9|   0|    9|          0|
    |y_reg_140     |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  30|   0|   30|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+--------------+-----+-----+--------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout     |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n  |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read     | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din     | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n  |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write   | out |    1|    ap_fifo   |       out_r      |    pointer   |
+--------------+-----+-----+--------------+------------------+--------------+

