Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 25 18:35:48 2019
| Host         : DESKTOP-JHJ1N6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.156        0.000                      0                  138        0.142        0.000                      0                  138        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.156        0.000                      0                  138        0.142        0.000                      0                  138        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.952ns (20.842%)  route 3.616ns (79.158%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.537     9.723    tx_con/pbuf
    SLICE_X65Y7          FDRE                                         r  tx_con/pbuf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y7          FDRE                                         r  tx_con/pbuf_reg[24]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[24]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.952ns (20.842%)  route 3.616ns (79.158%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.537     9.723    tx_con/pbuf
    SLICE_X65Y7          FDRE                                         r  tx_con/pbuf_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y7          FDRE                                         r  tx_con/pbuf_reg[28]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[28]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.857%)  route 3.613ns (79.143%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.534     9.720    tx_con/pbuf
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[25]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.857%)  route 3.613ns (79.143%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.534     9.720    tx_con/pbuf
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[26]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.857%)  route 3.613ns (79.143%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.534     9.720    tx_con/pbuf
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[27]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[27]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.857%)  route 3.613ns (79.143%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.534     9.720    tx_con/pbuf
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X65Y8          FDRE                                         r  tx_con/pbuf_reg[30]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    tx_con/pbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.952ns (20.752%)  route 3.635ns (79.248%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.557     9.743    tx_con/pbuf
    SLICE_X64Y10         FDRE                                         r  tx_con/pbuf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    tx_con/clk
    SLICE_X64Y10         FDRE                                         r  tx_con/pbuf_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.914    tx_con/pbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.952ns (20.752%)  route 3.635ns (79.248%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.557     9.743    tx_con/pbuf
    SLICE_X64Y10         FDRE                                         r  tx_con/pbuf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    tx_con/clk
    SLICE_X64Y10         FDRE                                         r  tx_con/pbuf_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.914    tx_con/pbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.952ns (20.903%)  route 3.602ns (79.097%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.524     9.710    tx_con/pbuf
    SLICE_X64Y8          FDRE                                         r  tx_con/pbuf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X64Y8          FDRE                                         r  tx_con/pbuf_reg[16]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y8          FDRE (Setup_fdre_C_CE)      -0.169    14.915    tx_con/pbuf_reg[16]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.952ns (20.903%)  route 3.602ns (79.097%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.634     5.155    get_tx/clk
    SLICE_X59Y11         FDRE                                         r  get_tx/cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  get_tx/cd_count_reg[5]/Q
                         net (fo=2, routed)           1.001     6.612    get_tx/cd_count[5]
    SLICE_X59Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.736 r  get_tx/ready_INST_0_i_4/O
                         net (fo=3, routed)           0.838     7.573    get_tx/ready_INST_0_i_4_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.697 r  get_tx/ready_INST_0_i_2/O
                         net (fo=21, routed)          0.639     8.336    get_tx/count
    SLICE_X60Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  get_tx/ready_INST_0/O
                         net (fo=3, routed)           0.602     9.062    tx_con/tready
    SLICE_X63Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.186 r  tx_con/pbuf[30]_i_1/O
                         net (fo=24, routed)          0.524     9.710    tx_con/pbuf
    SLICE_X64Y8          FDRE                                         r  tx_con/pbuf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.518    14.859    tx_con/clk
    SLICE_X64Y8          FDRE                                         r  tx_con/pbuf_reg[17]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y8          FDRE (Setup_fdre_C_CE)      -0.169    14.915    tx_con/pbuf_reg[17]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tx_con/tstart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    tx_con/clk
    SLICE_X61Y10         FDRE                                         r  tx_con/tstart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  tx_con/tstart_reg/Q
                         net (fo=3, routed)           0.099     1.715    get_tx/start
    SLICE_X60Y10         LUT4 (Prop_lut4_I3_O)        0.048     1.763 r  get_tx/running_i_1/O
                         net (fo=1, routed)           0.000     1.763    get_tx/running_i_1_n_0
    SLICE_X60Y10         FDRE                                         r  get_tx/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.989    get_tx/clk
    SLICE_X60Y10         FDRE                                         r  get_tx/running_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.133     1.621    get_tx/running_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    get_tx/clk
    SLICE_X60Y11         FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  get_tx/shift_reg[8]/Q
                         net (fo=1, routed)           0.083     1.722    get_tx/shift[8]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.049     1.771 r  get_tx/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.771    get_tx/shift[7]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.989    get_tx/clk
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.107     1.595    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tx_con/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.690%)  route 0.102ns (35.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    tx_con/clk
    SLICE_X62Y10         FDRE                                         r  tx_con/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  tx_con/sel_reg[1]/Q
                         net (fo=17, routed)          0.102     1.719    tx_con/sel_reg_n_0_[1]
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  tx_con/sel[2]_i_2/O
                         net (fo=1, routed)           0.000     1.764    tx_con/sel[2]_i_2_n_0
    SLICE_X63Y10         FDRE                                         r  tx_con/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/sel_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.091     1.580    tx_con/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/tstart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  start_reg/Q
                         net (fo=2, routed)           0.070     1.673    tx_con/start
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.099     1.772 r  tx_con/tstart_i_1/O
                         net (fo=1, routed)           0.000     1.772    tx_con/tstart_i_1_n_0
    SLICE_X61Y10         FDRE                                         r  tx_con/tstart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.989    tx_con/clk
    SLICE_X61Y10         FDRE                                         r  tx_con/tstart_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.091     1.566    tx_con/tstart_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    get_tx/clk
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  get_tx/shift_reg[6]/Q
                         net (fo=1, routed)           0.085     1.688    get_tx/shift[6]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.101     1.789 r  get_tx/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    get_tx/shift[5]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.989    get_tx/clk
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.107     1.582    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    get_tx/clk
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  get_tx/shift_reg[7]/Q
                         net (fo=1, routed)           0.086     1.689    get_tx/shift[7]
    SLICE_X61Y11         LUT3 (Prop_lut3_I1_O)        0.104     1.793 r  get_tx/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.793    get_tx/shift[6]_i_1_n_0
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.862     1.989    get_tx/clk
    SLICE_X61Y11         FDRE                                         r  get_tx/shift_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.107     1.582    get_tx/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 get_tx/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.591     1.474    get_tx/clk
    SLICE_X60Y12         FDRE                                         r  get_tx/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  get_tx/count_reg[1]/Q
                         net (fo=5, routed)           0.087     1.709    get_tx/count_reg_n_0_[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.098     1.807 r  get_tx/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    get_tx/count[2]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  get_tx/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     1.987    get_tx/clk
    SLICE_X60Y12         FDRE                                         r  get_tx/count_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.121     1.595    get_tx/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.129%)  route 0.189ns (49.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  keycodev_reg[6]/Q
                         net (fo=12, routed)          0.189     1.806    conv/I[6]
    SLICE_X63Y9          LUT4 (Prop_lut4_I2_O)        0.049     1.855 r  conv/O[8]_INST_0/O
                         net (fo=1, routed)           0.000     1.855    tx_con/tbuf[8]
    SLICE_X63Y9          FDRE                                         r  tx_con/pbuf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    tx_con/clk
    SLICE_X63Y9          FDRE                                         r  tx_con/pbuf_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.107     1.621    tx_con/pbuf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 keycodev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.597%)  route 0.189ns (50.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  keycodev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  keycodev_reg[6]/Q
                         net (fo=12, routed)          0.189     1.806    conv/I[6]
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  conv/O[12]_INST_0/O
                         net (fo=1, routed)           0.000     1.851    tx_con/tbuf[12]
    SLICE_X63Y9          FDRE                                         r  tx_con/pbuf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    tx_con/clk
    SLICE_X63Y9          FDRE                                         r  tx_con/pbuf_reg[12]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.092     1.606    tx_con/pbuf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tx_con/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    tx_con/clk
    SLICE_X63Y10         FDRE                                         r  tx_con/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  tx_con/sel_reg[2]/Q
                         net (fo=12, routed)          0.168     1.785    tx_con/sel_reg_n_0_[2]
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  tx_con/running_i_1/O
                         net (fo=1, routed)           0.000     1.830    tx_con/running_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  tx_con/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    tx_con/clk
    SLICE_X62Y10         FDRE                                         r  tx_con/running_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y10         FDRE (Hold_fdre_C_D)         0.091     1.580    tx_con/running_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   get_tx/cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   get_tx/cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   get_tx/cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   get_tx/cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   get_tx/cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   get_tx/cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y10   get_tx/cd_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y12   get_tx/cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   get_tx/cd_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y10   get_tx/cd_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y12   get_tx/cd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y12   get_tx/cd_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   get_tx/cd_count_reg[13]/C



