AIO
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO0_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO1_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0:DSP_CLOCK_ENABLE_AIO_RAAGA0:HighIsOn
|       |_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0:DSP_CLOCK_SELECT_RAAGA0
|               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_RAAGA_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_RAAGA_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:big_blast_RAAGA_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_108_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_54_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_GISB_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO:ALTERNATE_108_CLOCK_ENABLE_AIO:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO:SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO:SYSTEM_54_CLOCK_ENABLE_VEC_AIO:HighIsOn


AVS
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_AVSTOP_PVTMON_CLOCK:HighIsOff


BVN
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_648_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


CG
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


CPU
|_______CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE:ORION_CPU_C_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE:ORION_CPU_SECURE_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE:ORION_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE:ORION_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


DVPHR0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE:DISABLE_DVPHR_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0:DVPHR_108_CLOCK_ENABLE0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2:DVPHR_108_CLOCK_ENABLE2:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_BVB_648_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_HD_DVI_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_RBUS_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


DVPHT0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE:DISABLE_DVPMHT_IIC_MASTER_CLOCK:HighIsOff
|_______CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE:DVPHT_648_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE:DVPHT_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE:DVPMHT_108_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE:DVPMHT_54_CLOCK_ENABLE:HighIsOn


GENET0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_FAST_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_CLK_250_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_GMII_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_HFB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_L2INTR_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


GENET1
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_FAST_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_CLK_250_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_GMII_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_HFB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_L2INTR_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE:HighIsOn


GENETEEE0
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_EEE_CLOCK_ENABLE:HighIsOn


GENETEEE1
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_EEE_CLOCK_ENABLE:HighIsOn


GENETMUX0
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT:GENET0_CLOCK_SELECT
|       |_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_FAST_CLOCK:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|       |_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_SLOW_CLOCK:HighIsOff


GENETMUX1
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1:GENET1_CLOCK_SELECT_GENET1
|       |_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_FAST_CLOCK:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|       |_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_SLOW_CLOCK:HighIsOff


GENETWOL0
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_HFB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_L2INTR_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET_54_CLOCK_ENABLE:HighIsOn


GENETWOL1
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_HFB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_L2INTR_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE:GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE:HighIsOn


HVD0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_108_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT:HVDP0_CORE_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_SCB_COM_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_108_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT:HVDS0_CORE_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


HVD0_CPU
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_CPU_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT:HVDP0_CPU_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_CPU_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT:HVDS0_CPU_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV


ITU656
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE:DISABLE_VEC_ITU656_0_CLOCK:HighIsOff
|       |_______CLKGEN_ITU656_0_MUX_SELECT:VEC_ITU656_0_CLOCK
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO0_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO1_PWRDN_PLL_REQ:HighIsOff


M2MC0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:SYSTEM_CLOCK_ENABLE_M2MC0:HighIsOn
|       |_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0:CLOCK_SELECT_M2MC0
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:SYSTEM_GISB_CLOCK_ENABLE_M2MC0:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:SYSTEM_SCB_CLOCK_ENABLE_M2MC0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


MEMSYS0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


MPI
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_EBI_CLOCK:HighIsOff
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_NAND_DDR_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_GISB_CLOCK_ENABLE:HighIsOn


MPM
|_______CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE:MPM_54_CLOCK_ENABLE:HighIsOn


NAND
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


PAD
|_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_SC0_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_SC1_PWRDN_PLL_REQ:HighIsOff


PCIE0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE:DISABLE_PCIE0_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0:SYSTEM_108_CLOCK_ENABLE_PCIE0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0:SYSTEM_54_CLOCK_ENABLE_PCIE0:HighIsOn
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0:SYSTEM_GISB_CLOCK_ENABLE_PCIE0:HighIsOn
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0:SYSTEM_SCB_CLOCK_ENABLE_PCIE0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


POTP
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE:DISABLE_POTP_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE:DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK:HighIsOff
|_______CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE:POTP_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE:POTP_GISB_CLOCK_ENABLE:HighIsOn


RAAGA0
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_108_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_54_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_GISB_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:SYSTEM_SCB_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


RAAGA0_CPU
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0:DSP_CLOCK_ENABLE_AIO_RAAGA0:HighIsOn
|       |_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0:DSP_CLOCK_SELECT_RAAGA0
|               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_RAAGA_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_RAAGA_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:big_blast_RAAGA_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:DSP_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0:DSP_CLOCK_SELECT_RAAGA0
|               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_RAAGA_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_RAAGA_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:big_blast_RAAGA_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV


SATA30
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30:SYSTEM_54_CLOCK_ENABLE_SATA30:HighIsOn
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30:SYSTEM_GISB_CLOCK_ENABLE_SATA30:HighIsOn
|_______CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30:SYSTEM_SCB_CLOCK_ENABLE_SATA30:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SC0
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SC0_CLOCK:HighIsOff
|       |_______CLKGEN_SMARTCARD_MUX_SELECT:SC0_CLOCK


SC1
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SC1_CLOCK:HighIsOff
|       |_______CLKGEN_SMARTCARD_MUX_SELECT:SC1_CLOCK


SDIO
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SDIO_CARD_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SDIO_EMMC_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SEC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV


SECBUS
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE:DVPHR_RBUS_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE:HVDS0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0:DSP_CLOCK_ENABLE_AIO_RAAGA0:HighIsOn
|       |_______CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0:DSP_CLOCK_SELECT_RAAGA0
|               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_RAAGA_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_RAAGA_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:big_blast_RAAGA_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV


SFE
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE:SFE_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE:SFE_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE:SFE_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SID
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_GISB_SID_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_SCB_COM_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_SCB_SID_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SID_CPU
|_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE:HVDP0_SID_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT:HVDP0_SID_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV


SPI
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SPI_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SYSC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


UART0
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SYSCTRL_UART_0_CLOCK:HighIsOff
|       |_______CLKGEN_UART_0_CLOCK_MUX_SELECT:SYSCTRL_UART_0_CLOCK
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


UART1
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SYSCTRL_UART_1_CLOCK:HighIsOff
|       |_______CLKGEN_UART_1_CLOCK_MUX_SELECT:SYSCTRL_UART_1_CLOCK
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


UART2
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SYSCTRL_UART_2_CLOCK:HighIsOff
|       |_______CLKGEN_UART_2_CLOCK_MUX_SELECT:SYSCTRL_UART_2_CLOCK
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_SPARE:bit_blast_NETWORK_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


UPG
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SYSCTRL_UPG_CLOCK:HighIsOff


USB20
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE:DISABLE_USB0_FREERUN_CLOCK:HighIsOff
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE:USB0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20:SYSTEM_108_CLOCK_ENABLE_USB20:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20:SYSTEM_54_CLOCK_ENABLE_USB20:HighIsOn
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20:SYSTEM_SCB_CLOCK_ENABLE_USB20:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


USB30
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE:DISABLE_USB0_FREERUN_CLOCK:HighIsOff
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE:USB0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30:SYSTEM_108_CLOCK_ENABLE_USB30:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30:SYSTEM_SCB_CLOCK_ENABLE_USB30:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


USBD
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE:USB0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD:SYSTEM_108_CLOCK_ENABLE_USBD:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD:SYSTEM_SCB_CLOCK_ENABLE_USBD:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


V3D
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE:V3D_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE:V3D_GISB_2ND_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE:V3D_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE:V3D_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


V3D_CPU
|_______CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE:V3D_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT:V3D_CORE_CLOCK_SELECT
|               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|                       |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                               |_______CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                                       |_______CLKGEN_PLL_AVX_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_AVX_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_AVX_PWRDN_PLL_REQ:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|                       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                                       |_______CLKGEN_PLL_CPU_PLL_DIV_4K:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV
|               |_______CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|                       |_______CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                               |_______CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                                       |_______CLKGEN_PLL_V3D_PLL_DIV:NDIV_INT:MULT
|                                               |_______CLKGEN_PLL_V3D_PLL_DIV:PDIV:PREDIV
|                                                       |_______CLKGEN_PLL_V3D_PLL_RESET:RESETD:HighIsOff
|                                                               |_______CLKGEN_PLL_V3D_PLL_RESET:RESETA:HighIsOff
|                                                                       |_______CLKGEN_PLL_V3D_PLL_PWRON:PWRON_PLL:HighIsOn
|                                                                               |_______CLKGEN_PLL_V3D_PLL_LDO_PWRON:LDO_PWRON_PLL:HighIsOn


VDAC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE:DISABLE_ADC_4P5_CLOCK:HighIsOff
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE:DISABLE_QDAC_DACADC_CLOCK:HighIsOff
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC:QDAC_BVB_216_CLOCK_ENABLE_VDAC:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC:SYSTEM_BVB_216_CLOCK_ENABLE_VDAC:HighIsOn


VEC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO0_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_CLKGEN_INST_CTRL:bit_blast_VCXO1_PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO:SYSTEM_54_CLOCK_ENABLE_VEC_AIO:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:SYSTEM_108_CLOCK_ENABLE_VEC:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:SYSTEM_BVB_216_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:SYSTEM_BVB_324_CLOCK_ENABLE_VEC:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:SYSTEM_BVB_648_CLOCK_ENABLE_VEC:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:SYSTEM_SCB_CLOCK_ENABLE_VEC:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


VIP
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP:SYSTEM_BVB_216_CLOCK_ENABLE_VIP:HighIsOn
|_______CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP:SYSTEM_SCB_CLOCK_ENABLE_VIP:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


WLAN
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE:WLAN_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE:WLAN_SCB_CLOCK_ENABLE:HighIsOn


XPT
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_108_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV


XPT_REMUX
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_XPT_20P25_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_XPT_27_CLOCK:HighIsOff
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_XPT_40P5_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_XPT_54_CLOCK:HighIsOff
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE:DISABLE_XPT_81_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_108_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE:XPT_HIF_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_XPT_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_XPT_PLL_DIV:PDIV:PREDIV


XPT_WAKEUP
|_______CLKGEN_PM_CLOCK_Async_ALIVE_SEL:CLOCK_Async_CG_XPT_HIF:HighIsOn
