// Seed: 2063971342
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output uwire id_6
);
  assign id_6 = 1;
  assign id_6 = 1;
  wire id_8;
  reg  id_9;
  tri0 id_10;
  always @(id_1);
  always id_9 <= 1'd0;
  assign id_10 = (id_5);
  assign module_1.id_6 = 0;
  wire id_11;
  wire id_12 = 1;
  id_13(
      .id_0({1'b0, id_0 - 1})
  );
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_9,
      id_9,
      id_1,
      id_8
  );
endmodule
