{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741260633196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741260633196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 20:30:33 2025 " "Processing started: Thu Mar  6 20:30:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741260633196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260633196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260633196 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260633266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741260633285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741260633285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_W_DFF " "Found entity 1: M_W_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 F_D_DFF " "Found entity 1: F_D_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 E_M_DFF " "Found entity 1: E_M_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_E_DFF " "Found entity 1: D_E_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v 2 2 " "Found 2 design units, including 2 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636501 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flush " "Found entity 1: flush" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 be_logic_store " "Found entity 1: be_logic_store" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 be_logic_load " "Found entity 1: be_logic_load" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_8bit " "Found entity 2: cla_8bit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_unit_8bit " "Found entity 3: cla_unit_8bit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_wrap " "Found entity 1: tbman_wrap" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_regs " "Found entity 1: tbman_regs" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_apbs " "Found entity 1: tbman_apbs" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMU_RV32I_System " "Found entity 1: SMU_RV32I_System" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/regfile.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_async " "Found entity 1: reg_file_async" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/maindec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_mem_synch_rw_dualclk " "Found entity 1: dualport_mem_synch_rw_dualclk" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/data_mux.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Csr_Logic " "Found entity 1: Csr_Logic" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Logic " "Found entity 1: Branch_Logic" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v(24) " "Unrecognized synthesis attribute \"ram_style\" at ../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v(24)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_RAM_DP_WBE " "Found entity 1: ASYNC_RAM_DP_WBE" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/alu.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260636515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SMU_RV32I_System " "Elaborating entity \"SMU_RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741260636553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst SMU_RV32I_System.v(88) " "Verilog HDL or VHDL warning at SMU_RV32I_System.v(88): object \"rst\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260636553 "|SMU_RV32I_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF E_M_DFF:RegWriteE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"E_M_DFF:RegWriteE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "RegWriteE_M" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF E_M_DFF:MemWriteE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"E_M_DFF:MemWriteE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "MemWriteE_M" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:icpu " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:icpu\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "icpu" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush riscvsingle:icpu\|flush:u_flush " "Elaborating entity \"flush\" for hierarchy \"riscvsingle:icpu\|flush:u_flush\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_flush" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_block riscvsingle:icpu\|sync_block:u_sync_block " "Elaborating entity \"sync_block\" for hierarchy \"riscvsingle:icpu\|sync_block:u_sync_block\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_sync_block" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay riscvsingle:icpu\|delay:u_stall_1d " "Elaborating entity \"delay\" for hierarchy \"riscvsingle:icpu\|delay:u_stall_1d\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_stall_1d" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay riscvsingle:icpu\|delay:InstrD_1d " "Elaborating entity \"delay\" for hierarchy \"riscvsingle:icpu\|delay:InstrD_1d\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "InstrD_1d" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:icpu\|controller:u_controller " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_controller" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:icpu\|controller:u_controller\|maindec:mdec " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|maindec:mdec\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "mdec" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:icpu\|controller:u_controller\|aludec:adec " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|aludec:adec\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "adec" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636584 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl aludec.sv(17) " "Verilog HDL Always Construct warning at aludec.sv(17): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] aludec.sv(19) " "Inferred latch for \"ALUControl\[0\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] aludec.sv(19) " "Inferred latch for \"ALUControl\[1\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] aludec.sv(19) " "Inferred latch for \"ALUControl\[2\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] aludec.sv(19) " "Inferred latch for \"ALUControl\[3\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[4\] aludec.sv(19) " "Inferred latch for \"ALUControl\[4\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636585 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:InstrD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:InstrD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "InstrD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:BranchD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:BranchD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "BranchD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:JumpD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:JumpD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "JumpD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:ALUControlD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:ALUControlD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "ALUControlD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Logic riscvsingle:icpu\|Branch_Logic:u_branch " "Elaborating entity \"Branch_Logic\" for hierarchy \"riscvsingle:icpu\|Branch_Logic:u_branch\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_branch" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "i_datapath" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_next_mux3 " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_next_mux3\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_next_mux3" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:icpu\|datapath:i_datapath\|flopr:u_pc_register " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|flopr:u_pc_register\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_register" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_plus4" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01 " "Elaborating entity \"cla_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "CLA_8bit_01" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|full_adder:fa0\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "fa0" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_unit_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit " "Elaborating entity \"cla_unit_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "u_cla_unit" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_D_DFF riscvsingle:icpu\|datapath:i_datapath\|F_D_DFF:PCF_D " "Elaborating entity \"F_D_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|F_D_DFF:PCF_D\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCF_D" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:PCD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:PCD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:ImmExtD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:ImmExtD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ImmExtD_E" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:InstrE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:InstrE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "InstrE_M" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:ResultSrcE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:ResultSrcE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ResultSrcE_M" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:PCE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:PCE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCE_M" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:PC_plus4M_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:PC_plus4M_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PC_plus4M_W" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:InstrM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:InstrM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "InstrM_W" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:RegWriteM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:RegWriteM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "RegWriteM_W" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:ResultSrcM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:ResultSrcM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ResultSrcM_W" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazardD_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazardD_unit\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_hazardD_unit" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall riscvsingle:icpu\|datapath:i_datapath\|stall:u_stall " "Elaborating entity \"stall\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|stall:u_stall\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_stall" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_Extend" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csr_Logic riscvsingle:icpu\|datapath:i_datapath\|Csr_Logic:u_Csr_Logic " "Elaborating entity \"Csr_Logic\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|Csr_Logic:u_Csr_Logic\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_Csr_Logic" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_async riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf " "Elaborating entity \"reg_file_async\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "rf" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636697 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[0\] 0 reg_file_async.v(10) " "Net \"mem\[0\]\" at reg_file_async.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741260636711 "|SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:icpu\|datapath:i_datapath\|mux2:u_alu_mux2 " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux2:u_alu_mux2\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_alu_mux2" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_ALU" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "be_logic_load riscvsingle:icpu\|datapath:i_datapath\|be_logic_load:u_be_load " "Elaborating entity \"be_logic_load\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|be_logic_load:u_be_load\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_be_load" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "be_logic_store riscvsingle:icpu\|datapath:i_datapath\|be_logic_store:u_be_store " "Elaborating entity \"be_logic_store\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|be_logic_store:u_be_store\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_be_store" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualport_mem_synch_rw_dualclk dualport_mem_synch_rw_dualclk:imem " "Elaborating entity \"dualport_mem_synch_rw_dualclk\" for hierarchy \"dualport_mem_synch_rw_dualclk:imem\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "imem" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260636771 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MIF_HEX_PASS dualport_mem_synch_rw_dualclk.sv(44) " "Verilog HDL Display System Task info at dualport_mem_synch_rw_dualclk.sv(44): MIF_HEX_PASS" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260636791 "|SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "879 0 4095 dualport_mem_synch_rw_dualclk.sv(45) " "Verilog HDL warning at dualport_mem_synch_rw_dualclk.sv(45): number of words (879) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1741260636793 "|SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux data_mux:u_data_mux " "Elaborating entity \"data_mux\" for hierarchy \"data_mux:u_data_mux\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_data_mux" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:iDecoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:iDecoder\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "iDecoder" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:iTimer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:iTimer\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "iTimer" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_wrap tbman_wrap:u_tbman_wrap " "Elaborating entity \"tbman_wrap\" for hierarchy \"tbman_wrap:u_tbman_wrap\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_tbman_wrap" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_apbs tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs " "Elaborating entity \"tbman_apbs\" for hierarchy \"tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" "u_tbman_apbs" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_regs tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs " "Elaborating entity \"tbman_regs\" for hierarchy \"tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" "inst_tbman_regs" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__print_ren tbman_regs.v(59) " "Verilog HDL or VHDL warning at tbman_regs.v(59): object \"__print_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__putint_ren tbman_regs.v(61) " "Verilog HDL or VHDL warning at tbman_regs.v(61): object \"__putint_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__exit_ren tbman_regs.v(63) " "Verilog HDL or VHDL warning at tbman_regs.v(63): object \"__exit_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_wen tbman_regs.v(64) " "Verilog HDL or VHDL warning at tbman_regs.v(64): object \"__defines_wen\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_ren tbman_regs.v(65) " "Verilog HDL or VHDL warning at tbman_regs.v(65): object \"__defines_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_wen tbman_regs.v(66) " "Verilog HDL or VHDL warning at tbman_regs.v(66): object \"__stub_wen\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_ren tbman_regs.v(67) " "Verilog HDL or VHDL warning at tbman_regs.v(67): object \"__stub_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__irq_force_ren tbman_regs.v(69) " "Verilog HDL or VHDL warning at tbman_regs.v(69): object \"__irq_force_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637097 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_sim_wdata tbman_regs.v(86) " "Verilog HDL or VHDL warning at tbman_regs.v(86): object \"defines_sim_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637098 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_fpga_wdata tbman_regs.v(88) " "Verilog HDL or VHDL warning at tbman_regs.v(88): object \"defines_fpga_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637098 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_uart_wdata tbman_regs.v(94) " "Verilog HDL or VHDL warning at tbman_regs.v(94): object \"stub_uart_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637098 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_spi_wdata tbman_regs.v(96) " "Verilog HDL or VHDL warning at tbman_regs.v(96): object \"stub_spi_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637098 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_pwm_wdata tbman_regs.v(98) " "Verilog HDL or VHDL warning at tbman_regs.v(98): object \"stub_pwm_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741260637098 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:U_GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:U_GPIO\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "U_GPIO" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT GPIO:U_GPIO\|SEG7_LUT:u0_SEG7_LUT " "Elaborating entity \"SEG7_LUT\" for hierarchy \"GPIO:U_GPIO\|SEG7_LUT:u0_SEG7_LUT\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "u0_SEG7_LUT" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen GPIO:U_GPIO\|pulse_gen:button1 " "Elaborating entity \"pulse_gen\" for hierarchy \"GPIO:U_GPIO\|pulse_gen:button1\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "button1" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrap uart_wrap:u_uart_wrap " "Elaborating entity \"uart_wrap\" for hierarchy \"uart_wrap:u_uart_wrap\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_uart_wrap" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_wrap:u_uart_wrap\|uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" "u_uart" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "uatransmit" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_transmitter.v(33) " "Verilog HDL assignment warning at uart_transmitter.v(33): truncated value with size 32 to match size of target (9)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741260637126 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(42) " "Verilog HDL assignment warning at uart_transmitter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741260637126 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "uareceive" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260637129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_receiver.v(55) " "Verilog HDL assignment warning at uart_receiver.v(55): truncated value with size 32 to match size of target (9)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741260637129 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(65) " "Verilog HDL assignment warning at uart_receiver.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741260637129 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dualport_mem_synch_rw_dualclk:imem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dualport_mem_synch_rw_dualclk:imem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "BYTEENA_REG_B CLOCK0 " "Parameter BYTEENA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Parameter INIT_FILE set to db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1741260638947 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1741260638947 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741260638947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260638994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK0 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741260638994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741260638994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mod2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mod2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mod2 " "Found entity 1: altsyncram_mod2" {  } { { "db/altsyncram_mod2.tdf" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/altsyncram_mod2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741260639021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260639021 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741260639039 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1741260639042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscvsingle:icpu\|controller:u_controller\|aludec:adec\|ALUControl\[0\] " "Latch riscvsingle:icpu\|controller:u_controller\|aludec:adec\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741260639458 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\] " "Ports ENA and PRE on the latch are fed by the same signal riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741260639458 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741260639458 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" 29 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" 19 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" 25 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741260639465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741260639465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741260640680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741260642881 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260642995 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SMU_RV32I_System.sdc " "Reading SDC File: '../src/SMU_RV32I_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1741260643411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1741260643422 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741260643425 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~10\|datac " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741260643425 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~10\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741260643425 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|datab " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1741260643425 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Analysis & Synthesis" 0 -1 1741260643425 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1741260643439 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1741260643439 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741260643440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741260643440 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1741260643440 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260643440 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260643521 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1741260644613 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260644615 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1741260646027 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260646031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741260646317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741260646317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5116 " "Implemented 5116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741260646528 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741260646528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5030 " "Implemented 5030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741260646528 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741260646528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741260646528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741260646545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 20:30:46 2025 " "Processing ended: Thu Mar  6 20:30:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741260646545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741260646545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741260646545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741260646545 ""}
