l1_not_working = [
"L1:ALS-C_COMM_A_LF_OUT_DQ"
"L1:ALS-C_COMM_PLL_CTRL_OUT_DQ"
"L1:ALS-C_COMM_PLL_ERR_OUT_DQ"
"L1:ALS-C_DIFF_A_LF_OUT_DQ"
"L1:ALS-C_DIFF_PLL_CTRL_OUT_DQ"
"L1:ALS-C_DIFF_PLL_ERR_OUT_DQ"
"L1:ALS-C_REFL_DC_ERR_OUT_DQ"
"L1:ALS-X_ARM_IN1_DQ"
"L1:ALS-X_FIBR_ERR_OUT_DQ"
"L1:ALS-X_REFL_CTRL_OUT_DQ"
"L1:ALS-X_REFL_ERR_OUT_DQ"
"L1:ALS-Y_ARM_IN1_DQ"
"L1:ALS-Y_FIBR_ERR_OUT_DQ"
"L1:ALS-Y_REFL_CTRL_OUT_DQ"
"L1:ALS-Y_REFL_ERR_OUT_DQ"
"L1:HPI-BS_SENSCOR_X_FIR_IN1_DQ"
"L1:HPI-BS_SENSCOR_Y_FIR_IN1_DQ"
"L1:HPI-BS_SENSCOR_Z_FIR_IN1_DQ"
"L1:HPI-ITMX_STSINF_B_Y_IN1_DQ"
"L1:IMC-IM4_TRANS_SUM_IN1_DQ"
"L1:IMC-MC2_TRANS_SUM_IN1_DQ"
"L1:IMC-X_DQ"
"L1:LSC-ASAIR_A_RF45_Q_ERR_DQ"
"L1:LSC-ASAIR_B_RF90_I_ERR_DQ"
"L1:LSC-POPAIR_B_LF_OUT_DQ"
"L1:LSC-X_TR_A_LF_OUT_DQ"
"L1:LSC-Y_TR_A_LF_OUT_DQ"
"L1:OAF-CAL_DARM_DQ"
"L1:OMC-ASC_P1_Q_OUT_DQ"
"L1:OMC-ASC_P2_Q_OUT_DQ"
"L1:OMC-ASC_QPD_A_PIT_OUT_DQ"
"L1:OMC-ASC_QPD_A_YAW_OUT_DQ"
"L1:OMC-ASC_QPD_B_PIT_OUT_DQ"
"L1:OMC-ASC_Y1_Q_OUT_DQ"
"L1:OMC-ASC_Y2_Q_OUT_DQ"
"L1:PEM-CS_ACC_LVEAFLOOR_HAM1_Z_DQ"
"L1:PEM-EX_TEMP_BSC4_ETMX_DQ"
"L1:PEM-EY_TEMP_BSC5_ETMY_DQ"
"L1:PSL-FSS_PC_MON_OUT_DQ"
"L1:PSL-FSS_TPD_DC_OUT_DQ"
"L1:PSL-ILS_HV_MON_OUT_DQ"
"L1:PSL-ILS_MIXER_OUT_DQ"
"L1:PSL-ISS_QPD_DX_OUT_DQ"
"L1:PSL-ISS_QPD_DY_OUT_DQ"
"L1:PSL-OSC_PD_AMP_DC_OUT_DQ"
"L1:PSL-OSC_PD_BP_DC_OUT_DQ"
"L1:PSL-OSC_PD_INT_DC_OUT_DQ"
"L1:PSL-OSC_PD_ISO_DC_OUT_DQ"
"L1:PSL-PWR_HPL_DC_OUT_DQ"
"L1:PSL-PWR_NPRO_OUT_DQ"
"L1:SUS-BS_M1_ISIWIT_L_DQ"
"L1:SUS-BS_M1_ISIWIT_P_DQ"
"L1:SUS-BS_M1_ISIWIT_R_DQ"
"L1:SUS-BS_M1_ISIWIT_T_DQ"
"L1:SUS-BS_M1_ISIWIT_V_DQ"
"L1:SUS-BS_M1_ISIWIT_Y_DQ"
"L1:SUS-BS_M3_OPLEV_SUM_OUT_DQ"
"L1:SUS-ETMX_L3_OPLEV_SUM_OUT_DQ"
"L1:SUS-ETMX_M0_ISIWIT_L_DQ"
"L1:SUS-ETMX_M0_ISIWIT_P_DQ"
"L1:SUS-ETMX_M0_ISIWIT_R_DQ"
"L1:SUS-ETMX_M0_ISIWIT_T_DQ"
"L1:SUS-ETMX_M0_ISIWIT_V_DQ"
"L1:SUS-ETMX_M0_ISIWIT_Y_DQ"
"L1:SUS-ETMY_L3_OPLEV_SUM_OUT_DQ"
"L1:SUS-ETMY_M0_ISIWIT_L_DQ"
"L1:SUS-ETMY_M0_ISIWIT_P_DQ"
"L1:SUS-ETMY_M0_ISIWIT_R_DQ"
"L1:SUS-ETMY_M0_ISIWIT_T_DQ"
"L1:SUS-ETMY_M0_ISIWIT_V_DQ"
"L1:SUS-ETMY_M0_ISIWIT_Y_DQ"
"L1:SUS-ITMX_L3_OPLEV_SUM_OUT_DQ"
"L1:SUS-ITMX_M0_ISIWIT_L_DQ"
"L1:SUS-ITMX_M0_ISIWIT_P_DQ"
"L1:SUS-ITMX_M0_ISIWIT_R_DQ"
"L1:SUS-ITMX_M0_ISIWIT_T_DQ"
"L1:SUS-ITMX_M0_ISIWIT_V_DQ"
"L1:SUS-ITMX_M0_ISIWIT_Y_DQ"
"L1:SUS-ITMY_L3_OPLEV_SUM_OUT_DQ"
"L1:SUS-ITMY_M0_ISIWIT_L_DQ"
"L1:SUS-ITMY_M0_ISIWIT_P_DQ"
"L1:SUS-ITMY_M0_ISIWIT_R_DQ"
"L1:SUS-ITMY_M0_ISIWIT_T_DQ"
"L1:SUS-ITMY_M0_ISIWIT_V_DQ"
"L1:SUS-ITMY_M0_ISIWIT_Y_DQ"
"L1:SUS-MC2_M1_ISIWIT_L_DQ"
"L1:SUS-MC2_M1_ISIWIT_P_DQ"
"L1:SUS-MC2_M1_ISIWIT_R_DQ"
"L1:SUS-MC2_M1_ISIWIT_T_DQ"
"L1:SUS-MC2_M1_ISIWIT_V_DQ"
"L1:SUS-MC2_M1_ISIWIT_Y_DQ"
"L1:SUS-OMC_M1_ISIWIT_L_DQ"
"L1:SUS-OMC_M1_ISIWIT_P_DQ"
"L1:SUS-OMC_M1_ISIWIT_R_DQ"
"L1:SUS-OMC_M1_ISIWIT_T_DQ"
"L1:SUS-OMC_M1_ISIWIT_V_DQ"
"L1:SUS-OMC_M1_ISIWIT_Y_DQ"
"L1:SUS-PR3_M3_OPLEV_SUM_OUT_DQ"
"L1:SUS-PRM_M1_ISIWIT_L_DQ"
"L1:SUS-PRM_M1_ISIWIT_P_DQ"
"L1:SUS-PRM_M1_ISIWIT_R_DQ"
"L1:SUS-PRM_M1_ISIWIT_T_DQ"
"L1:SUS-PRM_M1_ISIWIT_V_DQ"
"L1:SUS-PRM_M1_ISIWIT_Y_DQ"
"L1:SUS-SR2_M1_ISIWIT_L_DQ"
"L1:SUS-SR2_M1_ISIWIT_P_DQ"
"L1:SUS-SR2_M1_ISIWIT_R_DQ"
"L1:SUS-SR2_M1_ISIWIT_T_DQ"
"L1:SUS-SR2_M1_ISIWIT_V_DQ"
"L1:SUS-SR2_M1_ISIWIT_Y_DQ"
"L1:SUS-SR3_M1_ISIWIT_L_DQ"
"L1:SUS-SR3_M1_ISIWIT_P_DQ"
"L1:SUS-SR3_M1_ISIWIT_R_DQ"
"L1:SUS-SR3_M1_ISIWIT_T_DQ"
"L1:SUS-SR3_M1_ISIWIT_V_DQ"
"L1:SUS-SR3_M1_ISIWIT_Y_DQ"
"L1:SUS-SR3_M3_OPLEV_SUM_OUT_DQ"
]
