var searchData=
[
  ['sai_20aliased_20macros_20maintained_20for_20legacy_20purpose_0',['HAL SAI Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_a_i___aliased___macros.html',1,'']]],
  ['sai_20clock_20source_20selection_1',['Peripheral SAI clock source selection',['../group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['sai_20get_20clock_20source_2',['Peripheral SAI get clock source',['../group___r_c_c___l_l___e_c___s_a_i1.html',1,'']]],
  ['sai1_20clock_20source_3',['SAI1 Clock Source',['../group___r_c_c_ex___s_a_i1___clock___source.html',1,'']]],
  ['sampling_4',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['sampling_20frequencies_5',['RTCEx Tamper Sampling Frequencies',['../group___r_t_c_ex___tamper___sampling___frequencies.html',1,'']]],
  ['sampling_20method_6',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['sampling_20mode_7',['ADC group regular sampling mode',['../group___a_d_c__regular__sampling__mode.html',1,'']]],
  ['sampling_20time_8',['Channel - Sampling time',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html',1,'']]],
  ['sau_20functions_9',['SAU Functions',['../group___c_m_s_i_s___core___s_a_u_functions.html',1,'']]],
  ['scale_10',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['scan_20mode_11',['ADC sequencer scan mode',['../group___a_d_c___scan__mode.html',1,'']]],
  ['scb_12',['System Control Block (SCB)',['../group___c_m_s_i_s___s_c_b.html',1,'']]],
  ['scb_20scnscb_13',['System Controls not in SCB (SCnSCB)',['../group___c_m_s_i_s___s_cn_s_c_b.html',1,'']]],
  ['scnscb_14',['System Controls not in SCB (SCnSCB)',['../group___c_m_s_i_s___s_cn_s_c_b.html',1,'']]],
  ['scope_20for_20adc_20group_20regular_15',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['sd_20mmc_20aliased_20macros_20maintained_20for_20legacy_20purpose_16',['HAL SD/MMC Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_d___aliased___macros.html',1,'']]],
  ['second_20parameter_20definitions_17',['RTCEx Add 1 Second Parameter Definitions',['../group___r_t_c_ex___add__1___second___parameter___definition.html',1,'']]],
  ['seconds_20masks_20definitions_18',['RTC Alarm Sub Seconds Masks Definitions',['../group___r_t_c___alarm___sub___seconds___masks___definitions.html',1,'']]],
  ['select_20management_19',['SPI Slave Select Management',['../group___s_p_i___slave___select__management.html',1,'']]],
  ['selected_20',['selected',['../group___a_d_c__injected__external__trigger__edge.html',1,'ADC group injected trigger edge (when external trigger is selected)'],['../group___a_d_c__regular__external__trigger__edge.html',1,'ADC group regular trigger edge (when external trigger is selected)']]],
  ['selection_21',['Selection',['../group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e.html',1,'LSCO Selection'],['../group___r_c_c_ex___periph___clock___selection.html',1,'Periph Clock Selection'],['../group___r_t_c_ex___time_stamp___pin___selections.html',1,'RTCEx TimeStamp Pin Selection'],['../group___t_i_m___input___capture___selection.html',1,'TIM Input Capture Selection'],['../group___t_i_m___master___mode___selection.html',1,'TIM Master Mode Selection'],['../group___t_i_m___t_i1___selection.html',1,'TIM TI1 Input Selection'],['../group___t_i_m___trigger___selection.html',1,'TIM Trigger Selection'],['../group___u_a_r_t___half___duplex___selection.html',1,'UART Half Duplex Selection'],['../group___u_a_r_t___wake_up__from___stop___selection.html',1,'UART WakeUp From Stop Selection']]],
  ['selection_22',['selection',['../group___t_i_m___c_c___d_m_a___request.html',1,'CCx DMA request selection'],['../group___d_m_a_ex___d_m_a_m_u_x___request_genenerator_polarity__selection.html',1,'DMAMUX RequestGeneneratorPolarity selection'],['../group___d_m_a_ex___d_m_a_m_u_x___signal_generator_i_d__selection.html',1,'DMAMUX SignalGeneratorID selection'],['../group___d_m_a_ex___d_m_a_m_u_x___sync_polarity__selection.html',1,'DMAMUX SyncPolarity selection'],['../group___d_m_a_ex___d_m_a_m_u_x___sync_signal_i_d__selection.html',1,'DMAMUX SyncSignalID selection'],['../group___g_p_i_o_ex___alternate__function__selection.html',1,'GPIOEx Alternate function selection'],['../group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html',1,'MCO1 SOURCE selection'],['../group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html',1,'Peripheral ADC clock source selection'],['../group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral I2C clock source selection'],['../group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html',1,'Peripheral I2S clock source selection'],['../group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral LPTIM clock source selection'],['../group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral LPUART clock source selection'],['../group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html',1,'Peripheral RNG clock source selection'],['../group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral SAI clock source selection'],['../group___r_c_c___l_l___e_c___u_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral UART clock source selection'],['../group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral USART clock source selection'],['../group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html',1,'Peripheral USB clock source selection'],['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'PWR battery charging resistor selection'],['../group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html',1,'RTC clock source selection'],['../group___t_i_m_ex___timer___input___selection.html',1,'TIM Extended Timer input selection']]],
  ['selection_202_20trgo2_23',['TIM Master Mode Selection 2 (TRGO2)',['../group___t_i_m___master___mode___selection__2.html',1,'']]],
  ['selection_20definition_24',['RTCEx Output Selection Definition',['../group___r_t_c_ex___output__selection___definitions.html',1,'']]],
  ['selection_20definitions_25',['RTCEx Calib Output selection Definitions',['../group___r_t_c_ex___calib___output__selection___definitions.html',1,'']]],
  ['selection_20for_20idle_20mode_20state_26',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['selection_20for_20run_20mode_20state_27',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['sensor_20functions_28',['Extended Timer Hall Sensor functions',['../group___t_i_m_ex___exported___functions___group1.html',1,'']]],
  ['sequence_20conversions_29',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['sequencer_20end_20of_20unitary_20conversion_20or_20sequence_20conversions_30',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['sequencer_20ranks_31',['Sequencer ranks',['../group___a_d_c___i_n_j___s_e_q___r_a_n_k_s.html',1,'ADC group injected - Sequencer ranks'],['../group___a_d_c___h_a_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html',1,'ADC group regular - Sequencer ranks']]],
  ['sequencer_20scan_20mode_32',['ADC sequencer scan mode',['../group___a_d_c___scan__mode.html',1,'']]],
  ['sequential_20transfer_20options_33',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['setting_20in_20standby_20shutdown_20mode_34',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['shift_35',['Oversampling - Data shift',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html',1,'']]],
  ['shift_20to_20apply_20to_20retrieve_20polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_36',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['shutdown_37',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['shutdown_20mode_38',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['sign_39',['ADC Extended Offset Sign',['../group___a_d_c_ex___offset_sign.html',1,'']]],
  ['signalgeneratorid_20selection_40',['DMAMUX SignalGeneratorID selection',['../group___d_m_a_ex___d_m_a_m_u_x___signal_generator_i_d__selection.html',1,'']]],
  ['signature_41',['DEVICE ELECTRONIC SIGNATURE',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html',1,'']]],
  ['simd_20intrinsics_42',['CMSIS SIMD Intrinsics',['../group___c_m_s_i_s___s_i_m_d__intrinsics.html',1,'']]],
  ['single_20or_20differential_20ending_43',['Channel - Single or differential ending',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html',1,'']]],
  ['size_44',['Size',['../group___i2_c___m_e_m_o_r_y___a_d_d_r_e_s_s___s_i_z_e.html',1,'I2C Memory Address Size'],['../group___s_p_i___data___size.html',1,'SPI Data Size']]],
  ['size_45',['size',['../group___d_m_a___memory__data__size.html',1,'DMA Memory data size'],['../group___d_m_a___peripheral__data__size.html',1,'DMA Peripheral data size']]],
  ['slave_20mode_46',['TIM Master/Slave Mode',['../group___t_i_m___master___slave___mode.html',1,'']]],
  ['slave_20mode_47',['TIM Slave mode',['../group___t_i_m___slave___mode.html',1,'']]],
  ['slave_20select_20management_48',['SPI Slave Select Management',['../group___s_p_i___slave___select__management.html',1,'']]],
  ['sleep_20enable_20disable_49',['Sleep Enable Disable',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable.html',1,'AHB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable.html',1,'AHB2 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable.html',1,'AHB3 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'APB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'APB2 Peripheral Clock Sleep Enable Disable']]],
  ['sleep_20enabled_20or_20disabled_20status_50',['Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['sleep_20mode_20entry_51',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['smartcard_20aliased_20defines_20maintained_20for_20legacy_20purpose_52',['HAL SMARTCARD Aliased Defines maintained for legacy purpose',['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'']]],
  ['smartcard_20aliased_20macros_20maintained_20for_20legacy_20purpose_53',['HAL SMARTCARD Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'']]],
  ['smbus_20aliased_20defines_20maintained_20for_20legacy_20purpose_54',['HAL SMBUS Aliased Defines maintained for legacy purpose',['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'']]],
  ['smbus_20aliased_20functions_20maintained_20for_20legacy_20purpose_55',['HAL SMBUS Aliased Functions maintained for legacy purpose',['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'']]],
  ['smbus_20aliased_20macros_20maintained_20for_20legacy_20purpose_56',['HAL SMBUS Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'']]],
  ['smooth_20calib_20period_20definitions_57',['RTCEx Smooth calib period Definitions',['../group___r_t_c_ex___smooth__calib__period___definitions.html',1,'']]],
  ['smooth_20calib_20plus_20pulses_20definitions_58',['RTCEx Smooth calib Plus pulses Definitions',['../group___r_t_c_ex___smooth__calib___plus__pulses___definitions.html',1,'']]],
  ['smpr1_20fields_59',['ADCx SMPR1 fields',['../group___a_d_c___s_m_p_r1__fields.html',1,'']]],
  ['sms_20preload_20enabling_60',['TIM Extended Bitfield SMS preload enabling',['../group___t_i_m_ex___s_m_s___preload___enable.html',1,'']]],
  ['software_20boot0_61',['FLASH Option Bytes User Software BOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html',1,'']]],
  ['source_62',['Source',['../group___r_c_c_ex___a_d_c12___clock___source.html',1,'ADC12 Clock Source'],['../group___r_c_c___a_h_b___clock___source.html',1,'AHB Clock Source'],['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'APB1 APB2 Clock Source'],['../group___r_c_c_ex___i2_c1___clock___source.html',1,'I2C1 Clock Source'],['../group___r_c_c_ex___i2_c2___clock___source.html',1,'I2C2 Clock Source'],['../group___r_c_c_ex___i2_c3___clock___source.html',1,'I2C3 Clock Source'],['../group___r_c_c_ex___i2_s___clock___source.html',1,'I2S Clock Source'],['../group___r_c_c_ex___l_s_c_o___clock___source.html',1,'Low Speed Clock Source'],['../group___r_c_c_ex___l_p_t_i_m1___clock___source.html',1,'LPTIM1 Clock Source'],['../group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html',1,'LPUART1 Clock Source'],['../group___r_c_c___m_c_o1___clock___source.html',1,'MCO1 Clock Source'],['../group___r_c_c___l_l___e_f___peripheral___clock___source.html',1,'Peripheral Clock Source'],['../group___r_c_c___p_l_l___clock___source.html',1,'PLL Clock Source'],['../group___r_c_c_ex___r_n_g___clock___source.html',1,'RNG Clock Source'],['../group___r_c_c___r_t_c___clock___source.html',1,'RTC Clock Source'],['../group___r_c_c_ex___s_a_i1___clock___source.html',1,'SAI1 Clock Source'],['../group___r_c_c___system___clock___source.html',1,'System Clock Source'],['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html',1,'SYSTICK Clock Source'],['../group___t_i_m___clear_input___source.html',1,'TIM Clear Input Source'],['../group___t_i_m___clock___source.html',1,'TIM Clock Source'],['../group___t_i_m___commutation___source.html',1,'TIM Commutation Source'],['../group___t_i_m___event___source.html',1,'TIM Event Source'],['../group___r_c_c_ex___u_s_a_r_t1___clock___source.html',1,'USART1 Clock Source'],['../group___r_c_c_ex___u_s_a_r_t2___clock___source.html',1,'USART2 Clock Source'],['../group___r_c_c_ex___u_s_a_r_t3___clock___source.html',1,'USART3 Clock Source'],['../group___r_c_c_ex___u_s_b___clock___source.html',1,'USB Clock Source']]],
  ['source_63',['source',['../group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html',1,'ADC common - Clock source'],['../group___a_d_c__injected__external__trigger__source.html',1,'ADC group injected trigger source'],['../group___a_d_c__regular__external__trigger__source.html',1,'ADC group regular trigger source'],['../group___c_o_r_t_e_x___sys_tick__clock__source.html',1,'CORTEX SysTick clock source'],['../group___r_c_c___l_l___e_c___a_d_c.html',1,'Peripheral ADC get clock source'],['../group___r_c_c___l_l___e_c___i2_c1.html',1,'Peripheral I2C get clock source'],['../group___r_c_c___l_l___e_c___i2_s.html',1,'Peripheral I2S get clock source'],['../group___r_c_c___l_l___e_c___l_p_t_i_m1.html',1,'Peripheral LPTIM get clock source'],['../group___r_c_c___l_l___e_c___l_p_u_a_r_t1.html',1,'Peripheral LPUART get clock source'],['../group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html',1,'Peripheral QUADSPI get clock source'],['../group___r_c_c___l_l___e_c___r_n_g.html',1,'Peripheral RNG get clock source'],['../group___r_c_c___l_l___e_c___s_a_i1.html',1,'Peripheral SAI get clock source'],['../group___r_c_c___l_l___e_c___u_a_r_tx.html',1,'Peripheral UART get clock source'],['../group___r_c_c___l_l___e_c___u_s_a_r_tx.html',1,'Peripheral USART get clock source'],['../group___r_c_c___l_l___e_c___u_s_b.html',1,'Peripheral USB get clock source'],['../group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html',1,'PLL entry clock source'],['../group___t_i_m_ex___break___input___source.html',1,'TIM Extended Break input source']]],
  ['source_20enabling_64',['TIM Extended Break input source enabling',['../group___t_i_m_ex___break___input___source___enable.html',1,'']]],
  ['source_20selection_65',['MCO1 SOURCE selection',['../group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html',1,'']]],
  ['source_20selection_66',['source selection',['../group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html',1,'Peripheral ADC clock source selection'],['../group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral I2C clock source selection'],['../group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html',1,'Peripheral I2S clock source selection'],['../group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral LPTIM clock source selection'],['../group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral LPUART clock source selection'],['../group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html',1,'Peripheral RNG clock source selection'],['../group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html',1,'Peripheral SAI clock source selection'],['../group___r_c_c___l_l___e_c___u_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral UART clock source selection'],['../group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'Peripheral USART clock source selection'],['../group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html',1,'Peripheral USB clock source selection'],['../group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html',1,'RTC clock source selection']]],
  ['source_20status_67',['System Clock Source Status',['../group___r_c_c___system___clock___source___status.html',1,'']]],
  ['sources_68',['Sources',['../group___r_c_c_ex___c_r_s___interrupt___sources.html',1,'RCCEx CRS Interrupt Sources'],['../group___t_i_m___d_m_a__sources.html',1,'TIM DMA Sources']]],
  ['spdifrx_20aliased_20macros_20maintained_20for_20legacy_20purpose_69',['HAL SPDIFRX Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'']]],
  ['speed_70',['GPIO speed',['../group___g_p_i_o__speed.html',1,'']]],
  ['speed_20clock_20source_71',['Low Speed Clock Source',['../group___r_c_c_ex___l_s_c_o___clock___source.html',1,'']]],
  ['speed_20prescaler_20apb1_72',['APB low-speed prescaler (APB1)',['../group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html',1,'']]],
  ['speed_20prescaler_20apb2_73',['APB high-speed prescaler (APB2)',['../group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html',1,'']]],
  ['spi_74',['SPI',['../group___s_p_i.html',1,'']]],
  ['spi_20aliased_20defines_20maintained_20for_20legacy_20purpose_75',['HAL SPI Aliased Defines maintained for legacy purpose',['../group___h_a_l___s_p_i___aliased___defines.html',1,'']]],
  ['spi_20aliased_20functions_20maintained_20for_20legacy_20purpose_76',['HAL SPI Aliased Functions maintained for legacy purpose',['../group___h_a_l___s_p_i___aliased___functions.html',1,'']]],
  ['spi_20aliased_20macros_20maintained_20for_20legacy_20purpose_77',['HAL SPI Aliased Macros maintained for legacy purpose',['../group___h_a_l___s_p_i___aliased___macros.html',1,'']]],
  ['spi_20baudrate_20prescaler_78',['SPI BaudRate Prescaler',['../group___s_p_i___baud_rate___prescaler.html',1,'']]],
  ['spi_20clock_20phase_79',['SPI Clock Phase',['../group___s_p_i___clock___phase.html',1,'']]],
  ['spi_20clock_20polarity_80',['SPI Clock Polarity',['../group___s_p_i___clock___polarity.html',1,'']]],
  ['spi_20crc_20calculation_81',['SPI CRC Calculation',['../group___s_p_i___c_r_c___calculation.html',1,'']]],
  ['spi_20crc_20length_82',['SPI CRC Length',['../group___s_p_i___c_r_c__length.html',1,'']]],
  ['spi_20data_20size_83',['SPI Data Size',['../group___s_p_i___data___size.html',1,'']]],
  ['spi_20direction_20mode_84',['SPI Direction Mode',['../group___s_p_i___direction.html',1,'']]],
  ['spi_20error_20code_85',['SPI Error Code',['../group___s_p_i___error___code.html',1,'']]],
  ['spi_20exported_20constants_86',['SPI Exported Constants',['../group___s_p_i___exported___constants.html',1,'']]],
  ['spi_20exported_20macros_87',['SPI Exported Macros',['../group___s_p_i___exported___macros.html',1,'']]],
  ['spi_20exported_20types_88',['SPI Exported Types',['../group___s_p_i___exported___types.html',1,'']]],
  ['spi_20fifo_20reception_20threshold_89',['SPI FIFO Reception Threshold',['../group___s_p_i___f_i_f_o__reception__threshold.html',1,'']]],
  ['spi_20flags_20definition_90',['SPI Flags Definition',['../group___s_p_i___flags__definition.html',1,'']]],
  ['spi_20interrupt_20definition_91',['SPI Interrupt Definition',['../group___s_p_i___interrupt__definition.html',1,'']]],
  ['spi_20mode_92',['SPI Mode',['../group___s_p_i___mode.html',1,'']]],
  ['spi_20msb_20lsb_20transmission_93',['SPI MSB LSB Transmission',['../group___s_p_i___m_s_b___l_s_b__transmission.html',1,'']]],
  ['spi_20nss_20pulse_20mode_94',['SPI NSS Pulse Mode',['../group___s_p_i___n_s_s_p___mode.html',1,'']]],
  ['spi_20private_20macros_95',['SPI Private Macros',['../group___s_p_i___private___macros.html',1,'']]],
  ['spi_20reception_20fifo_20status_20level_96',['SPI Reception FIFO Status Level',['../group___s_p_i__reception__fifo__status__level.html',1,'']]],
  ['spi_20slave_20select_20management_97',['SPI Slave Select Management',['../group___s_p_i___slave___select__management.html',1,'']]],
  ['spi_20ti_20mode_98',['SPI TI Mode',['../group___s_p_i___t_i__mode.html',1,'']]],
  ['spi_20transmission_20fifo_20status_20level_99',['SPI Transmission FIFO Status Level',['../group___s_p_i__transmission__fifo__status__level.html',1,'']]],
  ['spi_5fexported_5ffunctions_100',['SPI_Exported_Functions',['../group___s_p_i___exported___functions.html',1,'']]],
  ['spi_5fexported_5ffunctions_5fgroup1_101',['SPI_Exported_Functions_Group1',['../group___s_p_i___exported___functions___group1.html',1,'']]],
  ['spi_5fexported_5ffunctions_5fgroup2_102',['SPI_Exported_Functions_Group2',['../group___s_p_i___exported___functions___group2.html',1,'']]],
  ['spi_5fexported_5ffunctions_5fgroup3_103',['SPI_Exported_Functions_Group3',['../group___s_p_i___exported___functions___group3.html',1,'']]],
  ['spiex_104',['SPIEx',['../group___s_p_i_ex.html',1,'']]],
  ['spiex_5fexported_5ffunctions_105',['SPIEx_Exported_Functions',['../group___s_p_i_ex___exported___functions.html',1,'']]],
  ['spiex_5fexported_5ffunctions_5fgroup1_106',['SPIEx_Exported_Functions_Group1',['../group___s_p_i_ex___exported___functions___group1.html',1,'']]],
  ['sram_20parity_20check_20type_107',['FLASH Option Bytes User SRAM Parity Check Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html',1,'']]],
  ['stamp_20edges_20definition_108',['RTCEx Time Stamp Edges definition',['../group___r_t_c_ex___time___stamp___edges__definitions.html',1,'']]],
  ['standby_109',['Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['standby_20shutdown_20mode_110',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['start_20or_20stop_20mode_111',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['state_112',['State',['../group___channel___c_c___state.html',1,'TIM Capture/Compare Channel State'],['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State'],['../group___t_i_m___output___fast___state.html',1,'TIM Output Fast State'],['../group___u_a_r_t___state.html',1,'UART State']]],
  ['state_113',['state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'TIM OSSI OffState Selection for Idle mode state'],['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'TIM OSSR OffState Selection for Run mode state']]],
  ['state_20and_20error_20functions_114',['Peripheral State and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]],
  ['state_20code_20definition_115',['UART State Code Definition',['../group___u_a_r_t___state___definition.html',1,'']]],
  ['state_20functions_116',['State functions',['../group___t_i_m_ex___exported___functions___group7.html',1,'Extended Peripheral State functions'],['../group___r_t_c___exported___functions___group5.html',1,'Peripheral State functions'],['../group___t_i_m___exported___functions___group10.html',1,'TIM Peripheral State functions']]],
  ['state_20mode_20and_20error_20functions_117',['Peripheral State, Mode and Error functions',['../group___i2_c___exported___functions___group3.html',1,'']]],
  ['state_20structure_20definition_118',['HAL state structure definition',['../group___h_a_l__state__structure__definition.html',1,'']]],
  ['states_119',['ADC States',['../group___a_d_c___states.html',1,'']]],
  ['status_120',['Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c_ex___c_r_s___status.html',1,'RCCEx CRS Status'],['../group___r_c_c___system___clock___source___status.html',1,'System Clock Source Status']]],
  ['status_121',['System clock switch status',['../group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html',1,'']]],
  ['status_20and_20control_20registers_122',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['status_20flags_123',['Status Flags',['../group___p_w_r_ex___flag.html',1,'PWR Status Flags'],['../group___u_a_r_t___flags.html',1,'UART Status Flags']]],
  ['status_20level_124',['Status Level',['../group___s_p_i__reception__fifo__status__level.html',1,'SPI Reception FIFO Status Level'],['../group___s_p_i__transmission__fifo__status__level.html',1,'SPI Transmission FIFO Status Level']]],
  ['stm32g431xx_125',['Stm32g431xx',['../group__stm32g431xx.html',1,'']]],
  ['stm32g4xx_126',['Stm32g4xx',['../group__stm32g4xx.html',1,'']]],
  ['stm32g4xx_5fhal_5fdriver_127',['STM32G4xx_HAL_Driver',['../group___s_t_m32_g4xx___h_a_l___driver.html',1,'']]],
  ['stm32g4xx_5fll_5fdriver_128',['STM32G4xx_LL_Driver',['../group___s_t_m32_g4xx___l_l___driver.html',1,'']]],
  ['stm32g4xx_5fsystem_129',['Stm32g4xx_system',['../group__stm32g4xx__system.html',1,'']]],
  ['stm32g4xx_5fsystem_5fexported_5fconstants_130',['STM32G4xx_System_Exported_Constants',['../group___s_t_m32_g4xx___system___exported___constants.html',1,'']]],
  ['stm32g4xx_5fsystem_5fexported_5ffunctions_131',['STM32G4xx_System_Exported_Functions',['../group___s_t_m32_g4xx___system___exported___functions.html',1,'']]],
  ['stm32g4xx_5fsystem_5fexported_5fmacros_132',['STM32G4xx_System_Exported_Macros',['../group___s_t_m32_g4xx___system___exported___macros.html',1,'']]],
  ['stm32g4xx_5fsystem_5fexported_5fvariables_133',['STM32G4xx_System_Exported_Variables',['../group___s_t_m32_g4xx___system___exported___variables.html',1,'']]],
  ['stm32g4xx_5fsystem_5fincludes_134',['STM32G4xx_System_Includes',['../group___s_t_m32_g4xx___system___includes.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5fdefines_135',['STM32G4xx_System_Private_Defines',['../group___s_t_m32_g4xx___system___private___defines.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5ffunctionprototypes_136',['STM32G4xx_System_Private_FunctionPrototypes',['../group___s_t_m32_g4xx___system___private___function_prototypes.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5ffunctions_137',['STM32G4xx_System_Private_Functions',['../group___s_t_m32_g4xx___system___private___functions.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5fincludes_138',['STM32G4xx_System_Private_Includes',['../group___s_t_m32_g4xx___system___private___includes.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5fmacros_139',['STM32G4xx_System_Private_Macros',['../group___s_t_m32_g4xx___system___private___macros.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5ftypesdefinitions_140',['STM32G4xx_System_Private_TypesDefinitions',['../group___s_t_m32_g4xx___system___private___types_definitions.html',1,'']]],
  ['stm32g4xx_5fsystem_5fprivate_5fvariables_141',['STM32G4xx_System_Private_Variables',['../group___s_t_m32_g4xx___system___private___variables.html',1,'']]],
  ['stop_142',['Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['stop_20bits_143',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['stop_20mode_144',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['stop_20mode_20enable_145',['UART Advanced Feature Stop Mode Enable',['../group___u_a_r_t___stop___mode___enable.html',1,'']]],
  ['stop_20mode_20entry_146',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['stop_20selection_147',['UART WakeUp From Stop Selection',['../group___u_a_r_t___wake_up__from___stop___selection.html',1,'']]],
  ['storeoperation_20definitions_148',['RTC StoreOperation Definitions',['../group___r_t_c___store_operation___definitions.html',1,'']]],
  ['stretch_20mode_149',['I2C No-Stretch Mode',['../group___i2_c___n_o_s_t_r_e_t_c_h___m_o_d_e.html',1,'']]],
  ['structure_20definition_150',['Structure definition',['../group___i2_c___configuration___structure__definition.html',1,'I2C Configuration Structure definition'],['../group___i2_c__handle___structure__definition.html',1,'I2C handle Structure definition']]],
  ['structure_20definition_151',['structure definition',['../group___h_a_l__mode__structure__definition.html',1,'HAL mode structure definition'],['../group___h_a_l__state__structure__definition.html',1,'HAL state structure definition'],['../group___r_t_c_ex___internal___tamper__structure__definition.html',1,'RTCEx Internal Tamper structure definition'],['../group___r_t_c_ex___tamper__structure__definition.html',1,'RTCEx Tamper structure definition']]],
  ['structures_152',['UTILS Exported structures',['../group___u_t_i_l_s___l_l___e_s___i_n_i_t.html',1,'']]],
  ['sub_20fields_153',['ADCx CFGR sub fields',['../group___a_d_c___c_f_g_r__fields__2.html',1,'']]],
  ['sub_20seconds_20masks_20definitions_154',['RTC Alarm Sub Seconds Masks Definitions',['../group___r_t_c___alarm___sub___seconds___masks___definitions.html',1,'']]],
  ['swap_155',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['switch_156',['System clock switch',['../group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['switch_20status_157',['System clock switch status',['../group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html',1,'']]],
  ['synchrodivider_158',['RCCEx CRS SynchroDivider',['../group___r_c_c_ex___c_r_s___synchro_divider.html',1,'']]],
  ['synchropolarity_159',['RCCEx CRS SynchroPolarity',['../group___r_c_c_ex___c_r_s___synchro_polarity.html',1,'']]],
  ['synchrosource_160',['RCCEx CRS SynchroSource',['../group___r_c_c_ex___c_r_s___synchro_source.html',1,'']]],
  ['syncpolarity_20selection_161',['DMAMUX SyncPolarity selection',['../group___d_m_a_ex___d_m_a_m_u_x___sync_polarity__selection.html',1,'']]],
  ['syncsignalid_20selection_162',['DMAMUX SyncSignalID selection',['../group___d_m_a_ex___d_m_a_m_u_x___sync_signal_i_d__selection.html',1,'']]],
  ['syscfg_20aliased_20defines_20maintained_20for_20legacy_20purpose_163',['HAL SYSCFG Aliased Defines maintained for legacy purpose',['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'']]],
  ['syscfg_20exported_20constants_164',['SYSCFG Exported Constants',['../group___s_y_s_c_f_g___exported___constants.html',1,'']]],
  ['syscfg_20exported_20macros_165',['SYSCFG Exported Macros',['../group___s_y_s_c_f_g___exported___macros.html',1,'']]],
  ['syscfg_20private_20macros_166',['SYSCFG Private Macros',['../group___s_y_s_c_f_g___private___macros.html',1,'']]],
  ['system_167',['SYSTEM',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html',1,'']]],
  ['system_168',['System',['../group___r_c_c___l_l___e_f___system.html',1,'System'],['../group___t_i_m___break___system.html',1,'TIM Break System']]],
  ['system_20clock_20source_169',['System Clock Source',['../group___r_c_c___system___clock___source.html',1,'']]],
  ['system_20clock_20source_20status_170',['System Clock Source Status',['../group___r_c_c___system___clock___source___status.html',1,'']]],
  ['system_20clock_20switch_171',['System clock switch',['../group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['system_20clock_20switch_20status_172',['System clock switch status',['../group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html',1,'']]],
  ['system_20clock_20type_173',['System Clock Type',['../group___r_c_c___system___clock___type.html',1,'']]],
  ['system_20control_20block_20scb_174',['System Control Block (SCB)',['../group___c_m_s_i_s___s_c_b.html',1,'']]],
  ['system_20controls_20not_20in_20scb_20scnscb_175',['System Controls not in SCB (SCnSCB)',['../group___c_m_s_i_s___s_cn_s_c_b.html',1,'']]],
  ['system_20tick_20timer_20systick_176',['System Tick Timer (SysTick)',['../group___c_m_s_i_s___sys_tick.html',1,'']]],
  ['systick_177',['SYSTICK',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html',1,'']]],
  ['systick_178',['System Tick Timer (SysTick)',['../group___c_m_s_i_s___sys_tick.html',1,'']]],
  ['systick_20clock_20source_179',['SYSTICK Clock Source',['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html',1,'']]],
  ['systick_20clock_20source_180',['CORTEX SysTick clock source',['../group___c_o_r_t_e_x___sys_tick__clock__source.html',1,'']]],
  ['systick_20functions_181',['SysTick Functions',['../group___c_m_s_i_s___core___sys_tick_functions.html',1,'']]]
];
