[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 93
LIB: work
FILE: ${SURELOG_DIR}/tests/LargeConst/dut.sv
n<> u<92> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<92> s<91> l<1:1>
  n<> u<91> t<Source_text> p<92> c<90> l<1:1> el<8:10>
    n<> u<90> t<Description> p<91> c<89> l<1:1> el<8:10>
      n<> u<89> t<Module_declaration> p<90> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<89> c<2> s<21> l<1:1> el<1:61>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:60>
        n<> u<21> t<Module_item> p<89> c<20> s<37> l<2:4> el<2:40>
          n<> u<20> t<Non_port_module_item> p<21> c<19> l<2:4> el<2:40>
            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<2:4> el<2:40>
              n<> u<18> t<Module_common_item> p<19> c<17> l<2:4> el<2:40>
                n<> u<17> t<Continuous_assign> p<18> c<16> l<2:4> el<2:40>
                  n<> u<16> t<List_of_net_assignments> p<17> c<15> l<2:11> el<2:39>
                    n<> u<15> t<Net_assignment> p<16> c<10> l<2:11> el<2:39>
                      n<> u<10> t<Net_lvalue> p<15> c<7> s<14> l<2:11> el<2:12>
                        n<> u<7> t<Ps_or_hierarchical_identifier> p<10> c<6> s<9> l<2:11> el<2:12>
                          n<a> u<6> t<StringConst> p<7> l<2:11> el<2:12>
                        n<> u<9> t<Constant_select> p<10> c<8> l<2:13> el<2:13>
                          n<> u<8> t<Constant_bit_select> p<9> l<2:13> el<2:13>
                      n<> u<14> t<Expression> p<15> c<13> l<2:18> el<2:39>
                        n<> u<13> t<Primary> p<14> c<12> l<2:18> el<2:39>
                          n<> u<12> t<Primary_literal> p<13> c<11> l<2:18> el<2:39>
                            n<147573952589676412928> u<11> t<IntConst> p<12> l<2:18> el<2:39>
        n<> u<37> t<Module_item> p<89> c<36> s<53> l<3:4> el<3:40>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<3:4> el<3:40>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:4> el<3:40>
              n<> u<34> t<Module_common_item> p<35> c<33> l<3:4> el<3:40>
                n<> u<33> t<Continuous_assign> p<34> c<32> l<3:4> el<3:40>
                  n<> u<32> t<List_of_net_assignments> p<33> c<31> l<3:11> el<3:39>
                    n<> u<31> t<Net_assignment> p<32> c<26> l<3:11> el<3:39>
                      n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<3:11> el<3:12>
                        n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<3:11> el<3:12>
                          n<b> u<22> t<StringConst> p<23> l<3:11> el<3:12>
                        n<> u<25> t<Constant_select> p<26> c<24> l<3:13> el<3:13>
                          n<> u<24> t<Constant_bit_select> p<25> l<3:13> el<3:13>
                      n<> u<30> t<Expression> p<31> c<29> l<3:15> el<3:39>
                        n<> u<29> t<Primary> p<30> c<28> l<3:15> el<3:39>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<3:15> el<3:39>
                            n<'sd147573952589676412928> u<27> t<IntConst> p<28> l<3:15> el<3:39>
        n<> u<53> t<Module_item> p<89> c<52> s<69> l<4:4> el<4:40>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<4:4> el<4:40>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<4:4> el<4:40>
              n<> u<50> t<Module_common_item> p<51> c<49> l<4:4> el<4:40>
                n<> u<49> t<Continuous_assign> p<50> c<48> l<4:4> el<4:40>
                  n<> u<48> t<List_of_net_assignments> p<49> c<47> l<4:11> el<4:39>
                    n<> u<47> t<Net_assignment> p<48> c<42> l<4:11> el<4:39>
                      n<> u<42> t<Net_lvalue> p<47> c<39> s<46> l<4:11> el<4:12>
                        n<> u<39> t<Ps_or_hierarchical_identifier> p<42> c<38> s<41> l<4:11> el<4:12>
                          n<c> u<38> t<StringConst> p<39> l<4:11> el<4:12>
                        n<> u<41> t<Constant_select> p<42> c<40> l<4:13> el<4:13>
                          n<> u<40> t<Constant_bit_select> p<41> l<4:13> el<4:13>
                      n<> u<46> t<Expression> p<47> c<45> l<4:19> el<4:39>
                        n<> u<45> t<Primary> p<46> c<44> l<4:19> el<4:39>
                          n<> u<44> t<Primary_literal> p<45> c<43> l<4:19> el<4:39>
                            n<18446744073709551615> u<43> t<IntConst> p<44> l<4:19> el<4:39>
        n<> u<69> t<Module_item> p<89> c<68> s<87> l<5:4> el<5:40>
          n<> u<68> t<Non_port_module_item> p<69> c<67> l<5:4> el<5:40>
            n<> u<67> t<Module_or_generate_item> p<68> c<66> l<5:4> el<5:40>
              n<> u<66> t<Module_common_item> p<67> c<65> l<5:4> el<5:40>
                n<> u<65> t<Continuous_assign> p<66> c<64> l<5:4> el<5:40>
                  n<> u<64> t<List_of_net_assignments> p<65> c<63> l<5:11> el<5:39>
                    n<> u<63> t<Net_assignment> p<64> c<58> l<5:11> el<5:39>
                      n<> u<58> t<Net_lvalue> p<63> c<55> s<62> l<5:11> el<5:12>
                        n<> u<55> t<Ps_or_hierarchical_identifier> p<58> c<54> s<57> l<5:11> el<5:12>
                          n<d> u<54> t<StringConst> p<55> l<5:11> el<5:12>
                        n<> u<57> t<Constant_select> p<58> c<56> l<5:13> el<5:13>
                          n<> u<56> t<Constant_bit_select> p<57> l<5:13> el<5:13>
                      n<> u<62> t<Expression> p<63> c<61> l<5:19> el<5:39>
                        n<> u<61> t<Primary> p<62> c<60> l<5:19> el<5:39>
                          n<> u<60> t<Primary_literal> p<61> c<59> l<5:19> el<5:39>
                            n<18446744073709551616> u<59> t<IntConst> p<60> l<5:19> el<5:39>
        n<> u<87> t<Module_item> p<89> c<86> s<88> l<6:4> el<6:40>
          n<> u<86> t<Non_port_module_item> p<87> c<85> l<6:4> el<6:40>
            n<> u<85> t<Module_or_generate_item> p<86> c<84> l<6:4> el<6:40>
              n<> u<84> t<Module_common_item> p<85> c<83> l<6:4> el<6:40>
                n<> u<83> t<Continuous_assign> p<84> c<82> l<6:4> el<6:40>
                  n<> u<82> t<List_of_net_assignments> p<83> c<81> l<6:11> el<6:39>
                    n<> u<81> t<Net_assignment> p<82> c<74> l<6:11> el<6:39>
                      n<> u<74> t<Net_lvalue> p<81> c<71> s<80> l<6:11> el<6:12>
                        n<> u<71> t<Ps_or_hierarchical_identifier> p<74> c<70> s<73> l<6:11> el<6:12>
                          n<e> u<70> t<StringConst> p<71> l<6:11> el<6:12>
                        n<> u<73> t<Constant_select> p<74> c<72> l<6:13> el<6:13>
                          n<> u<72> t<Constant_bit_select> p<73> l<6:13> el<6:13>
                      n<> u<80> t<Expression> p<81> c<79> l<6:18> el<6:39>
                        n<> u<79> t<Unary_Minus> p<80> s<78> l<6:18> el<6:19>
                        n<> u<78> t<Expression> p<80> c<77> l<6:19> el<6:39>
                          n<> u<77> t<Primary> p<78> c<76> l<6:19> el<6:39>
                            n<> u<76> t<Primary_literal> p<77> c<75> l<6:19> el<6:39>
                              n<18446744073709551616> u<75> t<IntConst> p<76> l<6:19> el<6:39>
        n<> u<88> t<ENDMODULE> p<89> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
ContAssign                                             5
Design                                                 1
Module                                                 1
Operation                                              1
RefObj                                                 5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:2:11, endln:2:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:3:11, endln:3:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.c), line:4:11, endln:4:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.d), line:5:11, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.e), line:6:11, endln:6:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:e
    |vpiFullName:work@dut.e
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:2:11, endln:2:12
  |vpiNet:
  \_LogicNet: (work@dut.b), line:3:11, endln:3:12
  |vpiNet:
  \_LogicNet: (work@dut.c), line:4:11, endln:4:12
  |vpiNet:
  \_LogicNet: (work@dut.d), line:5:11, endln:5:12
  |vpiNet:
  \_LogicNet: (work@dut.e), line:6:11, endln:6:12
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:2:18, endln:2:39
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:39
      |vpiDecompile:147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.a), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:39
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:2:11, endln:2:12
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:3:15, endln:3:39
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiDecompile:'sd147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.b), line:3:11, endln:3:12
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicNet: (work@dut.b), line:3:11, endln:3:12
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:4:19, endln:4:39
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:39
      |vpiDecompile:18446744073709551615
      |vpiSize:64
      |UINT:18446744073709551615
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.c), line:4:11, endln:4:12
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:39
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_LogicNet: (work@dut.c), line:4:11, endln:4:12
  |vpiContAssign:
  \_ContAssign: , line:5:11, endln:5:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:5:19, endln:5:39
      |vpiParent:
      \_ContAssign: , line:5:11, endln:5:39
      |vpiDecompile:18446744073709551616
      |vpiSize:-1
      |DEC:18446744073709551616
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.d), line:5:11, endln:5:12
      |vpiParent:
      \_ContAssign: , line:5:11, endln:5:39
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_LogicNet: (work@dut.d), line:5:11, endln:5:12
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Operation: , line:6:18, endln:6:39
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:39
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:6:19, endln:6:39
        |vpiParent:
        \_Operation: , line:6:18, endln:6:39
        |vpiDecompile:18446744073709551616
        |vpiSize:-1
        |DEC:18446744073709551616
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.e), line:6:11, endln:6:12
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:39
      |vpiName:e
      |vpiFullName:work@dut.e
      |vpiActual:
      \_LogicNet: (work@dut.e), line:6:11, endln:6:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
