<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="VHDL To Verilog and SystemVerilog Mappings" />
<meta name="abstract" content="VHDL instantiations of Verilog or SystemVerilog may associate VHDL ports and generics with Verilog nets and values." />
<meta name="description" content="VHDL instantiations of Verilog or SystemVerilog may associate VHDL ports and generics with Verilog nets and values." />
<meta name="DC.subject" content="mapping, VHDL to Verilog data types" />
<meta name="keywords" content="mapping, VHDL to Verilog data types" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide53be2fd-175b-43d8-b866-c1137fba15f5" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>VHDL To Verilog and SystemVerilog Mappings</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="VHDL To Verilog and SystemVerilog Mappings" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="ide53be2fd-175b-43d8-b866-c1137fba15f5">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">VHDL To Verilog and SystemVerilog Mappings</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">VHDL instantiations
of Verilog or SystemVerilog may associate VHDL ports and generics
with Verilog nets and values. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__idd385bce4-d88d-47ac-9e32-69776f07ed61"><p class="p"><a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id5414ebd0-ecf0-4d5d-8ebf-51fcba3cda02">Table 1</a> summarizes the mapping of data types
from VHDL to SystemVerilog.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id5414ebd0-ecf0-4d5d-8ebf-51fcba3cda02" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>VHDL to SystemVerilog Data Type Mapping</span></caption><colgroup><col style="width:1.380in" /><col style="width:1.495in" /><col style="width:1.776in" /><col style="width:1.849in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cell-norowborder default-entry" rowspan="2" style="vertical-align:top;" id="d235572e169"><p class="p">VHDL Type</p>
</th>
<th class="entry cellrowborder default-entry" colspan="2" style="vertical-align:top;" id="d235572e172"><p class="p">SystemVerilog Type</p>
</th>
<th class="entry cell-norowborder default-entry" rowspan="2" style="vertical-align:top;" id="d235572e175"><p class="p">Comments</p>
</th>
</tr>
<tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e179"><p class="p">Primary mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e182"><p class="p">Secondary mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">reg, logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">2-state scalar data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">boolean</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">bit </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">reg, logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">2-state enum data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">reg</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">bit, logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">4-state scalar data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">bit vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">reg vector, wire vector,
logic vector, struct packed</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">A signed/unsigned, packed/unpacked
bit vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">std_logic_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">reg vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">bit_vector, wire vector,
logic vector, struct packed</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">A signed/unsigned, packed/unpacked
logic vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">integer, shortint, longint,
int unsigned, shortint unsigned, longint unsigned, byte, byte unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">2-state data type, 32-bit
signed integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "> </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">VHDL enumeration types</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">packed struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">VHDL records</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "><p class="p">shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">2-state data type, 64-bit
real number</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e169 "><p class="p">multi-dimensional arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e179 "><p class="p">multi-dimensional arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e172 d235572e182 "> </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e175 "><p class="p">multi-dimensional arrays
of supported types</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id77640583-6955-4615-8410-9b170d08f996"><h2 class="title Subheading sectiontitle">Mapping VHDL
Generics to Verilog Types</h2><p class="p"><a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id484cefd1-78e0-44fb-990d-1e985d1eec48">Table 2</a> shows the mapping of VHDL Generics to
Verilog types.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id484cefd1-78e0-44fb-990d-1e985d1eec48" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>VHDL Generics to Verilog Mapping</span></caption><colgroup><col style="width:3.994in" /><col style="width:2.505in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e339"><p class="p">VHDL type     </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e342"><p class="p">Verilog type </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e339 "><p class="p">integer, real, time,
physical, enumeration</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e342 "><p class="p">integer or real</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e339 "><p class="p">string</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e342 "><p class="p">string literal</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e339 "><p class="p">bit, st_logic, bit_vector,
std_logic_vector, vl_logic, vl_logic_vector<a name="fnsrc_1" href="#fntarg_1"><sup>1</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e342 "><p class="p">packed vector</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">When a scalar type receives a real value, the
real is converted to an integer by truncating the decimal portion. </p>
<p class="p">Type time is treated specially: the Verilog
number is converted to a time value according to the <span class="ph FontProperty HeadingLabel">‘timescale</span> directive
of the module.</p>
<p class="p">Physical
and enumeration types receive a value that corresponds to the position
number indicated by the Verilog number. In VHDL this is equivalent
to T'VAL(P), where T is the type, VAL is the predefined function
attribute that returns a value given a position number, and P is
the position number.</p>
<p class="p">VHDL type bit is mapped to Verilog states as
shown in <a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id95b721cc-898d-4fac-8f72-5f63956c8e5b">Table 5</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id82d97dd4-5b45-4457-bb60-0322e635238d" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Mapping VHDL bit to Verilog States</span></caption><colgroup><col style="width:1.137in" /><col style="width:1.137in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e396"><p class="p">VHDL bit</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e399"><p class="p">Verilog State</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e396 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e399 "><p class="p">St0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e396 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e399 "><p class="p">St1</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">VHDL type std_logic is mapped to Verilog states
as shown in <a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id1f29c22b-ceda-4bf0-b1b4-2e6ffdf38a18">Table 4</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id1f29c22b-ceda-4bf0-b1b4-2e6ffdf38a18" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>Mapping VHDL std_logic Type to Verilog States</span></caption><colgroup><col style="width:1.462in" /><col style="width:1.462in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e431"><p class="p">VHDL std_logic </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e434"><p class="p">Verilog State</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'U'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">StX</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">StX</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">St0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">St1</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'Z'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">HiZ</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">PuX</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'L'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">Pu0</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'H'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">Pu1</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e431 "><p class="p">'–'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e434 "><p class="p">StX</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id5da930d3-b732-4081-aedb-e7f71bc37136"><h2 class="title Subheading sectiontitle">VHDL Generics
at a VHDL-SystemVerilog Mixed-Language Boundary</h2><p class="p">This section describes support for overriding
generics at the boundary of a VHDL-SystemVerilog design where VHDL
instantiates SystemVerilog. Essentially, overriding generics while
instantiating SystemVerilog inside VHDL is identical to overriding
parameters while instantiating SystemVerilog inside SystemVerilog. </p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> overrides
generics at a VHDL-SystemVerilog boundary based on the style of
declaration for the SystemVerilog parameters at the boundary:</p>
<ul class="ul"><li class="li" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id9557b654-d36f-4fcb-aadb-3d4fae03f044"><p class="p"><a class="xref fm:HeadingOnly" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__ide898a4f1-ec6d-49d1-a957-01ee5cd3e2e4">Verilog-Style Declarations</a></p>
</li>
<li class="li" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__idc448283f-6fff-4f76-b834-8dec5560321c"><p class="p"><a class="xref fm:HeadingOnly" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id22b20c44-542b-433c-9f4c-9a5cdf15ad85">SystemVerilog-Style Declarations</a></p>
</li>
<li class="li" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id5232884b-7e57-4a7e-afd3-2b272b435d1e"><p class="p"><a class="xref fm:HeadingOnly" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id9da99c91-51bf-4b0a-87d8-09d18e30bb04">Miscellaneous Declarations</a></p>
</li>
</ul>
</div>
<div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__ide898a4f1-ec6d-49d1-a957-01ee5cd3e2e4"><h2 class="title Subheading sectiontitle">Verilog-Style Declarations</h2><p class="p">This category is for all parameters that are
defined using a Verilog-style declaration. This style of declaration
does not have a type or range specification, so the type of these
parameters is inferred from the final value that gets assigned to
them. </p>
<h2 class="title Subheading sectiontitle">Direct Entity Instantiation</h2><p class="p">The type of the formal Verilog parameter will
be changed based on the type inferred from the VHDL actual. While
resolving type, <span class="ph fmvar:ProductName">Questa SIM</span> gives
preference to the primary type (type that is inferred from the initial
value of the parameter) over other types. Further, <span class="ph fmvar:ProductName">Questa SIM</span> does not allow subelement association
while overriding such generics from VHDL. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter p1 = 10; 
 
-- VHDL 
inst1 : entity work.svmod generic map (p1 =&gt; integer'(20)); 
inst2 : entity work.svmod generic map (p1 =&gt; real'(2.5)); 
inst3 : entity work.svmod generic map (p1 =&gt; string'("Hello World")); 
inst3 : entity work.svmod generic map (p1 =&gt; bit_vector'("01010101"));</code></pre><h2 class="title Subheading sectiontitle">Component Instantiation</h2><p class="p">For Verilog-style declarations, <span class="ph fmvar:ProductName">Questa SIM</span> allows you to override the default
type of the generic in your component declarations.</p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter p1 = 10; 
 
-- VHDL 
  component svmod 
    generic (p1 : std_logic_vector(7 downto 0)); 
  end component; 
... 
inst1 : svmod generic map (p1 =&gt; "01010101");  </code></pre>
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id95b721cc-898d-4fac-8f72-5f63956c8e5b" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 5. </span>Mapping Table for Verilog-style Declarations</span></caption><colgroup><col style="width:1.787in" /><col style="width:1.787in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e566"><p class="p">Type of Verilog Formal</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e569"><p class="p">Type of VHDL Actual</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e566 "><p class="p">All supported types</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e569 "><p class="p">All supported types</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id22b20c44-542b-433c-9f4c-9a5cdf15ad85"><h2 class="title Subheading sectiontitle">SystemVerilog-Style Declarations</h2><p class="p">This category is for all parameters that are
defined using a SystemVerilog-style declaration. This style of declaration
has an explicit type defined, which does not change based on the
value that gets assigned to them. </p>
<h2 class="title Subheading sectiontitle">Direct Entity Instantiation</h2><p class="p">The type of the SystemVerilog parameter is
fixed. While <span class="ph fmvar:ProductName">Questa SIM</span> overrides
it through VHDL, it will be an error if the type of the actual is
not one of its equivalent VHDL types. <a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id01c1e16d-ae28-4fa7-a748-0514d0febeb0">Table 6</a> provides a mapping table that lists
equivalent types. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter int p1 = 10; 
 
-- VHDL 
inst1 : entity work.svmod generic map (p1 =&gt; integer'(20)); -- OK 
-- inst2 : entity work.svmod generic map (p1 =&gt; real'(3.5)); -- ERROR 
-- inst3 : entity work.svmod generic map (p1 =&gt; string'("Hello World"));  
-- ERROR 
inst4 : entity work.svmod generic map (p1 =&gt; bit_vector'("010101010101")); -- OK </code></pre><h2 class="title Subheading sectiontitle">Component Instantiation</h2><p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> allows
only the VHDL equivalent type of the type of the SystemVerilog parameter
in the component declaration. Using any other type will result in
a type-mismatch error. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter int p1 = 10; 
 
-- VHDL 
  component svmod 
    generic (p1 : bit_vector(7 downto 0)); 
  end component; 
... 
inst1 : svmod generic map (p1 =&gt; "01010101");</code></pre>
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id01c1e16d-ae28-4fa7-a748-0514d0febeb0" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 6. </span>Mapping Table for SystemVerilog-style Declarations</span></caption><colgroup><col style="width:2.500in" /><col style="width:4.000in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e619"><p class="p">Type of Verilog Formal</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d235572e622"><p class="p">Type of VHDL Actual</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e619 "><p class="p">bit, logic, reg</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e622 "><p class="p">std_logic</p>
<p class="p">bit</p>
<p class="p">boolean</p>
<p class="p">integer (truncate)</p>
<p class="p">std_logic_vector (truncate)</p>
<p class="p">bit_vector (truncate)</p>
<p class="p">real (round off to nearest integer and handle
as bit vector)</p>
<p class="p">string (truncate) </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e619 "><p class="p">bit/logic/reg vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e622 "><p class="p">std_logic (pad with 0)</p>
<p class="p">bit (pad with 0)</p>
<p class="p">boolean (pad with 0)</p>
<p class="p">std_logic_vector (truncate or pad with 0)</p>
<p class="p">bit_vector (truncate or pad with 0)</p>
<p class="p">integer (truncate or pad with 0)</p>
<p class="p">real (round off to nearest integer and handle
as bit vector)</p>
<p class="p">string (truncate or pad with 0) </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e619 "><p class="p">integer, int, shortint,
longint, byte</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e622 "><p class="p">bit_vector (truncate
or pad with 0)</p>
<p class="p">std_logic_vector (truncate or pad with 0)</p>
<p class="p">integer (truncate or pad with 0)</p>
<p class="p">bit (pad with 0)</p>
<p class="p">boolean (pad with 0)</p>
<p class="p">std_logic (pad with 0)</p>
<p class="p">real (round off to nearest integer)</p>
<p class="p">string (truncate or pad with 0) </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e619 "><p class="p">real, shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e622 "><p class="p">real</p>
<p class="p">integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e619 "><p class="p">string</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d235572e622 "><p class="p">string</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">In addition to the mapping in <a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id01c1e16d-ae28-4fa7-a748-0514d0febeb0">Table 6</a>, <span class="ph fmvar:ProductName">Questa SIM</span> handles
sign specification while overriding SystemVerilog parameters from
VHDL in accordance with the following rules:</p>
<ul class="ul"><li class="li" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id502c6806-6423-4f52-9a84-64d72dc5b1db"><p class="p">A
Verilog parameter with a range specification, but with no type specification,
shall have the range of the parameter declaration and shall be unsigned. The
sign and range shall not be affected by value overrides from VHDL.</p>
</li>
<li class="li" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id6d3124af-1eb3-43eb-ac5c-a69f98da0028"><p class="p">A
Verilog parameter with a signed type specification and with a range specification
shall be signed and shall have the range of its declaration. The
sign and range shall not be affected by value overrides from VHDL. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="ide53be2fd-175b-43d8-b866-c1137fba15f5__id9da99c91-51bf-4b0a-87d8-09d18e30bb04"><h2 class="title Subheading sectiontitle">Miscellaneous Declarations</h2><p class="p">The following types of parameter declarations
require special handling, as described below. </p>
<h2 class="title Subheading sectiontitle">Untyped SystemVerilog Parameters</h2><p class="p">These parameters do not have default values
and types defined in their declarations. </p>
<p class="p">For example: </p>
<pre class="pre codeblock leveled"><code>parameter p1; </code></pre><p class="p">Because no default value is specified, you
must specify an overriding parameter value in every instantiation
of the parent SystemVerilog module inside VHDL. <span class="ph fmvar:ProductName">Questa SIM</span> will consider it an error if
these parameters are omitted during instantiation. </p>
<h2 class="title Subheading sectiontitle">Direct Entity Instantiation</h2><p class="p">Because the parameter does not have a type
of its own and takes on the type of the actual, it is important
that you define the type of the actual unambiguously. If <span class="ph fmvar:ProductName">Questa SIM</span> cannot determine the type of
the actual, it will be considered an error. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter p1; 
 
-- VHDL 
inst1 : entity work.svmod generic map (p1 =&gt; integer'(20)); -- OK 
inst2 : entity work.svmod generic map (p1 =&gt; real'(3.5)); -- OK 
inst3 : entity work.svmod generic map (p1 =&gt; string'("Hello World")); 
-- OK  </code></pre><h2 class="title Subheading sectiontitle">Component Instantiation</h2><p class="p">It is your responsibility to define a type
of generics corresponding to untyped SystemVerilog parameters in
their component declarations. <span class="ph fmvar:ProductName">Questa SIM</span> will
issue an error if an untyped SystemVerilog parameter is omitted
in the component declaration. </p>
<p class="p">The <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vgencomp', 'questa_sim_ref'); return false;">vgencomp</a> command
will dump a comment instead of the type of the generic, corresponding
to an untyped parameter, and prompt you to put in your own type there. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>// SystemVerilog 
parameter p1; 
 
-- VHDL 
  component svmod 
    generic (p1 : bit_vector(7 downto 0)  := "00000000" ); 
  end component; 
... 
inst1 : svmod generic map (p1 =&gt; "01010101");  </code></pre><h2 class="title Subheading sectiontitle">Typed SystemVerilog Parameters</h2><p class="p">A parameter can also specify a data type, which
allows modules, interfaces, or programs to have ports and data objects
whose type is set for each instance. However, these types are not supported
because <span class="ph fmvar:ProductName">Questa SIM</span> converts
Verilog modules into VHDL entity declarations (_primary.vhd) and
supports only those constructs that are currently handled by the
VHDL language. </p>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>module ma #( parameter p1 = 1, parameter type p2 = shortint) (input logic [p1:0] i, output logic [p1:0] o); 
  p2 j = 0; // type of j is set by a parameter, (shortint unless redefined) 
endmodule 
 
module mb; 
  logic [3:0] i,o; 
  ma #(.p1(3), .p2(int)) u1(i,o); //redefines p2 to a type of int 
endmodule  </code></pre><h2 class="title Subheading sectiontitle">Parameters With Expressions
As Default Values or No Default Values</h2><p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> provides
limited support for parameters that have no default values or have
their default values specified in the form of functions or expressions.
If the default value expression/function can be evaluated to a constant
value by the vlog command, that value will be used as the default
value of the generic in the VHDL component. Otherwise, if the parameter
is defined using Verilog-style declaration, <span class="ph fmvar:ProductName">Questa SIM</span> dumps
it with a 'notype' datatype. </p>
<p class="p">You can leave this type of parameter OPEN in
entity instantiation, or omit it in component instantiation. However,
if you want to override such a parameter, you can do so by applying
your own data type and value (component declaration), or by using
an unambiguous actual value (direct entity instantiation). If a
parameter with no default value or compile-time non‑constant default
value is defined using SystemVerilog-style declarations, the corresponding generic
on the VHDL side will have a data type, but no default value. You
can also leave such generics OPEN in entity instantiations, or omit
them in component instantiations. But if you want to override them
from VHDL, you can do so in a way similar to the <a class="xref fm:HeadingOnly" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__ide898a4f1-ec6d-49d1-a957-01ee5cd3e2e4">Verilog-Style Declarations</a> described above—except that the
data type of the overriding VHDL actual must be allowed for mapping
with the Verilog formal (refer to <a class="xref fm:Table" href="#ide53be2fd-175b-43d8-b866-c1137fba15f5__id01c1e16d-ae28-4fa7-a748-0514d0febeb0">Table 6</a> for a list of allowed mappings).</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_MappingDataTypes_id229919b5.html" title="Cross-language (HDL) instantiation does not require additional effort on your part. As Questa SIM loads a design, it detects cross-language instantiations because it can determine the language type of each design unit as it is loaded from a library. Questa SIM then performs the necessary adaptations and data type conversions automatically.">Mapping Data Types</a></div>
</div>
</div></div>
<div class="fn"><a name="fntarg_1" href="#fnsrc_1"><sup>1</sup></a>  Note
that Verilog vectors (such as 3'b011) that can be represented as
an integer value are mapped to generic of integer type (to preserve
backward compatibility). Only vectors whose values cannot be represented
as integers (such as 3'b0xx) are mapped to generics of this type. </div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "VHDL To Verilog and SystemVerilog Mappings"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VhdlVerilogSystemverilogMappings_ide53be2fd.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>