// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lsc_out_4200_dout,
        lsc_out_4200_empty_n,
        lsc_out_4200_read,
        aecin_4202_din,
        aecin_4202_full_n,
        aecin_4202_write,
        mul_ln165,
        offset_buffer_V_2_1_address0,
        offset_buffer_V_2_1_ce0,
        offset_buffer_V_2_1_we0,
        offset_buffer_V_2_1_d0,
        offset_buffer_V_2_1_address1,
        offset_buffer_V_2_1_ce1,
        offset_buffer_V_2_1_q1,
        offset_buffer_V_1_1_address0,
        offset_buffer_V_1_1_ce0,
        offset_buffer_V_1_1_we0,
        offset_buffer_V_1_1_d0,
        offset_buffer_V_1_1_address1,
        offset_buffer_V_1_1_ce1,
        offset_buffer_V_1_1_q1,
        offset_buffer_V_0_1_address0,
        offset_buffer_V_0_1_ce0,
        offset_buffer_V_0_1_we0,
        offset_buffer_V_0_1_d0,
        offset_buffer_V_0_1_address1,
        offset_buffer_V_0_1_ce1,
        offset_buffer_V_0_1_q1,
        offset_buffer_V_2_0_address0,
        offset_buffer_V_2_0_ce0,
        offset_buffer_V_2_0_we0,
        offset_buffer_V_2_0_d0,
        offset_buffer_V_2_0_address1,
        offset_buffer_V_2_0_ce1,
        offset_buffer_V_2_0_q1,
        offset_buffer_V_1_0_address0,
        offset_buffer_V_1_0_ce0,
        offset_buffer_V_1_0_we0,
        offset_buffer_V_1_0_d0,
        offset_buffer_V_1_0_address1,
        offset_buffer_V_1_0_ce1,
        offset_buffer_V_1_0_q1,
        trunc_ln,
        offset_buffer_V_0_0_address0,
        offset_buffer_V_0_0_ce0,
        offset_buffer_V_0_0_we0,
        offset_buffer_V_0_0_d0,
        offset_buffer_V_0_0_address1,
        offset_buffer_V_0_0_ce1,
        offset_buffer_V_0_0_q1,
        add_ln165
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] lsc_out_4200_dout;
input   lsc_out_4200_empty_n;
output   lsc_out_4200_read;
output  [47:0] aecin_4202_din;
input   aecin_4202_full_n;
output   aecin_4202_write;
input  [23:0] mul_ln165;
output  [10:0] offset_buffer_V_2_1_address0;
output   offset_buffer_V_2_1_ce0;
output   offset_buffer_V_2_1_we0;
output  [12:0] offset_buffer_V_2_1_d0;
output  [10:0] offset_buffer_V_2_1_address1;
output   offset_buffer_V_2_1_ce1;
input  [12:0] offset_buffer_V_2_1_q1;
output  [10:0] offset_buffer_V_1_1_address0;
output   offset_buffer_V_1_1_ce0;
output   offset_buffer_V_1_1_we0;
output  [12:0] offset_buffer_V_1_1_d0;
output  [10:0] offset_buffer_V_1_1_address1;
output   offset_buffer_V_1_1_ce1;
input  [12:0] offset_buffer_V_1_1_q1;
output  [10:0] offset_buffer_V_0_1_address0;
output   offset_buffer_V_0_1_ce0;
output   offset_buffer_V_0_1_we0;
output  [12:0] offset_buffer_V_0_1_d0;
output  [10:0] offset_buffer_V_0_1_address1;
output   offset_buffer_V_0_1_ce1;
input  [12:0] offset_buffer_V_0_1_q1;
output  [10:0] offset_buffer_V_2_0_address0;
output   offset_buffer_V_2_0_ce0;
output   offset_buffer_V_2_0_we0;
output  [14:0] offset_buffer_V_2_0_d0;
output  [10:0] offset_buffer_V_2_0_address1;
output   offset_buffer_V_2_0_ce1;
input  [14:0] offset_buffer_V_2_0_q1;
output  [10:0] offset_buffer_V_1_0_address0;
output   offset_buffer_V_1_0_ce0;
output   offset_buffer_V_1_0_we0;
output  [14:0] offset_buffer_V_1_0_d0;
output  [10:0] offset_buffer_V_1_0_address1;
output   offset_buffer_V_1_0_ce1;
input  [14:0] offset_buffer_V_1_0_q1;
input  [11:0] trunc_ln;
output  [10:0] offset_buffer_V_0_0_address0;
output   offset_buffer_V_0_0_ce0;
output   offset_buffer_V_0_0_we0;
output  [14:0] offset_buffer_V_0_0_d0;
output  [10:0] offset_buffer_V_0_0_address1;
output   offset_buffer_V_0_0_ce1;
input  [14:0] offset_buffer_V_0_0_q1;
input  [11:0] add_ln165;

reg ap_idle;
reg lsc_out_4200_read;
reg aecin_4202_write;
reg offset_buffer_V_2_1_ce0;
reg offset_buffer_V_2_1_we0;
reg offset_buffer_V_2_1_ce1;
reg offset_buffer_V_1_1_ce0;
reg offset_buffer_V_1_1_we0;
reg offset_buffer_V_1_1_ce1;
reg offset_buffer_V_0_1_ce0;
reg offset_buffer_V_0_1_we0;
reg offset_buffer_V_0_1_ce1;
reg offset_buffer_V_2_0_ce0;
reg offset_buffer_V_2_0_we0;
reg offset_buffer_V_2_0_ce1;
reg offset_buffer_V_1_0_ce0;
reg offset_buffer_V_1_0_we0;
reg offset_buffer_V_1_0_ce1;
reg offset_buffer_V_0_0_ce0;
reg offset_buffer_V_0_0_we0;
reg offset_buffer_V_0_0_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln179_reg_2535;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] icmp_ln179_reg_2535_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln165_fu_448_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    aecin_4202_blk_n;
wire    ap_block_pp0_stage0;
reg    lsc_out_4200_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] trunc_ln170_fu_469_p1;
reg   [10:0] trunc_ln170_reg_2530;
reg   [10:0] trunc_ln170_reg_2530_pp0_iter2_reg;
reg   [10:0] trunc_ln170_reg_2530_pp0_iter3_reg;
wire   [0:0] icmp_ln179_fu_473_p2;
reg   [0:0] icmp_ln179_reg_2535_pp0_iter2_reg;
wire   [63:0] idxprom145_fu_478_p1;
reg   [63:0] idxprom145_reg_2539;
wire   [0:0] cmp175_fu_485_p2;
reg   [0:0] cmp175_reg_2546;
reg   [0:0] cmp175_reg_2546_pp0_iter2_reg;
reg   [0:0] cmp175_reg_2546_pp0_iter3_reg;
wire   [0:0] cmp191_fu_491_p2;
reg   [0:0] cmp191_reg_2550;
reg   [0:0] cmp191_reg_2550_pp0_iter2_reg;
reg   [0:0] cmp191_reg_2550_pp0_iter3_reg;
reg  signed [14:0] offset_buffer_V_0_0_load_reg_2581;
wire   [7:0] trunc_ln70_2_fu_517_p1;
reg   [7:0] trunc_ln70_2_reg_2586;
reg  signed [14:0] offset_buffer_V_1_0_load_reg_2591;
wire   [7:0] trunc_ln70_4_fu_521_p1;
reg   [7:0] trunc_ln70_4_reg_2596;
reg  signed [14:0] offset_buffer_V_2_0_load_reg_2601;
wire   [7:0] trunc_ln70_6_fu_525_p1;
reg   [7:0] trunc_ln70_6_reg_2606;
reg  signed [15:0] arrayidx20713367_load_reg_2626;
reg   [9:0] lhs_reg_2633;
wire   [0:0] tmp_41_fu_629_p3;
reg   [0:0] tmp_41_reg_2638;
reg   [8:0] tmp_reg_2645;
wire   [7:0] trunc_ln674_fu_647_p1;
reg   [7:0] trunc_ln674_reg_2650;
wire  signed [8:0] q_err_3rd_local_V_10_fu_651_p3;
reg  signed [8:0] q_err_3rd_local_V_10_reg_2655;
reg  signed [15:0] arrayidx20713367_load_1_reg_2661;
reg   [9:0] lhs_1_reg_2668;
wire   [0:0] tmp_44_fu_768_p3;
reg   [0:0] tmp_44_reg_2673;
reg   [8:0] tmp_14_reg_2680;
wire   [7:0] trunc_ln674_2_fu_786_p1;
reg   [7:0] trunc_ln674_2_reg_2685;
wire  signed [8:0] q_err_3rd_local_V_9_fu_790_p3;
reg  signed [8:0] q_err_3rd_local_V_9_reg_2690;
reg  signed [15:0] arrayidx20713367_load_2_reg_2696;
reg   [9:0] lhs_2_reg_2703;
wire   [0:0] tmp_47_fu_907_p3;
reg   [0:0] tmp_47_reg_2708;
reg   [8:0] tmp_16_reg_2715;
wire   [7:0] trunc_ln674_4_fu_925_p1;
reg   [7:0] trunc_ln674_4_reg_2720;
wire  signed [8:0] q_err_3rd_local_V_8_fu_929_p3;
reg  signed [8:0] q_err_3rd_local_V_8_reg_2725;
reg   [9:0] lhs_3_reg_2731;
wire   [0:0] tmp_50_fu_1051_p3;
reg   [0:0] tmp_50_reg_2736;
reg   [8:0] tmp_19_reg_2743;
wire   [7:0] trunc_ln674_6_fu_1069_p1;
reg   [7:0] trunc_ln674_6_reg_2748;
wire  signed [8:0] q_err_3rd_local_V_7_fu_1073_p3;
reg  signed [8:0] q_err_3rd_local_V_7_reg_2753;
reg   [9:0] lhs_4_reg_2758;
wire   [0:0] tmp_53_fu_1209_p3;
reg   [0:0] tmp_53_reg_2763;
reg   [8:0] tmp_22_reg_2770;
wire   [7:0] trunc_ln674_8_fu_1227_p1;
reg   [7:0] trunc_ln674_8_reg_2775;
wire  signed [8:0] q_err_3rd_local_V_6_fu_1231_p3;
reg  signed [8:0] q_err_3rd_local_V_6_reg_2780;
reg   [9:0] lhs_5_reg_2785;
wire   [0:0] tmp_56_fu_1367_p3;
reg   [0:0] tmp_56_reg_2790;
reg   [8:0] tmp_25_reg_2797;
wire   [7:0] trunc_ln674_10_fu_1385_p1;
reg   [7:0] trunc_ln674_10_reg_2802;
wire  signed [8:0] q_err_3rd_local_V_fu_1389_p3;
reg  signed [8:0] q_err_3rd_local_V_reg_2807;
wire   [63:0] idxprom186_fu_1434_p1;
reg   [11:0] col_index_1_fu_158;
wire   [11:0] col_index_fu_496_p2;
wire    ap_loop_init;
reg   [14:0] arrayidx17918394_load_0130_fu_162;
reg   [14:0] arrayidx17918394_load_0_1100134_fu_166;
reg   [14:0] arrayidx17918394_load_0_2138_fu_170;
reg   [12:0] arrayidx17918394_load_0_1142_fu_174;
reg   [12:0] arrayidx17918394_load_0_1_1144_fu_178;
reg   [12:0] arrayidx17918394_load_0_1_2146_fu_182;
reg   [15:0] empty_fu_186;
wire   [15:0] select_ln218_1_fu_1996_p3;
reg   [15:0] empty_101_fu_190;
wire   [15:0] select_ln218_3_fu_2140_p3;
reg   [15:0] empty_102_fu_194;
wire   [15:0] select_ln218_5_fu_2284_p3;
reg   [15:0] arrayidx20713367_load_0_fu_198;
wire   [15:0] select_ln218_fu_1088_p3;
reg   [15:0] arrayidx20713367_load_0_1108_fu_202;
wire   [15:0] select_ln218_2_fu_1246_p3;
reg   [15:0] arrayidx20713367_load_0_2_fu_206;
wire   [15:0] select_ln218_4_fu_1404_p3;
reg   [23:0] indvar_flatten_fu_210;
wire   [23:0] add_ln165_1_fu_442_p2;
reg   [95:0] read_word_V_fu_214;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln170_fu_456_p2;
wire   [11:0] select_ln177_fu_461_p3;
wire  signed [14:0] trunc_ln70_2_fu_517_p0;
wire  signed [14:0] trunc_ln70_4_fu_521_p0;
wire  signed [14:0] trunc_ln70_6_fu_525_p0;
wire  signed [15:0] sext_ln1524_fu_539_p0;
wire  signed [15:0] trunc_ln70_fu_543_p0;
wire   [14:0] trunc_ln70_fu_543_p1;
wire   [17:0] shl_ln_fu_547_p3;
wire  signed [17:0] sext_ln1524_fu_539_p1;
wire   [17:0] q_2nd_err_scale7_5_fu_555_p2;
wire   [15:0] in_pixel_fu_535_p1;
wire   [13:0] q_2nd_err_scale7by16_fu_561_p4;
wire   [17:0] zext_ln70_fu_574_p1;
wire  signed [17:0] sext_ln70_1_fu_578_p1;
wire   [17:0] add_ln70_fu_596_p2;
wire  signed [17:0] sext_ln70_fu_571_p1;
wire   [7:0] trunc_ln70_1_fu_582_p1;
wire   [7:0] trunc_ln70_7_fu_586_p4;
wire   [7:0] add_ln200_fu_608_p2;
wire   [17:0] quatizer_in_V_5_fu_602_p2;
wire   [7:0] add_ln200_1_fu_614_p2;
wire  signed [15:0] sext_ln1524_1_fu_672_p0;
wire  signed [15:0] trunc_ln70_3_fu_676_p0;
wire   [14:0] trunc_ln70_3_fu_676_p1;
wire   [17:0] shl_ln70_3_fu_680_p3;
wire  signed [17:0] sext_ln1524_1_fu_672_p1;
wire   [17:0] q_2nd_err_scale7_4_fu_688_p2;
wire   [15:0] in_pixel_1_fu_662_p4;
wire   [13:0] q_2nd_err_scale7by16_1_fu_694_p4;
wire  signed [17:0] sext_ln70_8_fu_704_p1;
wire   [17:0] zext_ln70_1_fu_707_p1;
wire   [17:0] add_ln70_5_fu_735_p2;
wire  signed [17:0] sext_ln70_9_fu_711_p1;
wire   [7:0] trunc_ln70_9_fu_725_p4;
wire   [7:0] trunc_ln70_8_fu_715_p4;
wire   [7:0] add_ln200_2_fu_747_p2;
wire   [17:0] quatizer_in_V_4_fu_741_p2;
wire   [7:0] add_ln200_3_fu_753_p2;
wire  signed [15:0] sext_ln1524_2_fu_811_p0;
wire  signed [15:0] trunc_ln70_5_fu_815_p0;
wire   [14:0] trunc_ln70_5_fu_815_p1;
wire   [17:0] shl_ln70_6_fu_819_p3;
wire  signed [17:0] sext_ln1524_2_fu_811_p1;
wire   [17:0] q_2nd_err_scale7_3_fu_827_p2;
wire   [15:0] in_pixel_2_fu_801_p4;
wire   [13:0] q_2nd_err_scale7by16_2_fu_833_p4;
wire  signed [17:0] sext_ln70_15_fu_843_p1;
wire   [17:0] zext_ln70_2_fu_846_p1;
wire   [17:0] add_ln70_10_fu_874_p2;
wire  signed [17:0] sext_ln70_16_fu_850_p1;
wire   [7:0] trunc_ln70_10_fu_864_p4;
wire   [7:0] trunc_ln70_s_fu_854_p4;
wire   [7:0] add_ln200_4_fu_886_p2;
wire   [17:0] quatizer_in_V_3_fu_880_p2;
wire   [7:0] add_ln200_5_fu_892_p2;
wire   [11:0] shl_ln70_9_fu_951_p4;
wire  signed [12:0] sext_ln70_33_fu_961_p1;
wire  signed [12:0] sext_ln70_29_fu_947_p1;
wire   [12:0] q_2nd_err_scale7_2_fu_965_p2;
wire  signed [12:0] sext_ln70_21_fu_981_p0;
wire   [15:0] in_pixel_3_fu_937_p4;
wire   [8:0] tmp_18_fu_971_p4;
wire  signed [12:0] trunc_ln70_17_fu_1003_p0;
wire   [17:0] zext_ln70_3_fu_985_p1;
wire  signed [17:0] sext_ln70_22_fu_989_p1;
wire   [17:0] add_ln70_15_fu_1017_p2;
wire  signed [17:0] sext_ln70_21_fu_981_p1;
wire   [7:0] trunc_ln70_11_fu_993_p4;
wire   [7:0] trunc_ln70_12_fu_1007_p4;
wire   [7:0] add_ln200_6_fu_1029_p2;
wire   [7:0] trunc_ln70_17_fu_1003_p1;
wire   [17:0] quatizer_in_V_2_fu_1023_p2;
wire   [7:0] add_ln200_7_fu_1035_p2;
wire  signed [15:0] sext_ln70_25_fu_1084_p1;
wire   [11:0] shl_ln70_10_fu_1109_p4;
wire  signed [12:0] sext_ln70_40_fu_1119_p1;
wire  signed [12:0] sext_ln70_39_fu_1105_p1;
wire   [12:0] q_2nd_err_scale7_1_fu_1123_p2;
wire  signed [12:0] sext_ln70_26_fu_1139_p0;
wire   [15:0] in_pixel_4_fu_1095_p4;
wire   [8:0] tmp_21_fu_1129_p4;
wire  signed [12:0] trunc_ln70_18_fu_1161_p0;
wire  signed [17:0] sext_ln70_26_fu_1139_p1;
wire   [17:0] zext_ln70_4_fu_1143_p1;
wire   [17:0] add_ln70_20_fu_1175_p2;
wire  signed [17:0] sext_ln70_27_fu_1147_p1;
wire   [7:0] trunc_ln70_14_fu_1165_p4;
wire   [7:0] trunc_ln70_13_fu_1151_p4;
wire   [7:0] add_ln200_8_fu_1187_p2;
wire   [7:0] trunc_ln70_18_fu_1161_p1;
wire   [17:0] quatizer_in_V_1_fu_1181_p2;
wire   [7:0] add_ln200_9_fu_1193_p2;
wire  signed [15:0] sext_ln70_30_fu_1242_p1;
wire   [11:0] shl_ln70_12_fu_1267_p4;
wire  signed [12:0] sext_ln70_46_fu_1277_p1;
wire  signed [12:0] sext_ln70_45_fu_1263_p1;
wire   [12:0] q_2nd_err_scale7_fu_1281_p2;
wire  signed [12:0] sext_ln70_31_fu_1297_p0;
wire   [15:0] in_pixel_5_fu_1253_p4;
wire   [8:0] tmp_24_fu_1287_p4;
wire  signed [12:0] trunc_ln70_19_fu_1319_p0;
wire  signed [17:0] sext_ln70_31_fu_1297_p1;
wire   [17:0] zext_ln70_5_fu_1301_p1;
wire   [17:0] add_ln70_25_fu_1333_p2;
wire  signed [17:0] sext_ln70_32_fu_1305_p1;
wire   [7:0] trunc_ln70_16_fu_1323_p4;
wire   [7:0] trunc_ln70_15_fu_1309_p4;
wire   [7:0] add_ln200_10_fu_1345_p2;
wire   [7:0] trunc_ln70_19_fu_1319_p1;
wire   [17:0] quatizer_in_V_fu_1339_p2;
wire   [7:0] add_ln200_11_fu_1351_p2;
wire  signed [15:0] sext_ln70_35_fu_1400_p1;
wire   [10:0] sub185_fu_1429_p2;
wire   [9:0] zext_ln1525_fu_1450_p1;
wire   [8:0] zext_ln1525_1_fu_1453_p1;
wire   [17:0] shl_ln70_1_fu_1466_p3;
wire  signed [15:0] sext_ln70_3_fu_1477_p0;
wire   [10:0] shl_ln70_2_fu_1484_p4;
wire  signed [11:0] sext_ln70_5_fu_1492_p1;
wire  signed [11:0] sext_ln70_4_fu_1481_p1;
wire   [11:0] sub_ln70_fu_1496_p2;
wire  signed [18:0] sext_ln70_2_fu_1473_p1;
wire  signed [18:0] sext_ln1524_4_fu_1447_p1;
wire  signed [16:0] sext_ln70_3_fu_1477_p1;
wire  signed [16:0] sext_ln70_7_fu_1502_p1;
wire   [16:0] add_ln70_3_fu_1512_p2;
wire  signed [18:0] sext_ln70_11_fu_1518_p1;
wire   [18:0] add_ln70_2_fu_1506_p2;
wire   [18:0] sum_tmp_V_5_fu_1522_p2;
wire   [9:0] p_Val2_5_fu_1456_p2;
wire   [0:0] p_Result_8_fu_1548_p3;
wire   [8:0] add_ln204_fu_1461_p2;
wire   [0:0] tmp_43_fu_1561_p3;
wire   [0:0] or_ln232_fu_1556_p2;
wire   [0:0] or_ln1082_fu_1573_p2;
wire   [0:0] or_ln232_6_fu_1587_p2;
wire   [7:0] select_ln232_fu_1579_p3;
wire   [7:0] out_tmp_V_fu_1569_p1;
wire   [9:0] zext_ln1525_2_fu_1607_p1;
wire   [8:0] zext_ln1525_3_fu_1610_p1;
wire   [17:0] shl_ln70_4_fu_1623_p3;
wire  signed [15:0] sext_ln70_17_fu_1634_p0;
wire   [10:0] shl_ln70_5_fu_1641_p4;
wire  signed [11:0] sext_ln70_14_fu_1649_p1;
wire  signed [11:0] sext_ln70_12_fu_1638_p1;
wire   [11:0] sub_ln70_2_fu_1653_p2;
wire  signed [18:0] sext_ln70_10_fu_1630_p1;
wire  signed [18:0] sext_ln1524_6_fu_1604_p1;
wire  signed [16:0] sext_ln70_17_fu_1634_p1;
wire  signed [16:0] sext_ln70_19_fu_1659_p1;
wire   [16:0] add_ln70_8_fu_1669_p2;
wire  signed [18:0] sext_ln70_28_fu_1675_p1;
wire   [18:0] add_ln70_7_fu_1663_p2;
wire   [18:0] sum_tmp_V_4_fu_1679_p2;
wire   [9:0] p_Val2_10_fu_1613_p2;
wire   [0:0] p_Result_9_fu_1705_p3;
wire   [8:0] add_ln204_1_fu_1618_p2;
wire   [0:0] tmp_46_fu_1718_p3;
wire   [0:0] or_ln232_1_fu_1713_p2;
wire   [0:0] or_ln1082_1_fu_1730_p2;
wire   [0:0] or_ln232_7_fu_1744_p2;
wire   [7:0] select_ln232_2_fu_1736_p3;
wire   [7:0] out_tmp_V_2_fu_1726_p1;
wire   [9:0] zext_ln1525_4_fu_1764_p1;
wire   [8:0] zext_ln1525_5_fu_1767_p1;
wire   [17:0] shl_ln70_7_fu_1780_p3;
wire  signed [15:0] sext_ln70_34_fu_1791_p0;
wire   [10:0] shl_ln70_8_fu_1798_p4;
wire  signed [11:0] sext_ln70_24_fu_1806_p1;
wire  signed [11:0] sext_ln70_23_fu_1795_p1;
wire   [11:0] sub_ln70_4_fu_1810_p2;
wire  signed [18:0] sext_ln70_18_fu_1787_p1;
wire  signed [18:0] sext_ln1524_8_fu_1761_p1;
wire  signed [16:0] sext_ln70_34_fu_1791_p1;
wire  signed [16:0] sext_ln70_38_fu_1816_p1;
wire   [16:0] add_ln70_13_fu_1826_p2;
wire  signed [18:0] sext_ln70_41_fu_1832_p1;
wire   [18:0] add_ln70_12_fu_1820_p2;
wire   [18:0] sum_tmp_V_3_fu_1836_p2;
wire   [9:0] p_Val2_15_fu_1770_p2;
wire   [0:0] p_Result_10_fu_1859_p3;
wire   [8:0] add_ln204_2_fu_1775_p2;
wire   [0:0] tmp_49_fu_1872_p3;
wire   [0:0] or_ln232_2_fu_1867_p2;
wire   [0:0] or_ln1082_2_fu_1884_p2;
wire   [0:0] or_ln232_8_fu_1898_p2;
wire   [7:0] select_ln232_4_fu_1890_p3;
wire   [7:0] out_tmp_V_4_fu_1880_p1;
wire   [9:0] zext_ln1525_6_fu_1912_p1;
wire   [8:0] zext_ln1525_7_fu_1915_p1;
wire   [11:0] add_ln70_17_fu_1928_p2;
wire   [10:0] shl_ln70_s_fu_1941_p4;
wire  signed [11:0] sext_ln70_37_fu_1949_p1;
wire  signed [11:0] sext_ln70_36_fu_1938_p1;
wire   [11:0] sub_ln70_6_fu_1953_p2;
wire  signed [12:0] sext_ln70_44_fu_1934_p1;
wire  signed [12:0] sext_ln70_47_fu_1959_p1;
wire   [12:0] add_ln70_18_fu_1963_p2;
wire  signed [16:0] sext_ln70_50_fu_1969_p1;
wire  signed [16:0] sext_ln1524_3_fu_1444_p1;
wire   [16:0] sum_tmp_V_2_fu_1973_p2;
wire  signed [15:0] sext_ln70_6_fu_1545_p1;
wire   [9:0] p_Val2_20_fu_1918_p2;
wire   [0:0] p_Result_11_fu_2003_p3;
wire   [8:0] add_ln204_3_fu_1923_p2;
wire   [0:0] tmp_52_fu_2016_p3;
wire   [0:0] or_ln232_3_fu_2011_p2;
wire   [0:0] or_ln1082_3_fu_2028_p2;
wire   [0:0] or_ln232_9_fu_2042_p2;
wire   [7:0] select_ln232_6_fu_2034_p3;
wire   [7:0] out_tmp_V_6_fu_2024_p1;
wire   [9:0] zext_ln1525_8_fu_2056_p1;
wire   [8:0] zext_ln1525_9_fu_2059_p1;
wire   [11:0] add_ln70_22_fu_2072_p2;
wire   [10:0] shl_ln70_11_fu_2085_p4;
wire  signed [11:0] sext_ln70_43_fu_2093_p1;
wire  signed [11:0] sext_ln70_42_fu_2082_p1;
wire   [11:0] sub_ln70_8_fu_2097_p2;
wire  signed [12:0] sext_ln70_51_fu_2078_p1;
wire  signed [12:0] sext_ln70_52_fu_2103_p1;
wire   [12:0] add_ln70_23_fu_2107_p2;
wire  signed [16:0] sext_ln70_53_fu_2113_p1;
wire  signed [16:0] sext_ln1524_5_fu_1601_p1;
wire   [16:0] sum_tmp_V_1_fu_2117_p2;
wire  signed [15:0] sext_ln70_13_fu_1702_p1;
wire   [9:0] p_Val2_25_fu_2062_p2;
wire   [0:0] p_Result_12_fu_2147_p3;
wire   [8:0] add_ln204_4_fu_2067_p2;
wire   [0:0] tmp_55_fu_2160_p3;
wire   [0:0] or_ln232_4_fu_2155_p2;
wire   [0:0] or_ln1082_4_fu_2172_p2;
wire   [0:0] or_ln232_10_fu_2186_p2;
wire   [7:0] select_ln232_8_fu_2178_p3;
wire   [7:0] out_tmp_V_8_fu_2168_p1;
wire   [9:0] zext_ln1525_10_fu_2200_p1;
wire   [8:0] zext_ln1525_11_fu_2203_p1;
wire   [11:0] add_ln70_27_fu_2216_p2;
wire   [10:0] shl_ln70_13_fu_2229_p4;
wire  signed [11:0] sext_ln70_49_fu_2237_p1;
wire  signed [11:0] sext_ln70_48_fu_2226_p1;
wire   [11:0] sub_ln70_10_fu_2241_p2;
wire  signed [12:0] sext_ln70_54_fu_2222_p1;
wire  signed [12:0] sext_ln70_55_fu_2247_p1;
wire   [12:0] add_ln70_28_fu_2251_p2;
wire  signed [16:0] sext_ln70_56_fu_2257_p1;
wire  signed [16:0] sext_ln1524_7_fu_1758_p1;
wire   [16:0] sum_tmp_V_fu_2261_p2;
wire  signed [15:0] sext_ln70_20_fu_1856_p1;
wire   [9:0] p_Val2_30_fu_2206_p2;
wire   [0:0] p_Result_13_fu_2291_p3;
wire   [8:0] add_ln204_5_fu_2211_p2;
wire   [0:0] tmp_58_fu_2304_p3;
wire   [0:0] or_ln232_5_fu_2299_p2;
wire   [0:0] or_ln1082_5_fu_2316_p2;
wire   [0:0] or_ln232_11_fu_2330_p2;
wire   [7:0] select_ln232_10_fu_2322_p3;
wire   [7:0] out_tmp_V_10_fu_2312_p1;
wire   [7:0] out_tmp_V_11_fu_2336_p3;
wire   [7:0] out_tmp_V_9_fu_2192_p3;
wire   [7:0] out_tmp_V_7_fu_2048_p3;
wire   [7:0] out_tmp_V_5_fu_1904_p3;
wire   [7:0] out_tmp_V_3_fu_1750_p3;
wire   [7:0] out_tmp_V_1_fu_1593_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_54;
reg    ap_enable_state2_pp0_iter1_stage0;
wire    ap_enable_operation_72;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_enable_operation_250;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_enable_operation_57;
wire    ap_enable_operation_74;
reg    ap_enable_operation_283;
reg    ap_enable_operation_60;
wire    ap_enable_operation_76;
reg    ap_enable_operation_316;
wire    ap_enable_operation_79;
wire    ap_enable_operation_154;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_enable_operation_344;
wire    ap_enable_operation_81;
wire    ap_enable_operation_179;
reg    ap_enable_operation_373;
wire    ap_enable_operation_83;
wire    ap_enable_operation_204;
reg    ap_enable_operation_402;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_1108_fu_202 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_1108_fu_202 <= select_ln218_2_fu_1246_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_2_fu_206 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_2_fu_206 <= select_ln218_4_fu_1404_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            arrayidx20713367_load_0_fu_198 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            arrayidx20713367_load_0_fu_198 <= select_ln218_fu_1088_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            col_index_1_fu_158 <= 12'd0;
        end else if (((icmp_ln165_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            col_index_1_fu_158 <= col_index_fu_496_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_101_fu_190 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_101_fu_190 <= select_ln218_3_fu_2140_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_102_fu_194 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_102_fu_194 <= select_ln218_5_fu_2284_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_186 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_fu_186 <= select_ln218_1_fu_1996_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_210 <= 24'd0;
        end else if (((icmp_ln165_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_210 <= add_ln165_1_fu_442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        arrayidx20713367_load_1_reg_2661 <= arrayidx20713367_load_0_1108_fu_202;
        arrayidx20713367_load_2_reg_2696 <= arrayidx20713367_load_0_2_fu_206;
        arrayidx20713367_load_reg_2626 <= arrayidx20713367_load_0_fu_198;
        cmp175_reg_2546_pp0_iter2_reg <= cmp175_reg_2546;
        cmp175_reg_2546_pp0_iter3_reg <= cmp175_reg_2546_pp0_iter2_reg;
        cmp191_reg_2550_pp0_iter2_reg <= cmp191_reg_2550;
        cmp191_reg_2550_pp0_iter3_reg <= cmp191_reg_2550_pp0_iter2_reg;
        icmp_ln179_reg_2535_pp0_iter2_reg <= icmp_ln179_reg_2535;
        icmp_ln179_reg_2535_pp0_iter3_reg <= icmp_ln179_reg_2535_pp0_iter2_reg;
        lhs_1_reg_2668 <= {{quatizer_in_V_4_fu_741_p2[17:8]}};
        lhs_2_reg_2703 <= {{quatizer_in_V_3_fu_880_p2[17:8]}};
        lhs_3_reg_2731 <= {{quatizer_in_V_2_fu_1023_p2[17:8]}};
        lhs_4_reg_2758 <= {{quatizer_in_V_1_fu_1181_p2[17:8]}};
        lhs_5_reg_2785 <= {{quatizer_in_V_fu_1339_p2[17:8]}};
        lhs_reg_2633 <= {{quatizer_in_V_5_fu_602_p2[17:8]}};
        q_err_3rd_local_V_10_reg_2655 <= q_err_3rd_local_V_10_fu_651_p3;
        q_err_3rd_local_V_6_reg_2780 <= q_err_3rd_local_V_6_fu_1231_p3;
        q_err_3rd_local_V_7_reg_2753 <= q_err_3rd_local_V_7_fu_1073_p3;
        q_err_3rd_local_V_8_reg_2725 <= q_err_3rd_local_V_8_fu_929_p3;
        q_err_3rd_local_V_9_reg_2690 <= q_err_3rd_local_V_9_fu_790_p3;
        q_err_3rd_local_V_reg_2807 <= q_err_3rd_local_V_fu_1389_p3;
        tmp_14_reg_2680 <= {{quatizer_in_V_4_fu_741_p2[16:8]}};
        tmp_16_reg_2715 <= {{quatizer_in_V_3_fu_880_p2[16:8]}};
        tmp_19_reg_2743 <= {{quatizer_in_V_2_fu_1023_p2[16:8]}};
        tmp_22_reg_2770 <= {{quatizer_in_V_1_fu_1181_p2[16:8]}};
        tmp_25_reg_2797 <= {{quatizer_in_V_fu_1339_p2[16:8]}};
        tmp_41_reg_2638 <= add_ln200_1_fu_614_p2[32'd7];
        tmp_44_reg_2673 <= add_ln200_3_fu_753_p2[32'd7];
        tmp_47_reg_2708 <= add_ln200_5_fu_892_p2[32'd7];
        tmp_50_reg_2736 <= add_ln200_7_fu_1035_p2[32'd7];
        tmp_53_reg_2763 <= add_ln200_9_fu_1193_p2[32'd7];
        tmp_56_reg_2790 <= add_ln200_11_fu_1351_p2[32'd7];
        tmp_reg_2645 <= {{quatizer_in_V_5_fu_602_p2[16:8]}};
        trunc_ln170_reg_2530_pp0_iter2_reg <= trunc_ln170_reg_2530;
        trunc_ln170_reg_2530_pp0_iter3_reg <= trunc_ln170_reg_2530_pp0_iter2_reg;
        trunc_ln674_10_reg_2802 <= trunc_ln674_10_fu_1385_p1;
        trunc_ln674_2_reg_2685 <= trunc_ln674_2_fu_786_p1;
        trunc_ln674_4_reg_2720 <= trunc_ln674_4_fu_925_p1;
        trunc_ln674_6_reg_2748 <= trunc_ln674_6_fu_1069_p1;
        trunc_ln674_8_reg_2775 <= trunc_ln674_8_fu_1227_p1;
        trunc_ln674_reg_2650 <= trunc_ln674_fu_647_p1;
        trunc_ln70_2_reg_2586 <= trunc_ln70_2_fu_517_p1;
        trunc_ln70_4_reg_2596 <= trunc_ln70_4_fu_521_p1;
        trunc_ln70_6_reg_2606 <= trunc_ln70_6_fu_525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        arrayidx17918394_load_0130_fu_162 <= {{sum_tmp_V_5_fu_1522_p2[18:4]}};
        arrayidx17918394_load_0_1100134_fu_166 <= {{sum_tmp_V_4_fu_1679_p2[18:4]}};
        arrayidx17918394_load_0_1142_fu_174 <= {{sum_tmp_V_2_fu_1973_p2[16:4]}};
        arrayidx17918394_load_0_1_1144_fu_178 <= {{sum_tmp_V_1_fu_2117_p2[16:4]}};
        arrayidx17918394_load_0_1_2146_fu_182 <= {{sum_tmp_V_fu_2261_p2[16:4]}};
        arrayidx17918394_load_0_2138_fu_170 <= {{sum_tmp_V_3_fu_1836_p2[18:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_fu_448_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp175_reg_2546 <= cmp175_fu_485_p2;
        cmp191_reg_2550 <= cmp191_fu_491_p2;
        icmp_ln179_reg_2535 <= icmp_ln179_fu_473_p2;
        idxprom145_reg_2539[11 : 0] <= idxprom145_fu_478_p1[11 : 0];
        trunc_ln170_reg_2530 <= trunc_ln170_fu_469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_0_0_load_reg_2581 <= offset_buffer_V_0_0_q1;
        offset_buffer_V_1_0_load_reg_2591 <= offset_buffer_V_1_0_q1;
        offset_buffer_V_2_0_load_reg_2601 <= offset_buffer_V_2_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2535 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        read_word_V_fu_214 <= lsc_out_4200_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        aecin_4202_blk_n = aecin_4202_full_n;
    end else begin
        aecin_4202_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        aecin_4202_write = 1'b1;
    end else begin
        aecin_4202_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln165_fu_448_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln179_reg_2535 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lsc_out_4200_blk_n = lsc_out_4200_empty_n;
    end else begin
        lsc_out_4200_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_2535 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lsc_out_4200_read = 1'b1;
    end else begin
        lsc_out_4200_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_0_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_0_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_0_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_0_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_0_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_0_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_1_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_1_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_1_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_1_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_1_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_1_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_2_0_ce0 = 1'b1;
    end else begin
        offset_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        offset_buffer_V_2_0_ce1 = 1'b1;
    end else begin
        offset_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_2_0_we0 = 1'b1;
    end else begin
        offset_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        offset_buffer_V_2_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_2_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp175_reg_2546_pp0_iter3_reg == 1'd1))) begin
        offset_buffer_V_2_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln165_1_fu_442_p2 = (indvar_flatten_fu_210 + 24'd1);

assign add_ln200_10_fu_1345_p2 = (trunc_ln70_16_fu_1323_p4 + trunc_ln70_15_fu_1309_p4);

assign add_ln200_11_fu_1351_p2 = (add_ln200_10_fu_1345_p2 + trunc_ln70_19_fu_1319_p1);

assign add_ln200_1_fu_614_p2 = (add_ln200_fu_608_p2 + trunc_ln70_2_reg_2586);

assign add_ln200_2_fu_747_p2 = (trunc_ln70_9_fu_725_p4 + trunc_ln70_8_fu_715_p4);

assign add_ln200_3_fu_753_p2 = (add_ln200_2_fu_747_p2 + trunc_ln70_4_reg_2596);

assign add_ln200_4_fu_886_p2 = (trunc_ln70_10_fu_864_p4 + trunc_ln70_s_fu_854_p4);

assign add_ln200_5_fu_892_p2 = (add_ln200_4_fu_886_p2 + trunc_ln70_6_reg_2606);

assign add_ln200_6_fu_1029_p2 = (trunc_ln70_11_fu_993_p4 + trunc_ln70_12_fu_1007_p4);

assign add_ln200_7_fu_1035_p2 = (add_ln200_6_fu_1029_p2 + trunc_ln70_17_fu_1003_p1);

assign add_ln200_8_fu_1187_p2 = (trunc_ln70_14_fu_1165_p4 + trunc_ln70_13_fu_1151_p4);

assign add_ln200_9_fu_1193_p2 = (add_ln200_8_fu_1187_p2 + trunc_ln70_18_fu_1161_p1);

assign add_ln200_fu_608_p2 = (trunc_ln70_1_fu_582_p1 + trunc_ln70_7_fu_586_p4);

assign add_ln204_1_fu_1618_p2 = (tmp_14_reg_2680 + zext_ln1525_3_fu_1610_p1);

assign add_ln204_2_fu_1775_p2 = (tmp_16_reg_2715 + zext_ln1525_5_fu_1767_p1);

assign add_ln204_3_fu_1923_p2 = (tmp_19_reg_2743 + zext_ln1525_7_fu_1915_p1);

assign add_ln204_4_fu_2067_p2 = (tmp_22_reg_2770 + zext_ln1525_9_fu_2059_p1);

assign add_ln204_5_fu_2211_p2 = (tmp_25_reg_2797 + zext_ln1525_11_fu_2203_p1);

assign add_ln204_fu_1461_p2 = (tmp_reg_2645 + zext_ln1525_1_fu_1453_p1);

assign add_ln70_10_fu_874_p2 = ($signed(sext_ln70_15_fu_843_p1) + $signed(zext_ln70_2_fu_846_p1));

assign add_ln70_12_fu_1820_p2 = ($signed(sext_ln70_18_fu_1787_p1) + $signed(sext_ln1524_8_fu_1761_p1));

assign add_ln70_13_fu_1826_p2 = ($signed(sext_ln70_34_fu_1791_p1) + $signed(sext_ln70_38_fu_1816_p1));

assign add_ln70_15_fu_1017_p2 = ($signed(zext_ln70_3_fu_985_p1) + $signed(sext_ln70_22_fu_989_p1));

assign add_ln70_17_fu_1928_p2 = ($signed(sext_ln70_5_fu_1492_p1) + $signed(sext_ln70_4_fu_1481_p1));

assign add_ln70_18_fu_1963_p2 = ($signed(sext_ln70_44_fu_1934_p1) + $signed(sext_ln70_47_fu_1959_p1));

assign add_ln70_20_fu_1175_p2 = ($signed(sext_ln70_26_fu_1139_p1) + $signed(zext_ln70_4_fu_1143_p1));

assign add_ln70_22_fu_2072_p2 = ($signed(sext_ln70_14_fu_1649_p1) + $signed(sext_ln70_12_fu_1638_p1));

assign add_ln70_23_fu_2107_p2 = ($signed(sext_ln70_51_fu_2078_p1) + $signed(sext_ln70_52_fu_2103_p1));

assign add_ln70_25_fu_1333_p2 = ($signed(sext_ln70_31_fu_1297_p1) + $signed(zext_ln70_5_fu_1301_p1));

assign add_ln70_27_fu_2216_p2 = ($signed(sext_ln70_24_fu_1806_p1) + $signed(sext_ln70_23_fu_1795_p1));

assign add_ln70_28_fu_2251_p2 = ($signed(sext_ln70_54_fu_2222_p1) + $signed(sext_ln70_55_fu_2247_p1));

assign add_ln70_2_fu_1506_p2 = ($signed(sext_ln70_2_fu_1473_p1) + $signed(sext_ln1524_4_fu_1447_p1));

assign add_ln70_3_fu_1512_p2 = ($signed(sext_ln70_3_fu_1477_p1) + $signed(sext_ln70_7_fu_1502_p1));

assign add_ln70_5_fu_735_p2 = ($signed(sext_ln70_8_fu_704_p1) + $signed(zext_ln70_1_fu_707_p1));

assign add_ln70_7_fu_1663_p2 = ($signed(sext_ln70_10_fu_1630_p1) + $signed(sext_ln1524_6_fu_1604_p1));

assign add_ln70_8_fu_1669_p2 = ($signed(sext_ln70_17_fu_1634_p1) + $signed(sext_ln70_19_fu_1659_p1));

assign add_ln70_fu_596_p2 = ($signed(zext_ln70_fu_574_p1) + $signed(sext_ln70_1_fu_578_p1));

assign aecin_4202_din = {{{{{{out_tmp_V_11_fu_2336_p3}, {out_tmp_V_9_fu_2192_p3}}, {out_tmp_V_7_fu_2048_p3}}, {out_tmp_V_5_fu_1904_p3}}, {out_tmp_V_3_fu_1750_p3}}, {out_tmp_V_1_fu_1593_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2535 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2535 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == aecin_4202_full_n)) | ((icmp_ln179_reg_2535 == 1'd1) & (lsc_out_4200_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln179_reg_2535 == 1'd1) & (lsc_out_4200_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((icmp_ln179_reg_2535_pp0_iter3_reg == 1'd1) & (1'b0 == aecin_4202_full_n));
end

assign ap_enable_operation_154 = (1'b1 == 1'b1);

assign ap_enable_operation_179 = (1'b1 == 1'b1);

assign ap_enable_operation_204 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_250 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_283 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_316 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_344 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_373 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_402 = (cmp175_reg_2546_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_54 = (icmp_ln165_fu_448_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_57 = (icmp_ln165_fu_448_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_60 = (icmp_ln165_fu_448_p2 == 1'd0);
end

assign ap_enable_operation_72 = (1'b1 == 1'b1);

assign ap_enable_operation_74 = (1'b1 == 1'b1);

assign ap_enable_operation_76 = (1'b1 == 1'b1);

assign ap_enable_operation_79 = (1'b1 == 1'b1);

assign ap_enable_operation_81 = (1'b1 == 1'b1);

assign ap_enable_operation_83 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign cmp175_fu_485_p2 = ((select_ln177_fu_461_p3 != 12'd0) ? 1'b1 : 1'b0);

assign cmp191_fu_491_p2 = ((select_ln177_fu_461_p3 == trunc_ln) ? 1'b1 : 1'b0);

assign col_index_fu_496_p2 = (select_ln177_fu_461_p3 + 12'd1);

assign icmp_ln165_fu_448_p2 = ((indvar_flatten_fu_210 == mul_ln165) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_456_p2 = ((col_index_1_fu_158 == add_ln165) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_473_p2 = ((select_ln177_fu_461_p3 < trunc_ln) ? 1'b1 : 1'b0);

assign idxprom145_fu_478_p1 = select_ln177_fu_461_p3;

assign idxprom186_fu_1434_p1 = sub185_fu_1429_p2;

assign in_pixel_1_fu_662_p4 = {{read_word_V_fu_214[31:16]}};

assign in_pixel_2_fu_801_p4 = {{read_word_V_fu_214[47:32]}};

assign in_pixel_3_fu_937_p4 = {{read_word_V_fu_214[63:48]}};

assign in_pixel_4_fu_1095_p4 = {{read_word_V_fu_214[79:64]}};

assign in_pixel_5_fu_1253_p4 = {{read_word_V_fu_214[95:80]}};

assign in_pixel_fu_535_p1 = read_word_V_fu_214[15:0];

assign offset_buffer_V_0_0_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_0_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_0_0_d0 = arrayidx17918394_load_0130_fu_162;

assign offset_buffer_V_0_1_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_0_1_address1 = idxprom145_reg_2539;

assign offset_buffer_V_0_1_d0 = arrayidx17918394_load_0_1142_fu_174;

assign offset_buffer_V_1_0_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_1_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_1_0_d0 = arrayidx17918394_load_0_1100134_fu_166;

assign offset_buffer_V_1_1_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_1_1_address1 = idxprom145_reg_2539;

assign offset_buffer_V_1_1_d0 = arrayidx17918394_load_0_1_1144_fu_178;

assign offset_buffer_V_2_0_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_2_0_address1 = idxprom145_fu_478_p1;

assign offset_buffer_V_2_0_d0 = arrayidx17918394_load_0_2138_fu_170;

assign offset_buffer_V_2_1_address0 = idxprom186_fu_1434_p1;

assign offset_buffer_V_2_1_address1 = idxprom145_reg_2539;

assign offset_buffer_V_2_1_d0 = arrayidx17918394_load_0_1_2146_fu_182;

assign or_ln1082_1_fu_1730_p2 = (tmp_46_fu_1718_p3 | or_ln232_1_fu_1713_p2);

assign or_ln1082_2_fu_1884_p2 = (tmp_49_fu_1872_p3 | or_ln232_2_fu_1867_p2);

assign or_ln1082_3_fu_2028_p2 = (tmp_52_fu_2016_p3 | or_ln232_3_fu_2011_p2);

assign or_ln1082_4_fu_2172_p2 = (tmp_55_fu_2160_p3 | or_ln232_4_fu_2155_p2);

assign or_ln1082_5_fu_2316_p2 = (tmp_58_fu_2304_p3 | or_ln232_5_fu_2299_p2);

assign or_ln1082_fu_1573_p2 = (tmp_43_fu_1561_p3 | or_ln232_fu_1556_p2);

assign or_ln232_10_fu_2186_p2 = (or_ln232_4_fu_2155_p2 | or_ln1082_4_fu_2172_p2);

assign or_ln232_11_fu_2330_p2 = (or_ln232_5_fu_2299_p2 | or_ln1082_5_fu_2316_p2);

assign or_ln232_1_fu_1713_p2 = (p_Result_9_fu_1705_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign or_ln232_2_fu_1867_p2 = (p_Result_10_fu_1859_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign or_ln232_3_fu_2011_p2 = (p_Result_11_fu_2003_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign or_ln232_4_fu_2155_p2 = (p_Result_12_fu_2147_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign or_ln232_5_fu_2299_p2 = (p_Result_13_fu_2291_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign or_ln232_6_fu_1587_p2 = (or_ln232_fu_1556_p2 | or_ln1082_fu_1573_p2);

assign or_ln232_7_fu_1744_p2 = (or_ln232_1_fu_1713_p2 | or_ln1082_1_fu_1730_p2);

assign or_ln232_8_fu_1898_p2 = (or_ln232_2_fu_1867_p2 | or_ln1082_2_fu_1884_p2);

assign or_ln232_9_fu_2042_p2 = (or_ln232_3_fu_2011_p2 | or_ln1082_3_fu_2028_p2);

assign or_ln232_fu_1556_p2 = (p_Result_8_fu_1548_p3 | cmp191_reg_2550_pp0_iter3_reg);

assign out_tmp_V_10_fu_2312_p1 = p_Val2_30_fu_2206_p2[7:0];

assign out_tmp_V_11_fu_2336_p3 = ((or_ln232_11_fu_2330_p2[0:0] == 1'b1) ? select_ln232_10_fu_2322_p3 : out_tmp_V_10_fu_2312_p1);

assign out_tmp_V_1_fu_1593_p3 = ((or_ln232_6_fu_1587_p2[0:0] == 1'b1) ? select_ln232_fu_1579_p3 : out_tmp_V_fu_1569_p1);

assign out_tmp_V_2_fu_1726_p1 = p_Val2_10_fu_1613_p2[7:0];

assign out_tmp_V_3_fu_1750_p3 = ((or_ln232_7_fu_1744_p2[0:0] == 1'b1) ? select_ln232_2_fu_1736_p3 : out_tmp_V_2_fu_1726_p1);

assign out_tmp_V_4_fu_1880_p1 = p_Val2_15_fu_1770_p2[7:0];

assign out_tmp_V_5_fu_1904_p3 = ((or_ln232_8_fu_1898_p2[0:0] == 1'b1) ? select_ln232_4_fu_1890_p3 : out_tmp_V_4_fu_1880_p1);

assign out_tmp_V_6_fu_2024_p1 = p_Val2_20_fu_1918_p2[7:0];

assign out_tmp_V_7_fu_2048_p3 = ((or_ln232_9_fu_2042_p2[0:0] == 1'b1) ? select_ln232_6_fu_2034_p3 : out_tmp_V_6_fu_2024_p1);

assign out_tmp_V_8_fu_2168_p1 = p_Val2_25_fu_2062_p2[7:0];

assign out_tmp_V_9_fu_2192_p3 = ((or_ln232_10_fu_2186_p2[0:0] == 1'b1) ? select_ln232_8_fu_2178_p3 : out_tmp_V_8_fu_2168_p1);

assign out_tmp_V_fu_1569_p1 = p_Val2_5_fu_1456_p2[7:0];

assign p_Result_10_fu_1859_p3 = p_Val2_15_fu_1770_p2[32'd9];

assign p_Result_11_fu_2003_p3 = p_Val2_20_fu_1918_p2[32'd9];

assign p_Result_12_fu_2147_p3 = p_Val2_25_fu_2062_p2[32'd9];

assign p_Result_13_fu_2291_p3 = p_Val2_30_fu_2206_p2[32'd9];

assign p_Result_8_fu_1548_p3 = p_Val2_5_fu_1456_p2[32'd9];

assign p_Result_9_fu_1705_p3 = p_Val2_10_fu_1613_p2[32'd9];

assign p_Val2_10_fu_1613_p2 = (lhs_1_reg_2668 + zext_ln1525_2_fu_1607_p1);

assign p_Val2_15_fu_1770_p2 = (lhs_2_reg_2703 + zext_ln1525_4_fu_1764_p1);

assign p_Val2_20_fu_1918_p2 = (lhs_3_reg_2731 + zext_ln1525_6_fu_1912_p1);

assign p_Val2_25_fu_2062_p2 = (lhs_4_reg_2758 + zext_ln1525_8_fu_2056_p1);

assign p_Val2_30_fu_2206_p2 = (lhs_5_reg_2785 + zext_ln1525_10_fu_2200_p1);

assign p_Val2_5_fu_1456_p2 = (lhs_reg_2633 + zext_ln1525_fu_1450_p1);

assign q_2nd_err_scale7_1_fu_1123_p2 = ($signed(sext_ln70_40_fu_1119_p1) - $signed(sext_ln70_39_fu_1105_p1));

assign q_2nd_err_scale7_2_fu_965_p2 = ($signed(sext_ln70_33_fu_961_p1) - $signed(sext_ln70_29_fu_947_p1));

assign q_2nd_err_scale7_3_fu_827_p2 = ($signed(shl_ln70_6_fu_819_p3) - $signed(sext_ln1524_2_fu_811_p1));

assign q_2nd_err_scale7_4_fu_688_p2 = ($signed(shl_ln70_3_fu_680_p3) - $signed(sext_ln1524_1_fu_672_p1));

assign q_2nd_err_scale7_5_fu_555_p2 = ($signed(shl_ln_fu_547_p3) - $signed(sext_ln1524_fu_539_p1));

assign q_2nd_err_scale7_fu_1281_p2 = ($signed(sext_ln70_46_fu_1277_p1) - $signed(sext_ln70_45_fu_1263_p1));

assign q_2nd_err_scale7by16_1_fu_694_p4 = {{q_2nd_err_scale7_4_fu_688_p2[17:4]}};

assign q_2nd_err_scale7by16_2_fu_833_p4 = {{q_2nd_err_scale7_3_fu_827_p2[17:4]}};

assign q_2nd_err_scale7by16_fu_561_p4 = {{q_2nd_err_scale7_5_fu_555_p2[17:4]}};

assign q_err_3rd_local_V_10_fu_651_p3 = {{tmp_41_fu_629_p3}, {trunc_ln674_fu_647_p1}};

assign q_err_3rd_local_V_6_fu_1231_p3 = {{tmp_53_fu_1209_p3}, {trunc_ln674_8_fu_1227_p1}};

assign q_err_3rd_local_V_7_fu_1073_p3 = {{tmp_50_fu_1051_p3}, {trunc_ln674_6_fu_1069_p1}};

assign q_err_3rd_local_V_8_fu_929_p3 = {{tmp_47_fu_907_p3}, {trunc_ln674_4_fu_925_p1}};

assign q_err_3rd_local_V_9_fu_790_p3 = {{tmp_44_fu_768_p3}, {trunc_ln674_2_fu_786_p1}};

assign q_err_3rd_local_V_fu_1389_p3 = {{tmp_56_fu_1367_p3}, {trunc_ln674_10_fu_1385_p1}};

assign quatizer_in_V_1_fu_1181_p2 = ($signed(add_ln70_20_fu_1175_p2) + $signed(sext_ln70_27_fu_1147_p1));

assign quatizer_in_V_2_fu_1023_p2 = ($signed(add_ln70_15_fu_1017_p2) + $signed(sext_ln70_21_fu_981_p1));

assign quatizer_in_V_3_fu_880_p2 = ($signed(add_ln70_10_fu_874_p2) + $signed(sext_ln70_16_fu_850_p1));

assign quatizer_in_V_4_fu_741_p2 = ($signed(add_ln70_5_fu_735_p2) + $signed(sext_ln70_9_fu_711_p1));

assign quatizer_in_V_5_fu_602_p2 = ($signed(add_ln70_fu_596_p2) + $signed(sext_ln70_fu_571_p1));

assign quatizer_in_V_fu_1339_p2 = ($signed(add_ln70_25_fu_1333_p2) + $signed(sext_ln70_32_fu_1305_p1));

assign select_ln177_fu_461_p3 = ((icmp_ln170_fu_456_p2[0:0] == 1'b1) ? 12'd0 : col_index_1_fu_158);

assign select_ln218_1_fu_1996_p3 = ((cmp191_reg_2550_pp0_iter3_reg[0:0] == 1'b1) ? empty_fu_186 : sext_ln70_6_fu_1545_p1);

assign select_ln218_2_fu_1246_p3 = ((cmp191_reg_2550_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_1108_fu_202 : sext_ln70_30_fu_1242_p1);

assign select_ln218_3_fu_2140_p3 = ((cmp191_reg_2550_pp0_iter3_reg[0:0] == 1'b1) ? empty_101_fu_190 : sext_ln70_13_fu_1702_p1);

assign select_ln218_4_fu_1404_p3 = ((cmp191_reg_2550_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_2_fu_206 : sext_ln70_35_fu_1400_p1);

assign select_ln218_5_fu_2284_p3 = ((cmp191_reg_2550_pp0_iter3_reg[0:0] == 1'b1) ? empty_102_fu_194 : sext_ln70_20_fu_1856_p1);

assign select_ln218_fu_1088_p3 = ((cmp191_reg_2550_pp0_iter2_reg[0:0] == 1'b1) ? arrayidx20713367_load_0_fu_198 : sext_ln70_25_fu_1084_p1);

assign select_ln232_10_fu_2322_p3 = ((or_ln232_5_fu_2299_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_2_fu_1736_p3 = ((or_ln232_1_fu_1713_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_4_fu_1890_p3 = ((or_ln232_2_fu_1867_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_6_fu_2034_p3 = ((or_ln232_3_fu_2011_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_8_fu_2178_p3 = ((or_ln232_4_fu_2155_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_fu_1579_p3 = ((or_ln232_fu_1556_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign sext_ln1524_1_fu_672_p0 = arrayidx20713367_load_0_1108_fu_202;

assign sext_ln1524_1_fu_672_p1 = sext_ln1524_1_fu_672_p0;

assign sext_ln1524_2_fu_811_p0 = arrayidx20713367_load_0_2_fu_206;

assign sext_ln1524_2_fu_811_p1 = sext_ln1524_2_fu_811_p0;

assign sext_ln1524_3_fu_1444_p1 = arrayidx20713367_load_reg_2626;

assign sext_ln1524_4_fu_1447_p1 = arrayidx20713367_load_reg_2626;

assign sext_ln1524_5_fu_1601_p1 = arrayidx20713367_load_1_reg_2661;

assign sext_ln1524_6_fu_1604_p1 = arrayidx20713367_load_1_reg_2661;

assign sext_ln1524_7_fu_1758_p1 = arrayidx20713367_load_2_reg_2696;

assign sext_ln1524_8_fu_1761_p1 = arrayidx20713367_load_2_reg_2696;

assign sext_ln1524_fu_539_p0 = arrayidx20713367_load_0_fu_198;

assign sext_ln1524_fu_539_p1 = sext_ln1524_fu_539_p0;

assign sext_ln70_10_fu_1630_p1 = $signed(shl_ln70_4_fu_1623_p3);

assign sext_ln70_11_fu_1518_p1 = $signed(add_ln70_3_fu_1512_p2);

assign sext_ln70_12_fu_1638_p1 = q_err_3rd_local_V_9_reg_2690;

assign sext_ln70_13_fu_1702_p1 = q_err_3rd_local_V_9_reg_2690;

assign sext_ln70_14_fu_1649_p1 = $signed(shl_ln70_5_fu_1641_p4);

assign sext_ln70_15_fu_843_p1 = offset_buffer_V_2_0_load_reg_2601;

assign sext_ln70_16_fu_850_p1 = $signed(q_2nd_err_scale7by16_2_fu_833_p4);

assign sext_ln70_17_fu_1634_p0 = empty_101_fu_190;

assign sext_ln70_17_fu_1634_p1 = sext_ln70_17_fu_1634_p0;

assign sext_ln70_18_fu_1787_p1 = $signed(shl_ln70_7_fu_1780_p3);

assign sext_ln70_19_fu_1659_p1 = $signed(sub_ln70_2_fu_1653_p2);

assign sext_ln70_1_fu_578_p1 = $signed(q_2nd_err_scale7by16_fu_561_p4);

assign sext_ln70_20_fu_1856_p1 = q_err_3rd_local_V_8_reg_2725;

assign sext_ln70_21_fu_981_p0 = offset_buffer_V_0_1_q1;

assign sext_ln70_21_fu_981_p1 = sext_ln70_21_fu_981_p0;

assign sext_ln70_22_fu_989_p1 = $signed(tmp_18_fu_971_p4);

assign sext_ln70_23_fu_1795_p1 = q_err_3rd_local_V_8_reg_2725;

assign sext_ln70_24_fu_1806_p1 = $signed(shl_ln70_8_fu_1798_p4);

assign sext_ln70_25_fu_1084_p1 = q_err_3rd_local_V_7_fu_1073_p3;

assign sext_ln70_26_fu_1139_p0 = offset_buffer_V_1_1_q1;

assign sext_ln70_26_fu_1139_p1 = sext_ln70_26_fu_1139_p0;

assign sext_ln70_27_fu_1147_p1 = $signed(tmp_21_fu_1129_p4);

assign sext_ln70_28_fu_1675_p1 = $signed(add_ln70_8_fu_1669_p2);

assign sext_ln70_29_fu_947_p1 = q_err_3rd_local_V_10_fu_651_p3;

assign sext_ln70_2_fu_1473_p1 = $signed(shl_ln70_1_fu_1466_p3);

assign sext_ln70_30_fu_1242_p1 = q_err_3rd_local_V_6_fu_1231_p3;

assign sext_ln70_31_fu_1297_p0 = offset_buffer_V_2_1_q1;

assign sext_ln70_31_fu_1297_p1 = sext_ln70_31_fu_1297_p0;

assign sext_ln70_32_fu_1305_p1 = $signed(tmp_24_fu_1287_p4);

assign sext_ln70_33_fu_961_p1 = $signed(shl_ln70_9_fu_951_p4);

assign sext_ln70_34_fu_1791_p0 = empty_102_fu_194;

assign sext_ln70_34_fu_1791_p1 = sext_ln70_34_fu_1791_p0;

assign sext_ln70_35_fu_1400_p1 = q_err_3rd_local_V_fu_1389_p3;

assign sext_ln70_36_fu_1938_p1 = q_err_3rd_local_V_7_reg_2753;

assign sext_ln70_37_fu_1949_p1 = $signed(shl_ln70_s_fu_1941_p4);

assign sext_ln70_38_fu_1816_p1 = $signed(sub_ln70_4_fu_1810_p2);

assign sext_ln70_39_fu_1105_p1 = q_err_3rd_local_V_9_fu_790_p3;

assign sext_ln70_3_fu_1477_p0 = empty_fu_186;

assign sext_ln70_3_fu_1477_p1 = sext_ln70_3_fu_1477_p0;

assign sext_ln70_40_fu_1119_p1 = $signed(shl_ln70_10_fu_1109_p4);

assign sext_ln70_41_fu_1832_p1 = $signed(add_ln70_13_fu_1826_p2);

assign sext_ln70_42_fu_2082_p1 = q_err_3rd_local_V_6_reg_2780;

assign sext_ln70_43_fu_2093_p1 = $signed(shl_ln70_11_fu_2085_p4);

assign sext_ln70_44_fu_1934_p1 = $signed(add_ln70_17_fu_1928_p2);

assign sext_ln70_45_fu_1263_p1 = q_err_3rd_local_V_8_fu_929_p3;

assign sext_ln70_46_fu_1277_p1 = $signed(shl_ln70_12_fu_1267_p4);

assign sext_ln70_47_fu_1959_p1 = $signed(sub_ln70_6_fu_1953_p2);

assign sext_ln70_48_fu_2226_p1 = q_err_3rd_local_V_reg_2807;

assign sext_ln70_49_fu_2237_p1 = $signed(shl_ln70_13_fu_2229_p4);

assign sext_ln70_4_fu_1481_p1 = q_err_3rd_local_V_10_reg_2655;

assign sext_ln70_50_fu_1969_p1 = $signed(add_ln70_18_fu_1963_p2);

assign sext_ln70_51_fu_2078_p1 = $signed(add_ln70_22_fu_2072_p2);

assign sext_ln70_52_fu_2103_p1 = $signed(sub_ln70_8_fu_2097_p2);

assign sext_ln70_53_fu_2113_p1 = $signed(add_ln70_23_fu_2107_p2);

assign sext_ln70_54_fu_2222_p1 = $signed(add_ln70_27_fu_2216_p2);

assign sext_ln70_55_fu_2247_p1 = $signed(sub_ln70_10_fu_2241_p2);

assign sext_ln70_56_fu_2257_p1 = $signed(add_ln70_28_fu_2251_p2);

assign sext_ln70_5_fu_1492_p1 = $signed(shl_ln70_2_fu_1484_p4);

assign sext_ln70_6_fu_1545_p1 = q_err_3rd_local_V_10_reg_2655;

assign sext_ln70_7_fu_1502_p1 = $signed(sub_ln70_fu_1496_p2);

assign sext_ln70_8_fu_704_p1 = offset_buffer_V_1_0_load_reg_2591;

assign sext_ln70_9_fu_711_p1 = $signed(q_2nd_err_scale7by16_1_fu_694_p4);

assign sext_ln70_fu_571_p1 = offset_buffer_V_0_0_load_reg_2581;

assign shl_ln70_10_fu_1109_p4 = {{{tmp_44_fu_768_p3}, {trunc_ln674_2_fu_786_p1}}, {3'd0}};

assign shl_ln70_11_fu_2085_p4 = {{{tmp_53_reg_2763}, {trunc_ln674_8_reg_2775}}, {2'd0}};

assign shl_ln70_12_fu_1267_p4 = {{{tmp_47_fu_907_p3}, {trunc_ln674_4_fu_925_p1}}, {3'd0}};

assign shl_ln70_13_fu_2229_p4 = {{{tmp_56_reg_2790}, {trunc_ln674_10_reg_2802}}, {2'd0}};

assign shl_ln70_1_fu_1466_p3 = {{arrayidx20713367_load_reg_2626}, {2'd0}};

assign shl_ln70_2_fu_1484_p4 = {{{tmp_41_reg_2638}, {trunc_ln674_reg_2650}}, {2'd0}};

assign shl_ln70_3_fu_680_p3 = {{trunc_ln70_3_fu_676_p1}, {3'd0}};

assign shl_ln70_4_fu_1623_p3 = {{arrayidx20713367_load_1_reg_2661}, {2'd0}};

assign shl_ln70_5_fu_1641_p4 = {{{tmp_44_reg_2673}, {trunc_ln674_2_reg_2685}}, {2'd0}};

assign shl_ln70_6_fu_819_p3 = {{trunc_ln70_5_fu_815_p1}, {3'd0}};

assign shl_ln70_7_fu_1780_p3 = {{arrayidx20713367_load_2_reg_2696}, {2'd0}};

assign shl_ln70_8_fu_1798_p4 = {{{tmp_47_reg_2708}, {trunc_ln674_4_reg_2720}}, {2'd0}};

assign shl_ln70_9_fu_951_p4 = {{{tmp_41_fu_629_p3}, {trunc_ln674_fu_647_p1}}, {3'd0}};

assign shl_ln70_s_fu_1941_p4 = {{{tmp_50_reg_2736}, {trunc_ln674_6_reg_2748}}, {2'd0}};

assign shl_ln_fu_547_p3 = {{trunc_ln70_fu_543_p1}, {3'd0}};

assign sub185_fu_1429_p2 = ($signed(trunc_ln170_reg_2530_pp0_iter3_reg) + $signed(11'd2047));

assign sub_ln70_10_fu_2241_p2 = ($signed(sext_ln70_49_fu_2237_p1) - $signed(sext_ln70_48_fu_2226_p1));

assign sub_ln70_2_fu_1653_p2 = ($signed(sext_ln70_14_fu_1649_p1) - $signed(sext_ln70_12_fu_1638_p1));

assign sub_ln70_4_fu_1810_p2 = ($signed(sext_ln70_24_fu_1806_p1) - $signed(sext_ln70_23_fu_1795_p1));

assign sub_ln70_6_fu_1953_p2 = ($signed(sext_ln70_37_fu_1949_p1) - $signed(sext_ln70_36_fu_1938_p1));

assign sub_ln70_8_fu_2097_p2 = ($signed(sext_ln70_43_fu_2093_p1) - $signed(sext_ln70_42_fu_2082_p1));

assign sub_ln70_fu_1496_p2 = ($signed(sext_ln70_5_fu_1492_p1) - $signed(sext_ln70_4_fu_1481_p1));

assign sum_tmp_V_1_fu_2117_p2 = ($signed(sext_ln70_53_fu_2113_p1) + $signed(sext_ln1524_5_fu_1601_p1));

assign sum_tmp_V_2_fu_1973_p2 = ($signed(sext_ln70_50_fu_1969_p1) + $signed(sext_ln1524_3_fu_1444_p1));

assign sum_tmp_V_3_fu_1836_p2 = ($signed(sext_ln70_41_fu_1832_p1) + $signed(add_ln70_12_fu_1820_p2));

assign sum_tmp_V_4_fu_1679_p2 = ($signed(sext_ln70_28_fu_1675_p1) + $signed(add_ln70_7_fu_1663_p2));

assign sum_tmp_V_5_fu_1522_p2 = ($signed(sext_ln70_11_fu_1518_p1) + $signed(add_ln70_2_fu_1506_p2));

assign sum_tmp_V_fu_2261_p2 = ($signed(sext_ln70_56_fu_2257_p1) + $signed(sext_ln1524_7_fu_1758_p1));

assign tmp_18_fu_971_p4 = {{q_2nd_err_scale7_2_fu_965_p2[12:4]}};

assign tmp_21_fu_1129_p4 = {{q_2nd_err_scale7_1_fu_1123_p2[12:4]}};

assign tmp_24_fu_1287_p4 = {{q_2nd_err_scale7_fu_1281_p2[12:4]}};

assign tmp_41_fu_629_p3 = add_ln200_1_fu_614_p2[32'd7];

assign tmp_43_fu_1561_p3 = add_ln204_fu_1461_p2[32'd8];

assign tmp_44_fu_768_p3 = add_ln200_3_fu_753_p2[32'd7];

assign tmp_46_fu_1718_p3 = add_ln204_1_fu_1618_p2[32'd8];

assign tmp_47_fu_907_p3 = add_ln200_5_fu_892_p2[32'd7];

assign tmp_49_fu_1872_p3 = add_ln204_2_fu_1775_p2[32'd8];

assign tmp_50_fu_1051_p3 = add_ln200_7_fu_1035_p2[32'd7];

assign tmp_52_fu_2016_p3 = add_ln204_3_fu_1923_p2[32'd8];

assign tmp_53_fu_1209_p3 = add_ln200_9_fu_1193_p2[32'd7];

assign tmp_55_fu_2160_p3 = add_ln204_4_fu_2067_p2[32'd8];

assign tmp_56_fu_1367_p3 = add_ln200_11_fu_1351_p2[32'd7];

assign tmp_58_fu_2304_p3 = add_ln204_5_fu_2211_p2[32'd8];

assign trunc_ln170_fu_469_p1 = select_ln177_fu_461_p3[10:0];

assign trunc_ln674_10_fu_1385_p1 = quatizer_in_V_fu_1339_p2[7:0];

assign trunc_ln674_2_fu_786_p1 = quatizer_in_V_4_fu_741_p2[7:0];

assign trunc_ln674_4_fu_925_p1 = quatizer_in_V_3_fu_880_p2[7:0];

assign trunc_ln674_6_fu_1069_p1 = quatizer_in_V_2_fu_1023_p2[7:0];

assign trunc_ln674_8_fu_1227_p1 = quatizer_in_V_1_fu_1181_p2[7:0];

assign trunc_ln674_fu_647_p1 = quatizer_in_V_5_fu_602_p2[7:0];

assign trunc_ln70_10_fu_864_p4 = {{q_2nd_err_scale7_3_fu_827_p2[11:4]}};

assign trunc_ln70_11_fu_993_p4 = {{read_word_V_fu_214[55:48]}};

assign trunc_ln70_12_fu_1007_p4 = {{q_2nd_err_scale7_2_fu_965_p2[11:4]}};

assign trunc_ln70_13_fu_1151_p4 = {{read_word_V_fu_214[71:64]}};

assign trunc_ln70_14_fu_1165_p4 = {{q_2nd_err_scale7_1_fu_1123_p2[11:4]}};

assign trunc_ln70_15_fu_1309_p4 = {{read_word_V_fu_214[87:80]}};

assign trunc_ln70_16_fu_1323_p4 = {{q_2nd_err_scale7_fu_1281_p2[11:4]}};

assign trunc_ln70_17_fu_1003_p0 = offset_buffer_V_0_1_q1;

assign trunc_ln70_17_fu_1003_p1 = trunc_ln70_17_fu_1003_p0[7:0];

assign trunc_ln70_18_fu_1161_p0 = offset_buffer_V_1_1_q1;

assign trunc_ln70_18_fu_1161_p1 = trunc_ln70_18_fu_1161_p0[7:0];

assign trunc_ln70_19_fu_1319_p0 = offset_buffer_V_2_1_q1;

assign trunc_ln70_19_fu_1319_p1 = trunc_ln70_19_fu_1319_p0[7:0];

assign trunc_ln70_1_fu_582_p1 = read_word_V_fu_214[7:0];

assign trunc_ln70_2_fu_517_p0 = offset_buffer_V_0_0_q1;

assign trunc_ln70_2_fu_517_p1 = trunc_ln70_2_fu_517_p0[7:0];

assign trunc_ln70_3_fu_676_p0 = arrayidx20713367_load_0_1108_fu_202;

assign trunc_ln70_3_fu_676_p1 = trunc_ln70_3_fu_676_p0[14:0];

assign trunc_ln70_4_fu_521_p0 = offset_buffer_V_1_0_q1;

assign trunc_ln70_4_fu_521_p1 = trunc_ln70_4_fu_521_p0[7:0];

assign trunc_ln70_5_fu_815_p0 = arrayidx20713367_load_0_2_fu_206;

assign trunc_ln70_5_fu_815_p1 = trunc_ln70_5_fu_815_p0[14:0];

assign trunc_ln70_6_fu_525_p0 = offset_buffer_V_2_0_q1;

assign trunc_ln70_6_fu_525_p1 = trunc_ln70_6_fu_525_p0[7:0];

assign trunc_ln70_7_fu_586_p4 = {{q_2nd_err_scale7_5_fu_555_p2[11:4]}};

assign trunc_ln70_8_fu_715_p4 = {{read_word_V_fu_214[23:16]}};

assign trunc_ln70_9_fu_725_p4 = {{q_2nd_err_scale7_4_fu_688_p2[11:4]}};

assign trunc_ln70_fu_543_p0 = arrayidx20713367_load_0_fu_198;

assign trunc_ln70_fu_543_p1 = trunc_ln70_fu_543_p0[14:0];

assign trunc_ln70_s_fu_854_p4 = {{read_word_V_fu_214[39:32]}};

assign zext_ln1525_10_fu_2200_p1 = tmp_56_reg_2790;

assign zext_ln1525_11_fu_2203_p1 = tmp_56_reg_2790;

assign zext_ln1525_1_fu_1453_p1 = tmp_41_reg_2638;

assign zext_ln1525_2_fu_1607_p1 = tmp_44_reg_2673;

assign zext_ln1525_3_fu_1610_p1 = tmp_44_reg_2673;

assign zext_ln1525_4_fu_1764_p1 = tmp_47_reg_2708;

assign zext_ln1525_5_fu_1767_p1 = tmp_47_reg_2708;

assign zext_ln1525_6_fu_1912_p1 = tmp_50_reg_2736;

assign zext_ln1525_7_fu_1915_p1 = tmp_50_reg_2736;

assign zext_ln1525_8_fu_2056_p1 = tmp_53_reg_2763;

assign zext_ln1525_9_fu_2059_p1 = tmp_53_reg_2763;

assign zext_ln1525_fu_1450_p1 = tmp_41_reg_2638;

assign zext_ln70_1_fu_707_p1 = in_pixel_1_fu_662_p4;

assign zext_ln70_2_fu_846_p1 = in_pixel_2_fu_801_p4;

assign zext_ln70_3_fu_985_p1 = in_pixel_3_fu_937_p4;

assign zext_ln70_4_fu_1143_p1 = in_pixel_4_fu_1095_p4;

assign zext_ln70_5_fu_1301_p1 = in_pixel_5_fu_1253_p4;

assign zext_ln70_fu_574_p1 = in_pixel_fu_535_p1;

always @ (posedge ap_clk) begin
    idxprom145_reg_2539[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL
