set_max_delay 10 -from [get_ports {clk0}] -rise_from clk1 -fall_from [get_ports clk*] -through pin1 -rise_through net* -fall_through * -to clk1 -fall_to core_clock -ignore_clock_latency -probe -reset_path
