/* arith */<BR>DEF(add_i32, 1, 2, 0, 0)<BR>DEF(sub_i32, 1, 2, 0, 0)<BR>DEF(mul_i32, 1, 2, 0, 0)<BR>DEF(div_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_div_i32))<BR>DEF(divu_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_div_i32))<BR>DEF(rem_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rem_i32))<BR>DEF(remu_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rem_i32))<BR>DEF(div2_i32, 2, 3, 0, IMPL(TCG_TARGET_HAS_div2_i32))<BR>DEF(divu2_i32, 2, 3, 0, IMPL(TCG_TARGET_HAS_div2_i32))<BR>DEF(and_i32, 1, 2, 0, 0)<BR>DEF(or_i32, 1, 2, 0, 0)<BR>DEF(xor_i32, 1, 2, 0, 0)