Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 15 14:45:57 2023
| Host         : ECEB-3022-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file runman_top_timing_summary_routed.rpt -pb runman_top_timing_summary_routed.pb -rpx runman_top_timing_summary_routed.rpx -warn_on_violation
| Design       : runman_top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.325        0.000                      0                  320        0.121        0.000                      0                  320        3.000        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       13.325        0.000                      0                  320        0.121        0.000                      0                  320        9.500        0.000                       0                   156  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/rtnState_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.980ns (15.599%)  route 5.303ns (84.401%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.620    -0.738    sdcard_init_i/clk_out1
    SLICE_X7Y17          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=5, routed)           1.719     1.437    sdcard_init_i/m_sdcard/tx_v_reg[12]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.124     1.561 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_8/O
                         net (fo=1, routed)           0.306     1.867    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_8_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.991 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=9, routed)           0.823     2.814    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.938 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=13, routed)          2.108     5.046    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.152     5.198 r  sdcard_init_i/m_sdcard/rtnState_v[1]_i_1/O
                         net (fo=1, routed)           0.346     5.544    sdcard_init_i/m_sdcard/rtnState_v[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.504    18.653    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y16          FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/C
                         clock pessimism              0.572    19.226    
                         clock uncertainty           -0.082    19.144    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.275    18.869    sdcard_init_i/m_sdcard/rtnState_v_reg[1]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.569ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 1.210ns (19.963%)  route 4.851ns (80.037%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.620    -0.738    sdcard_init_i/clk_out1
    SLICE_X7Y17          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=5, routed)           1.719     1.437    sdcard_init_i/m_sdcard/tx_v_reg[12]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.124     1.561 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_8/O
                         net (fo=1, routed)           0.306     1.867    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_8_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.991 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=9, routed)           0.813     2.803    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.148     2.951 r  sdcard_init_i/m_sdcard/addr_v[16]_i_2/O
                         net (fo=17, routed)          1.424     4.375    sdcard_init_i/m_sdcard/addr_v[16]_i_2_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I1_O)        0.358     4.733 r  sdcard_init_i/m_sdcard/addr_v[14]_i_1/O
                         net (fo=1, routed)           0.590     5.323    sdcard_init_i/m_sdcard/addr_v[14]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.499    18.648    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[14]/C
                         clock pessimism              0.586    19.235    
                         clock uncertainty           -0.082    19.153    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)       -0.261    18.892    sdcard_init_i/m_sdcard/addr_v_reg[14]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 13.569    

Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.375ns (22.724%)  route 4.676ns (77.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.466     1.953    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326     2.279 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     3.127    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.251 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     4.076    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     4.200 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     5.316    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    18.580    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/C
                         clock pessimism              0.572    19.153    
                         clock uncertainty           -0.082    19.071    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169    18.902    sdcard_init_i/m_sdcard/addr_v_reg[11]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.375ns (22.724%)  route 4.676ns (77.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.466     1.953    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326     2.279 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     3.127    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.251 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     4.076    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     4.200 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     5.316    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    18.580    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[12]/C
                         clock pessimism              0.572    19.153    
                         clock uncertainty           -0.082    19.071    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169    18.902    sdcard_init_i/m_sdcard/addr_v_reg[12]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.375ns (22.724%)  route 4.676ns (77.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.466     1.953    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326     2.279 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     3.127    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.251 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     4.076    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     4.200 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     5.316    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    18.580    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/C
                         clock pessimism              0.572    19.153    
                         clock uncertainty           -0.082    19.071    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169    18.902    sdcard_init_i/m_sdcard/addr_v_reg[9]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.618ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.375ns (23.535%)  route 4.467ns (76.465%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.846     2.333    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     2.659 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=6, routed)           0.876     3.535    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.659 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7/O
                         net (fo=2, routed)           0.681     4.340    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.464 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.644     5.107    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.500    18.649    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/C
                         clock pessimism              0.586    19.236    
                         clock uncertainty           -0.082    19.154    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    18.725    sdcard_init_i/m_sdcard/byteCnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.618    

Slack (MET) :             13.618ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.375ns (23.535%)  route 4.467ns (76.465%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.846     2.333    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     2.659 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=6, routed)           0.876     3.535    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.659 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7/O
                         net (fo=2, routed)           0.681     4.340    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.464 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.644     5.107    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.500    18.649    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[6]/C
                         clock pessimism              0.586    19.236    
                         clock uncertainty           -0.082    19.154    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    18.725    sdcard_init_i/m_sdcard/byteCnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.618    

Slack (MET) :             13.618ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.375ns (23.535%)  route 4.467ns (76.465%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.846     2.333    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     2.659 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=6, routed)           0.876     3.535    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.659 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7/O
                         net (fo=2, routed)           0.681     4.340    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.464 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.644     5.107    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.500    18.649    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[7]/C
                         clock pessimism              0.586    19.236    
                         clock uncertainty           -0.082    19.154    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    18.725    sdcard_init_i/m_sdcard/byteCnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.618    

Slack (MET) :             13.622ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.375ns (23.552%)  route 4.463ns (76.448%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.846     2.333    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     2.659 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=6, routed)           0.876     3.535    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     3.659 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7/O
                         net (fo=2, routed)           0.681     4.340    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_7_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     4.464 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.639     5.103    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.500    18.649    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X1Y19          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/C
                         clock pessimism              0.586    19.236    
                         clock uncertainty           -0.082    19.154    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.429    18.725    sdcard_init_i/m_sdcard/byteCnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                 13.622    

Slack (MET) :             13.636ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.605ns (28.106%)  route 4.106ns (71.894%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.623    -0.735    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478    -0.257 f  sdcard_init_i/m_sdcard/state_v_reg[3]/Q
                         net (fo=119, routed)         1.421     1.164    sdcard_init_i/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.323     1.487 f  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3/O
                         net (fo=5, routed)           0.466     1.953    sdcard_init_i/m_sdcard/sclkPhaseTimer_v[5]_i_3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326     2.279 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     3.127    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.152     3.279 r  sdcard_init_i/m_sdcard/addr_v[31]_i_2/O
                         net (fo=1, routed)           0.430     3.709    sdcard_init_i/m_sdcard/clkDivider_v
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     4.035 r  sdcard_init_i/m_sdcard/addr_v[31]_i_1/O
                         net (fo=14, routed)          0.941     4.975    sdcard_init_i/m_sdcard/addr_v[31]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.477 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.058    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.149 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.495    18.644    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y23          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[25]/C
                         clock pessimism              0.572    19.217    
                         clock uncertainty           -0.082    19.135    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    18.611    sdcard_init_i/m_sdcard/addr_v_reg[25]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 13.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.586    -0.521    sdcard_init_i/clk_out1
    SLICE_X7Y13          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.312    sdcard_init_i/FSM_onehot_state_r_reg_n_0_[2]
    SLICE_X6Y13          LUT3 (Prop_lut3_I1_O)        0.045    -0.267 r  sdcard_init_i/FSM_onehot_state_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sdcard_init_i/state_x[3]
    SLICE_X6Y13          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.855    -0.756    sdcard_init_i/clk_out1
    SLICE_X6Y13          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/C
                         clock pessimism              0.248    -0.508    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.120    -0.388    sdcard_init_i/FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sdcard_init_i/ram_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.585    -0.522    sdcard_init_i/clk_out1
    SLICE_X7Y16          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  sdcard_init_i/ram_addr_r_reg[8]/Q
                         net (fo=5, routed)           0.115    -0.266    sdcard_init_i/m_sdcard/tx_v_reg[8]_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  sdcard_init_i/m_sdcard/tx_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sdcard_init_i/m_sdcard/tx_v[8]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.853    -0.758    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y16          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.121    -0.388    sdcard_init_i/m_sdcard/tx_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.580    -0.527    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X5Y22          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sdcard_init_i/m_sdcard/tx_v_reg[36]/Q
                         net (fo=1, routed)           0.138    -0.248    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[36]
    SLICE_X5Y22          LUT5 (Prop_lut5_I2_O)        0.048    -0.200 r  sdcard_init_i/m_sdcard/tx_v[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    sdcard_init_i/m_sdcard/tx_v[37]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.847    -0.764    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X5Y22          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/C
                         clock pessimism              0.237    -0.527    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.105    -0.422    sdcard_init_i/m_sdcard/tx_v_reg[37]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.030%)  route 0.154ns (44.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.584    -0.523    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X1Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/Q
                         net (fo=11, routed)          0.154    -0.228    sdcard_init_i/m_sdcard/byteCnt_v[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.048    -0.180 r  sdcard_init_i/m_sdcard/byteCnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    sdcard_init_i/m_sdcard/byteCnt_v[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.853    -0.758    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.107    -0.403    sdcard_init_i/m_sdcard/byteCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.583    -0.524    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X4Y18          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[2]/Q
                         net (fo=6, routed)           0.091    -0.305    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[2]
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.099    -0.206 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    sdcard_init_i/m_sdcard/p_0_in[3]
    SLICE_X4Y18          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.851    -0.760    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X4Y18          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[3]/C
                         clock pessimism              0.236    -0.524    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.092    -0.432    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sdcard_init_i/ram_addr_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.388%)  route 0.150ns (44.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.582    -0.525    sdcard_init_i/clk_out1
    SLICE_X7Y19          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  sdcard_init_i/ram_addr_r_reg[21]/Q
                         net (fo=5, routed)           0.150    -0.234    sdcard_init_i/m_sdcard/tx_v_reg[21]_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  sdcard_init_i/m_sdcard/tx_v[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    sdcard_init_i/m_sdcard/tx_v[21]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.849    -0.762    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X5Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/C
                         clock pessimism              0.250    -0.512    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.421    sdcard_init_i/m_sdcard/tx_v_reg[21]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.586    -0.521    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X3Y16          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  sdcard_init_i/m_sdcard/tx_v_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.221    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[3]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.042    -0.179 r  sdcard_init_i/m_sdcard/tx_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    sdcard_init_i/m_sdcard/tx_v[4]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.855    -0.756    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X3Y16          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[4]/C
                         clock pessimism              0.235    -0.521    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.107    -0.414    sdcard_init_i/m_sdcard/tx_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.584    -0.523    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X1Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sdcard_init_i/m_sdcard/byteCnt_v_reg[2]/Q
                         net (fo=11, routed)          0.154    -0.228    sdcard_init_i/m_sdcard/byteCnt_v[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.045    -0.183 r  sdcard_init_i/m_sdcard/byteCnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    sdcard_init_i/m_sdcard/byteCnt_v[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.853    -0.758    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y18          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.091    -0.419    sdcard_init_i/m_sdcard/byteCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.582    -0.525    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X1Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  sdcard_init_i/m_sdcard/tx_v_reg[40]/Q
                         net (fo=1, routed)           0.186    -0.198    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[40]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.153 r  sdcard_init_i/m_sdcard/tx_v[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    sdcard_init_i/m_sdcard/tx_v[41]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.851    -0.760    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[41]/C
                         clock pessimism              0.249    -0.511    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.391    sdcard_init_i/m_sdcard/tx_v_reg[41]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.582    -0.525    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y20          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  sdcard_init_i/m_sdcard/tx_v_reg[41]/Q
                         net (fo=1, routed)           0.136    -0.225    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[41]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  sdcard_init_i/m_sdcard/tx_v[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    sdcard_init_i/m_sdcard/tx_v[42]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.852    -0.759    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X3Y19          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[42]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091    -0.419    sdcard_init_i/m_sdcard/tx_v_reg[42]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y13      sdcard_init_i/FSM_onehot_state_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      sdcard_init_i/FSM_onehot_state_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      sdcard_init_i/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y13      sdcard_init_i/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13      sdcard_init_i/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      sdcard_init_i/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y13      sdcard_init_i/FSM_onehot_state_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.971ns (63.259%)  route 2.306ns (36.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.622    -0.736    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X4Y15          FDRE                                         r  sdcard_init_i/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  sdcard_init_i/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           2.306     2.026    SD_DQ3_OBUF
    N18                  OBUF (Prop_obuf_I_O)         3.515     5.541 r  SD_DQ3_OBUF_inst/O
                         net (fo=0)                   0.000     5.541    SD_DQ3
    N18                                                               r  SD_DQ3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.036ns (65.399%)  route 2.135ns (34.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.618    -0.740    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y19          FDRE                                         r  sdcard_init_i/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.222 r  sdcard_init_i/m_sdcard/sclk_r_reg/Q
                         net (fo=12, routed)          2.135     1.913    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.518     5.431 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.431    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CMD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.974ns (65.634%)  route 2.081ns (34.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.681    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.115 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.455    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.359 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.617    -0.741    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y20          FDRE                                         r  sdcard_init_i/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  sdcard_init_i/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           2.081     1.795    SD_CMD_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.518     5.313 r  SD_CMD_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    SD_CMD
    P17                                                               r  SD_CMD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CMD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.360ns (72.043%)  route 0.528ns (27.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.582    -0.525    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X0Y20          FDRE                                         r  sdcard_init_i/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  sdcard_init_i/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.528     0.144    SD_CMD_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.219     1.362 r  SD_CMD_OBUF_inst/O
                         net (fo=0)                   0.000     1.362    SD_CMD
    P17                                                               r  SD_CMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.383ns (70.693%)  route 0.573ns (29.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.583    -0.524    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y19          FDRE                                         r  sdcard_init_i/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  sdcard_init_i/m_sdcard/sclk_r_reg/Q
                         net (fo=12, routed)          0.573     0.213    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.219     1.432 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.432    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.357ns (68.873%)  route 0.613ns (31.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.656    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.619 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.107 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.586    -0.521    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X4Y15          FDRE                                         r  sdcard_init_i/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  sdcard_init_i/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.613     0.233    SD_DQ3_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.216     1.449 r  SD_DQ3_OBUF_inst/O
                         net (fo=0)                   0.000     1.449    SD_DQ3
    N18                                                               r  SD_DQ3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.448     6.448 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.681    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796     0.885 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660     2.545    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.641 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567     4.209    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.402    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.701ns  (logic 1.668ns (21.661%)  route 6.033ns (78.339%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     7.701    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    -1.420    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.701ns  (logic 1.668ns (21.661%)  route 6.033ns (78.339%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     7.701    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    -1.420    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.701ns  (logic 1.668ns (21.661%)  route 6.033ns (78.339%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.115     7.701    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.431    -1.420    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X8Y19          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.626ns  (logic 1.668ns (21.874%)  route 5.958ns (78.126%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.040     7.626    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.498    -1.353    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[17]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.626ns  (logic 1.668ns (21.874%)  route 5.958ns (78.126%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.040     7.626    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.498    -1.353    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[18]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.626ns  (logic 1.668ns (21.874%)  route 5.958ns (78.126%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.040     7.626    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.498    -1.353    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[19]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.626ns  (logic 1.668ns (21.874%)  route 5.958ns (78.126%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          1.040     7.626    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.498    -1.353    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y21          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.486ns  (logic 1.668ns (22.282%)  route 5.818ns (77.718%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          0.900     7.486    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.496    -1.355    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.486ns  (logic 1.668ns (22.282%)  route 5.818ns (77.718%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          0.900     7.486    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.496    -1.355    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[22]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.486ns  (logic 1.668ns (22.282%)  route 5.818ns (77.718%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         1.296     1.296 f  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          3.245     4.541    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.124     4.665 f  sdcard_init_i/m_sdcard/g0_b0_i_1/O
                         net (fo=7, routed)           0.848     5.512    sdcard_init_i/m_sdcard/g0_b0_i_1_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     5.636 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.826     6.462    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.586 r  sdcard_init_i/m_sdcard/addr_v[30]_i_1/O
                         net (fo=32, routed)          0.900     7.486    sdcard_init_i/m_sdcard/addr_v_0
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.539    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.523 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.942    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.851 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         1.496    -1.355    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X6Y22          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.373ns (28.838%)  route 0.921ns (71.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          0.921     1.295    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.856    -0.755    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.373ns (28.838%)  route 0.921ns (71.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          0.921     1.295    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.856    -0.755    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.373ns (28.838%)  route 0.921ns (71.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          0.921     1.295    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.856    -0.755    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.373ns (28.749%)  route 0.925ns (71.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          0.925     1.299    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X2Y16          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.855    -0.756    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X2Y16          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.373ns (27.213%)  route 0.999ns (72.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          0.999     1.372    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X5Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.854    -0.757    sdcard_init_i/m_sdcard/clk_out1
    SLICE_X5Y15          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.373ns (26.380%)  route 1.042ns (73.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          1.042     1.416    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.854    -0.757    sdcard_init_i/clk_out1
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.373ns (26.380%)  route 1.042ns (73.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          1.042     1.416    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.854    -0.757    sdcard_init_i/clk_out1
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.373ns (26.380%)  route 1.042ns (73.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          1.042     1.416    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.854    -0.757    sdcard_init_i/clk_out1
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.373ns (26.380%)  route 1.042ns (73.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          1.042     1.416    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.854    -0.757    sdcard_init_i/clk_out1
    SLICE_X7Y15          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.373ns (26.215%)  route 1.051ns (73.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    K13                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  reset_rtl_0_IBUF_inst/O
                         net (fo=48, routed)          1.051     1.424    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y14          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.169 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.639    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.610 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=154, routed)         0.855    -0.756    sdcard_init_i/clk_out1
    SLICE_X7Y14          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[0]/C





