// Seed: 1816360388
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
module module_2 ();
  initial @(1);
  wire id_1;
  assign module_3.id_1 = 0;
endmodule
module module_3 ();
  always @(negedge 1) id_1 <= (id_1 == 1);
  module_2 modCall_1 ();
endmodule
