# Lab 3: Latches, Flip Flops, and Registers
*Duncan Wood* <br>
*09/22/2025*

---

## Part I - Gated SR Latch
<div align="center">
  <img src="img/rs_latch.jpg" alt="Part I Verilog Code" width="400"/><br>
  <em>Figure 1: RS Latch Module.</em>
</div>
<br>
<div align="center">
  <img src="img/rs_latch_main.jpg" alt="Part I Verilog Code" width="300"/><br>
  <em>Figure 2: Part I Main.</em>
</div>


## Part II - Gated D Latch
<div align="center">
  <img src="img/d_latch.jpg" alt="Part II Verilog Code" width="400"/><br>
  <em>Figure 3: D Latch Module.</em>
</div>
<br>
<div align="center">
  <img src="img/d_latch_main.jpg" alt="Part II Verilog Code" width="400"/><br>
  <em>Figure 4: Part II Main.</em>
</div>



## Part III - Positive Edge Triggered D Flip Flop

<div align="center">
  <img src="img/d_flipflop.jpg" alt="Part II Verilog Code" width="200"/><br>
  <em>Figure 5: D Flip Flop Module.</em>
</div>
<br>
<div align="center">
  <img src="img/d_flipflop_main.jpg" alt="Part II Verilog Code" width="300"/><br>
  <em>Figure 6: Part III Main.</em>
</div>

## Part IV
<div align="center">
  <img src="img/advD_L3_p4_main.jpg" alt="Part IV Verilog Code" width="400"/><br>
  <em>Figure 6: Part IV Verilog Code Main.</em>
</div>

## Part V
