- ğŸ‘‹ Hi, Iâ€™m Deepanjali Mishra, Electronics Engineering Undergrad at Visveswaraya Technological University (VTU) Belgaum.
- ğŸ‘€ Iâ€™m interested in VLSI, Computer Hardware and Architecture.
- ğŸŒ± Iâ€™m currently learning RTL Coding using Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on AI in hardware using Verilog
- ğŸ“« reach me @ deepanjalimishraa@gmail.com

<!---
deepanjalimishra99/deepanjalimishra99 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
