Fitter report for mips_cpu
Tue Nov 21 18:17:46 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 21 18:17:46 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips_cpu                                    ;
; Top-level Entity Name              ; sramandio                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 391 / 49,760 ( < 1 % )                      ;
;     Total combinational functions  ; 269 / 49,760 ( < 1 % )                      ;
;     Dedicated logic registers      ; 278 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 278                                         ;
; Total pins                         ; 166 / 360 ( 46 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processors 3-4         ;   2.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value         ; Ignored Source ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; Location     ;                ;              ; ADC_CLK_10      ; PIN_N5                ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[0]   ; PIN_AB5               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[10]  ; PIN_AB19              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[11]  ; PIN_AA19              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[12]  ; PIN_Y19               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[13]  ; PIN_AB20              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[14]  ; PIN_AB21              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[15]  ; PIN_AA20              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[1]   ; PIN_AB6               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[2]   ; PIN_AB7               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[3]   ; PIN_AB8               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[4]   ; PIN_AB9               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[5]   ; PIN_Y10               ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[6]   ; PIN_AA11              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[7]   ; PIN_AA12              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[8]   ; PIN_AB17              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_IO[9]   ; PIN_AA17              ; QSF Assignment ;
; Location     ;                ;              ; ARDUINO_RESET_N ; PIN_F16               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]    ; PIN_U17               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10]   ; PIN_T20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11]   ; PIN_P20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12]   ; PIN_R20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]    ; PIN_W19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]    ; PIN_V18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]    ; PIN_U18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]    ; PIN_U19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]    ; PIN_T18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]    ; PIN_T19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]    ; PIN_R18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]    ; PIN_P18               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]    ; PIN_P19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]      ; PIN_T21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]      ; PIN_T22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N      ; PIN_U21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE        ; PIN_N22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK        ; PIN_L14               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N       ; PIN_U20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]      ; PIN_Y21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]     ; PIN_H21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]     ; PIN_H22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]     ; PIN_G22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]     ; PIN_G20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]     ; PIN_G19               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]     ; PIN_F22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]      ; PIN_Y20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]      ; PIN_AA22              ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]      ; PIN_AA21              ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]      ; PIN_Y22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]      ; PIN_W22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]      ; PIN_W20               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]      ; PIN_V21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]      ; PIN_P21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]      ; PIN_J22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM       ; PIN_V22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N      ; PIN_U22               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM       ; PIN_J21               ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N       ; PIN_V20               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[0]         ; PIN_V10               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[10]        ; PIN_W5                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[11]        ; PIN_AA15              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[12]        ; PIN_AA14              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[13]        ; PIN_W13               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[14]        ; PIN_W12               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[15]        ; PIN_AB13              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[16]        ; PIN_AB12              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[17]        ; PIN_Y11               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[18]        ; PIN_AB11              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[19]        ; PIN_W11               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[1]         ; PIN_W10               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[20]        ; PIN_AB10              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[21]        ; PIN_AA10              ; QSF Assignment ;
; Location     ;                ;              ; GPIO[22]        ; PIN_AA9               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[23]        ; PIN_Y8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[24]        ; PIN_AA8               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[25]        ; PIN_Y7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[26]        ; PIN_AA7               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[27]        ; PIN_Y6                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[28]        ; PIN_AA6               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[29]        ; PIN_Y5                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[2]         ; PIN_V9                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[30]        ; PIN_AA5               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[31]        ; PIN_Y4                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[32]        ; PIN_AB3               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[33]        ; PIN_Y3                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[34]        ; PIN_AB2               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[35]        ; PIN_AA2               ; QSF Assignment ;
; Location     ;                ;              ; GPIO[3]         ; PIN_W9                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[4]         ; PIN_V8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[5]         ; PIN_W8                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[6]         ; PIN_V7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[7]         ; PIN_W7                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[8]         ; PIN_W6                ; QSF Assignment ;
; Location     ;                ;              ; GPIO[9]         ; PIN_V5                ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_CS_N    ; PIN_AB16              ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_INT[1]  ; PIN_Y14               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_INT[2]  ; PIN_Y13               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SCLK    ; PIN_AB15              ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SDI     ; PIN_V11               ; QSF Assignment ;
; Location     ;                ;              ; GSENSOR_SDO     ; PIN_V12               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[0]         ; PIN_C14               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[1]         ; PIN_E15               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[2]         ; PIN_C15               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[3]         ; PIN_C16               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[4]         ; PIN_E16               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[5]         ; PIN_D17               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[6]         ; PIN_C17               ; QSF Assignment ;
; Location     ;                ;              ; HEX0[7]         ; PIN_D15               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[0]         ; PIN_C18               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[1]         ; PIN_D18               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[2]         ; PIN_E18               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[3]         ; PIN_B16               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[4]         ; PIN_A17               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[5]         ; PIN_A18               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[6]         ; PIN_B17               ; QSF Assignment ;
; Location     ;                ;              ; HEX1[7]         ; PIN_A16               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[0]         ; PIN_B20               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[1]         ; PIN_A20               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[2]         ; PIN_B19               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[3]         ; PIN_A21               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[4]         ; PIN_B21               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[5]         ; PIN_C22               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[6]         ; PIN_B22               ; QSF Assignment ;
; Location     ;                ;              ; HEX2[7]         ; PIN_A19               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[0]         ; PIN_F21               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[1]         ; PIN_E22               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[2]         ; PIN_E21               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[3]         ; PIN_C19               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[4]         ; PIN_C20               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[5]         ; PIN_D19               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[6]         ; PIN_E17               ; QSF Assignment ;
; Location     ;                ;              ; HEX3[7]         ; PIN_D22               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[0]         ; PIN_F18               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[1]         ; PIN_E20               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[2]         ; PIN_E19               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[3]         ; PIN_J18               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[4]         ; PIN_H19               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[5]         ; PIN_F19               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[6]         ; PIN_F20               ; QSF Assignment ;
; Location     ;                ;              ; HEX4[7]         ; PIN_F17               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[0]         ; PIN_J20               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[1]         ; PIN_K20               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[2]         ; PIN_L18               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[3]         ; PIN_N18               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[4]         ; PIN_M20               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[5]         ; PIN_N19               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[6]         ; PIN_N20               ; QSF Assignment ;
; Location     ;                ;              ; HEX5[7]         ; PIN_L19               ; QSF Assignment ;
; Location     ;                ;              ; KEY[0]          ; PIN_B8                ; QSF Assignment ;
; Location     ;                ;              ; KEY[1]          ; PIN_A7                ; QSF Assignment ;
; Location     ;                ;              ; LEDR[0]         ; PIN_A8                ; QSF Assignment ;
; Location     ;                ;              ; LEDR[1]         ; PIN_A9                ; QSF Assignment ;
; Location     ;                ;              ; LEDR[2]         ; PIN_A10               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[3]         ; PIN_B10               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[4]         ; PIN_D13               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[5]         ; PIN_C13               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[6]         ; PIN_E14               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[7]         ; PIN_D14               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[8]         ; PIN_A11               ; QSF Assignment ;
; Location     ;                ;              ; LEDR[9]         ; PIN_B11               ; QSF Assignment ;
; Location     ;                ;              ; MAX10_CLK1_50   ; PIN_P11               ; QSF Assignment ;
; Location     ;                ;              ; MAX10_CLK2_50   ; PIN_N14               ; QSF Assignment ;
; Location     ;                ;              ; SW[0]           ; PIN_C10               ; QSF Assignment ;
; Location     ;                ;              ; SW[1]           ; PIN_C11               ; QSF Assignment ;
; Location     ;                ;              ; SW[2]           ; PIN_D12               ; QSF Assignment ;
; Location     ;                ;              ; SW[3]           ; PIN_C12               ; QSF Assignment ;
; Location     ;                ;              ; SW[4]           ; PIN_A12               ; QSF Assignment ;
; Location     ;                ;              ; SW[5]           ; PIN_B12               ; QSF Assignment ;
; Location     ;                ;              ; SW[6]           ; PIN_A13               ; QSF Assignment ;
; Location     ;                ;              ; SW[7]           ; PIN_A14               ; QSF Assignment ;
; Location     ;                ;              ; SW[8]           ; PIN_B14               ; QSF Assignment ;
; Location     ;                ;              ; SW[9]           ; PIN_F15               ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]        ; PIN_P1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]        ; PIN_T1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]        ; PIN_P4                ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]        ; PIN_N2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]        ; PIN_W1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]        ; PIN_T2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]        ; PIN_R2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]        ; PIN_R1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS          ; PIN_N3                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]        ; PIN_AA1               ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]        ; PIN_V1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]        ; PIN_Y2                ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]        ; PIN_Y1                ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS          ; PIN_N1                ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ADC_CLK_10      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[0]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[10]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[11]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[12]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[13]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[14]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[15]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[1]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[2]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[3]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[4]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[5]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[6]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[7]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[8]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_IO[9]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; ARDUINO_RESET_N ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[0]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[10]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[11]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[12]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[1]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[2]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[3]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[4]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[5]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[6]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[7]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[8]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_ADDR[9]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_BA[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_BA[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_CAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_CKE        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_CLK        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_CS_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[10]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[11]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[12]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[13]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[14]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[15]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[2]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[3]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[4]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[5]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[6]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[7]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[8]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_DQ[9]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_LDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_RAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_UDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; DRAM_WE_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[10]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[11]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[12]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[13]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[14]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[15]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[16]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[17]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[18]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[19]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[20]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[21]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[22]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[23]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[24]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[25]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[26]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[27]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[28]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[29]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[30]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[31]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[32]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[33]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[34]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[35]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GPIO[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_CS_N    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_INT[1]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_INT[2]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_SCLK    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_SDI     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; GSENSOR_SDO     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX0[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX1[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX2[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX3[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX4[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; HEX5[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; KEY[0]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; KEY[1]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; LEDR[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; MAX10_CLK1_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; MAX10_CLK2_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[0]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[1]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[2]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[3]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[4]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[5]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[6]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[7]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[8]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; SW[9]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_B[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_B[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_B[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_B[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_G[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_G[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_G[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_G[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_HS          ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_R[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_R[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_R[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_R[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; sramandio      ;              ; VGA_VS          ; 3.3-V LVTTL           ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 933 ) ; 0.00 % ( 0 / 933 )         ; 0.00 % ( 0 / 933 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 933 ) ; 0.00 % ( 0 / 933 )         ; 0.00 % ( 0 / 933 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 716 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 209 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/steve/source/eel4712/mini-project/output_files/mips_cpu.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 391 / 49,760 ( < 1 % )      ;
;     -- Combinational with no register       ; 113                         ;
;     -- Register only                        ; 122                         ;
;     -- Combinational with a register        ; 156                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 97                          ;
;     -- 3 input functions                    ; 105                         ;
;     -- <=2 input functions                  ; 67                          ;
;     -- Register only                        ; 122                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 245                         ;
;     -- arithmetic mode                      ; 24                          ;
;                                             ;                             ;
; Total registers*                            ; 278 / 51,509 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 278 / 49,760 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 34 / 3,110 ( 1 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 166 / 360 ( 46 % )          ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )             ;
;                                             ;                             ;
; M9Ks                                        ; 2 / 182 ( 1 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )               ;
; ADC blocks                                  ; 0 / 2 ( 0 % )               ;
; Total block memory bits                     ; 8,192 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 1,677,312 ( 1 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 2                           ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Remote update blocks                        ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 0.6% / 0.5% / 0.6%          ;
; Peak interconnect usage (total/H/V)         ; 4.6% / 4.8% / 4.3%          ;
; Maximum fan-out                             ; 152                         ;
; Highest non-global fan-out                  ; 34                          ;
; Total fan-out                               ; 2261                        ;
; Average fan-out                             ; 2.21                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 249 / 49760 ( < 1 % ) ; 142 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 57                    ; 56                    ; 0                              ;
;     -- Register only                        ; 103                   ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 89                    ; 67                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 43                    ; 54                    ; 0                              ;
;     -- 3 input functions                    ; 73                    ; 32                    ; 0                              ;
;     -- <=2 input functions                  ; 30                    ; 37                    ; 0                              ;
;     -- Register only                        ; 103                   ; 19                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 130                   ; 115                   ; 0                              ;
;     -- arithmetic mode                      ; 16                    ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 192                   ; 86                    ; 0                              ;
;     -- Dedicated logic registers            ; 192 / 49760 ( < 1 % ) ; 86 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 23 / 3110 ( < 1 % )   ; 13 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 166                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 8192                  ; 0                     ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 2 / 182 ( 1 % )       ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 145                   ; 127                   ; 0                              ;
;     -- Registered Input Connections         ; 81                    ; 93                    ; 0                              ;
;     -- Output Connections                   ; 197                   ; 75                    ; 0                              ;
;     -- Registered Output Connections        ; 8                     ; 75                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 1714                  ; 762                   ; 4                              ;
;     -- Registered Connections               ; 316                   ; 512                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 140                   ; 202                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 202                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 123                   ; 43                    ; 0                              ;
;     -- Output Ports                         ; 74                    ; 60                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 27                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 44                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; address[0]       ; F21   ; 6        ; 78           ; 35           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[10]      ; C22   ; 6        ; 78           ; 35           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[11]      ; M14   ; 6        ; 78           ; 33           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[12]      ; N18   ; 6        ; 78           ; 34           ; 22           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[13]      ; N20   ; 6        ; 78           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[14]      ; N19   ; 6        ; 78           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[15]      ; F18   ; 6        ; 78           ; 40           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[16]      ; T18   ; 5        ; 78           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[17]      ; L14   ; 6        ; 78           ; 36           ; 22           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[18]      ; L15   ; 6        ; 78           ; 36           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[19]      ; E22   ; 6        ; 78           ; 33           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[1]       ; F20   ; 6        ; 78           ; 35           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[20]      ; C20   ; 6        ; 78           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[21]      ; K14   ; 6        ; 78           ; 41           ; 22           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[22]      ; M20   ; 6        ; 78           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[23]      ; E20   ; 6        ; 78           ; 40           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[24]      ; G20   ; 6        ; 78           ; 31           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[25]      ; F19   ; 6        ; 78           ; 40           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[26]      ; C21   ; 6        ; 78           ; 36           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[27]      ; M15   ; 6        ; 78           ; 33           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[28]      ; J22   ; 6        ; 78           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[29]      ; K20   ; 6        ; 78           ; 42           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[2]       ; E19   ; 6        ; 78           ; 40           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[30]      ; J18   ; 6        ; 78           ; 42           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[31]      ; D21   ; 6        ; 78           ; 36           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[3]       ; L20   ; 6        ; 78           ; 37           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[4]       ; M18   ; 6        ; 78           ; 37           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[5]       ; L18   ; 6        ; 78           ; 37           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[6]       ; K19   ; 6        ; 78           ; 42           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[7]       ; J12   ; 7        ; 54           ; 54           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[8]       ; D22   ; 6        ; 78           ; 35           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; address[9]       ; N14   ; 6        ; 78           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clk              ; M8    ; 2        ; 0            ; 18           ; 14           ; 130                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_en        ; F16   ; 7        ; 71           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[0]  ; C18   ; 7        ; 69           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[10] ; J13   ; 7        ; 60           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[11] ; H14   ; 7        ; 60           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[12] ; V22   ; 5        ; 78           ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[13] ; E16   ; 7        ; 74           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[14] ; J15   ; 6        ; 78           ; 44           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[15] ; E13   ; 7        ; 56           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[16] ; C13   ; 7        ; 58           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[17] ; C15   ; 7        ; 60           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[18] ; A8    ; 7        ; 46           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[19] ; C16   ; 7        ; 62           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[1]  ; B10   ; 7        ; 46           ; 54           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[20] ; C10   ; 7        ; 51           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[21] ; J20   ; 6        ; 78           ; 45           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[22] ; B8    ; 7        ; 46           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[23] ; B14   ; 7        ; 56           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[24] ; A14   ; 7        ; 58           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[25] ; E15   ; 7        ; 74           ; 54           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[26] ; J11   ; 7        ; 49           ; 54           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[27] ; C12   ; 7        ; 54           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[28] ; A17   ; 7        ; 64           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[29] ; F15   ; 7        ; 69           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[2]  ; A18   ; 7        ; 66           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[30] ; H13   ; 7        ; 54           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[31] ; B12   ; 7        ; 49           ; 54           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[3]  ; D14   ; 7        ; 56           ; 54           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[4]  ; W16   ; 4        ; 60           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[5]  ; C19   ; 7        ; 69           ; 54           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[6]  ; H20   ; 6        ; 78           ; 45           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[7]  ; K18   ; 6        ; 78           ; 42           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[8]  ; A16   ; 7        ; 60           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; inport_input[9]  ; D17   ; 7        ; 74           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; read_en          ; A7    ; 7        ; 49           ; 54           ; 28           ; 34                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; reset            ; R10   ; 3        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[0]     ; P12   ; 4        ; 40           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[10]    ; G19   ; 6        ; 78           ; 31           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[11]    ; B7    ; 8        ; 34           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[12]    ; R20   ; 5        ; 78           ; 20           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[13]    ; E11   ; 8        ; 36           ; 39           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[14]    ; G22   ; 6        ; 78           ; 31           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[15]    ; D9    ; 8        ; 31           ; 39           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[16]    ; E21   ; 6        ; 78           ; 33           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[17]    ; F22   ; 6        ; 78           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[18]    ; H22   ; 6        ; 78           ; 29           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[19]    ; R22   ; 5        ; 78           ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[1]     ; E8    ; 8        ; 24           ; 39           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[20]    ; C8    ; 8        ; 36           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[21]    ; K21   ; 6        ; 78           ; 30           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[22]    ; D8    ; 8        ; 31           ; 39           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[23]    ; E10   ; 8        ; 36           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[24]    ; A5    ; 8        ; 31           ; 39           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[25]    ; L19   ; 6        ; 78           ; 37           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[26]    ; T19   ; 5        ; 78           ; 20           ; 22           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[27]    ; P20   ; 5        ; 78           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[28]    ; D10   ; 8        ; 31           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[29]    ; P18   ; 5        ; 78           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[2]     ; H11   ; 8        ; 34           ; 39           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[30]    ; N15   ; 6        ; 78           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[31]    ; K22   ; 6        ; 78           ; 30           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[3]     ; C7    ; 8        ; 34           ; 39           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[4]     ; V9    ; 3        ; 31           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[5]     ; A6    ; 8        ; 34           ; 39           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[6]     ; J10   ; 8        ; 34           ; 39           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[7]     ; J21   ; 6        ; 78           ; 30           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[8]     ; H21   ; 6        ; 78           ; 29           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; sram_data[9]     ; A4    ; 8        ; 31           ; 39           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; switchten        ; D15   ; 7        ; 66           ; 54           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; write_en         ; B22   ; 6        ; 78           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; outport_output[0]  ; A3    ; 8        ; 26           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[10] ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[11] ; H4    ; 1A       ; 0            ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[12] ; P15   ; 5        ; 78           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[13] ; A2    ; 8        ; 26           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[14] ; R18   ; 5        ; 78           ; 24           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[15] ; C2    ; 8        ; 20           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[16] ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[17] ; N21   ; 5        ; 78           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[18] ; R14   ; 5        ; 78           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[19] ; P22   ; 5        ; 78           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[1]  ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[20] ; B4    ; 8        ; 26           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[21] ; P21   ; 5        ; 78           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[22] ; F3    ; 1A       ; 0            ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[23] ; C4    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[24] ; D7    ; 8        ; 29           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[25] ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[26] ; U20   ; 5        ; 78           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[27] ; M22   ; 5        ; 78           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[28] ; D5    ; 8        ; 24           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[29] ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[2]  ; F7    ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[30] ; P14   ; 5        ; 78           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[31] ; P19   ; 5        ; 78           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[3]  ; E9    ; 8        ; 29           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[4]  ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[5]  ; C6    ; 8        ; 29           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[6]  ; B5    ; 8        ; 26           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[7]  ; L22   ; 5        ; 78           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[8]  ; M21   ; 5        ; 78           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outport_output[9]  ; B3    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[0]          ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[10]         ; A13   ; 7        ; 54           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[11]         ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[12]         ; AA19  ; 4        ; 58           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[13]         ; A15   ; 7        ; 58           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[14]         ; AA17  ; 4        ; 58           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[15]         ; J14   ; 6        ; 78           ; 44           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[16]         ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[17]         ; C11   ; 7        ; 51           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[18]         ; A12   ; 7        ; 54           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[19]         ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[1]          ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[20]         ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[21]         ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[22]         ; D12   ; 7        ; 51           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[23]         ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[24]         ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[25]         ; C9    ; 7        ; 46           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[26]         ; H18   ; 6        ; 78           ; 45           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[27]         ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[28]         ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[29]         ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[2]          ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[30]         ; B15   ; 7        ; 58           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[31]         ; H12   ; 7        ; 49           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[3]          ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[4]          ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[5]          ; K15   ; 6        ; 78           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[6]          ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[7]          ; V15   ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[8]          ; E12   ; 7        ; 56           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; output[9]          ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; sram_data[15]       ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; sram_data[28]       ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; outport_output[2]   ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 2 / 48 ( 4 % )   ; 2.5V          ; --           ;
; 4        ; 5 / 48 ( 10 % )  ; 2.5V          ; --           ;
; 5        ; 23 / 40 ( 57 % ) ; 2.5V          ; --           ;
; 6        ; 54 / 60 ( 90 % ) ; 2.5V          ; --           ;
; 7        ; 51 / 52 ( 98 % ) ; 2.5V          ; --           ;
; 8        ; 32 / 36 ( 89 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; outport_output[13]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 483        ; 8        ; outport_output[0]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 475        ; 8        ; sram_data[9]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 473        ; 8        ; sram_data[24]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 471        ; 8        ; sram_data[5]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 445        ; 7        ; read_en                              ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 447        ; 7        ; inport_input[18]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 449        ; 7        ; output[11]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 439        ; 7        ; output[16]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 437        ; 7        ; output[21]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 435        ; 7        ; output[18]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 433        ; 7        ; output[10]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 425        ; 7        ; inport_input[24]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 421        ; 7        ; output[13]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 419        ; 7        ; inport_input[8]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 407        ; 7        ; inport_input[28]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 405        ; 7        ; inport_input[2]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 403        ; 7        ; output[3]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 401        ; 7        ; output[20]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; output[14]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; output[12]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; outport_output[9]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 486        ; 8        ; outport_output[20]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 485        ; 8        ; outport_output[6]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; sram_data[11]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 451        ; 7        ; inport_input[22]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; inport_input[1]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 443        ; 7        ; output[23]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 441        ; 7        ; inport_input[31]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; inport_input[23]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 423        ; 7        ; output[30]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 417        ; 7        ; output[6]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 402        ; 7        ; output[1]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; output[29]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 369        ; 6        ; output[4]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 367        ; 6        ; output[2]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 365        ; 6        ; write_en                             ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; outport_output[15]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; outport_output[23]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 489        ; 8        ; outport_output[4]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 477        ; 8        ; outport_output[5]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 467        ; 8        ; sram_data[3]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 465        ; 8        ; sram_data[20]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 450        ; 7        ; output[25]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 442        ; 7        ; inport_input[20]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 440        ; 7        ; output[17]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 436        ; 7        ; inport_input[27]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 426        ; 7        ; inport_input[16]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 424        ; 7        ; output[27]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 418        ; 7        ; inport_input[17]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 416        ; 7        ; inport_input[19]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; inport_input[0]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 397        ; 7        ; inport_input[5]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 357        ; 6        ; address[20]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C21      ; 347        ; 6        ; address[26]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 343        ; 6        ; address[10]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; outport_output[28]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 496        ; 8        ; outport_output[1]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 479        ; 8        ; outport_output[24]                   ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 472        ; 8        ; sram_data[22]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 474        ; 8        ; sram_data[15]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 476        ; 8        ; sram_data[28]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; output[22]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 431        ; 7        ; output[24]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 428        ; 7        ; inport_input[3]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 404        ; 7        ; switchten                            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; inport_input[9]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; output[9]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; address[31]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 341        ; 6        ; address[8]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; sram_data[1]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 478        ; 8        ; outport_output[3]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 466        ; 8        ; sram_data[23]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 464        ; 8        ; sram_data[13]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; output[8]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 430        ; 7        ; inport_input[15]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 406        ; 7        ; output[19]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 390        ; 7        ; inport_input[25]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 388        ; 7        ; inport_input[13]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ; 366        ; 6        ; output[0]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; address[2]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E20      ; 355        ; 6        ; address[23]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 335        ; 6        ; sram_data[16]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 333        ; 6        ; address[19]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; outport_output[22]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; outport_output[2]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; inport_input[29]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 396        ; 7        ; inport_en                            ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; address[15]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F19      ; 353        ; 6        ; address[25]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 342        ; 6        ; address[1]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 340        ; 6        ; address[0]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 331        ; 6        ; sram_data[17]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; sram_data[10]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 328        ; 6        ; address[24]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; sram_data[14]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; outport_output[11]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; sram_data[2]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 444        ; 7        ; output[31]                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 432        ; 7        ; inport_input[30]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 420        ; 7        ; inport_input[11]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; output[26]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 372        ; 6        ; output[28]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 375        ; 6        ; inport_input[6]                      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 323        ; 6        ; sram_data[8]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 321        ; 6        ; sram_data[18]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; sram_data[6]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 446        ; 7        ; inport_input[26]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ; 434        ; 7        ; address[7]                           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 422        ; 7        ; inport_input[10]                     ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 368        ; 6        ; output[15]                           ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 370        ; 6        ; inport_input[14]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; address[30]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; inport_input[21]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 327        ; 6        ; sram_data[7]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 325        ; 6        ; address[28]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; address[21]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K15      ; 358        ; 6        ; output[5]                            ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; inport_input[7]                      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 361        ; 6        ; address[6]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 363        ; 6        ; address[29]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ; 326        ; 6        ; sram_data[21]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 324        ; 6        ; sram_data[31]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; address[17]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 346        ; 6        ; address[18]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; address[5]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L19      ; 349        ; 6        ; sram_data[25]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 351        ; 6        ; address[3]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; outport_output[7]                    ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; clk                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; address[11]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 332        ; 6        ; address[27]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; address[4]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; address[22]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 312        ; 5        ; outport_output[8]                    ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 315        ; 5        ; outport_output[27]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; address[9]                           ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 322        ; 6        ; sram_data[30]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; address[12]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 338        ; 6        ; address[14]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 339        ; 6        ; address[13]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 313        ; 5        ; outport_output[17]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 307        ; 5        ; outport_output[16]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; sram_data[0]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; outport_output[30]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 304        ; 5        ; outport_output[12]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; sram_data[29]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ; 309        ; 5        ; outport_output[31]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P20      ; 311        ; 5        ; sram_data[27]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 305        ; 5        ; outport_output[21]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 303        ; 5        ; outport_output[19]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; reset                                ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; outport_output[18]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; outport_output[14]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; sram_data[12]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; sram_data[19]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; address[16]                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ; 296        ; 5        ; sram_data[26]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 297        ; 5        ; outport_output[25]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; outport_output[26]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 300        ; 5        ; outport_output[10]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 302        ; 5        ; outport_output[29]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; sram_data[4]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; output[7]                            ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; inport_input[12]                     ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; inport_input[4]                      ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+--------------------+-------------------------------+
; Pin Name           ; Reason                        ;
+--------------------+-------------------------------+
; reset              ; Incomplete set of assignments ;
; output[0]          ; Incomplete set of assignments ;
; output[1]          ; Incomplete set of assignments ;
; output[2]          ; Incomplete set of assignments ;
; output[3]          ; Incomplete set of assignments ;
; output[4]          ; Incomplete set of assignments ;
; output[5]          ; Incomplete set of assignments ;
; output[6]          ; Incomplete set of assignments ;
; output[7]          ; Incomplete set of assignments ;
; output[8]          ; Incomplete set of assignments ;
; output[9]          ; Incomplete set of assignments ;
; output[10]         ; Incomplete set of assignments ;
; output[11]         ; Incomplete set of assignments ;
; output[12]         ; Incomplete set of assignments ;
; output[13]         ; Incomplete set of assignments ;
; output[14]         ; Incomplete set of assignments ;
; output[15]         ; Incomplete set of assignments ;
; output[16]         ; Incomplete set of assignments ;
; output[17]         ; Incomplete set of assignments ;
; output[18]         ; Incomplete set of assignments ;
; output[19]         ; Incomplete set of assignments ;
; output[20]         ; Incomplete set of assignments ;
; output[21]         ; Incomplete set of assignments ;
; output[22]         ; Incomplete set of assignments ;
; output[23]         ; Incomplete set of assignments ;
; output[24]         ; Incomplete set of assignments ;
; output[25]         ; Incomplete set of assignments ;
; output[26]         ; Incomplete set of assignments ;
; output[27]         ; Incomplete set of assignments ;
; output[28]         ; Incomplete set of assignments ;
; output[29]         ; Incomplete set of assignments ;
; output[30]         ; Incomplete set of assignments ;
; output[31]         ; Incomplete set of assignments ;
; outport_output[0]  ; Incomplete set of assignments ;
; outport_output[1]  ; Incomplete set of assignments ;
; outport_output[2]  ; Incomplete set of assignments ;
; outport_output[3]  ; Incomplete set of assignments ;
; outport_output[4]  ; Incomplete set of assignments ;
; outport_output[5]  ; Incomplete set of assignments ;
; outport_output[6]  ; Incomplete set of assignments ;
; outport_output[7]  ; Incomplete set of assignments ;
; outport_output[8]  ; Incomplete set of assignments ;
; outport_output[9]  ; Incomplete set of assignments ;
; outport_output[10] ; Incomplete set of assignments ;
; outport_output[11] ; Incomplete set of assignments ;
; outport_output[12] ; Incomplete set of assignments ;
; outport_output[13] ; Incomplete set of assignments ;
; outport_output[14] ; Incomplete set of assignments ;
; outport_output[15] ; Incomplete set of assignments ;
; outport_output[16] ; Incomplete set of assignments ;
; outport_output[17] ; Incomplete set of assignments ;
; outport_output[18] ; Incomplete set of assignments ;
; outport_output[19] ; Incomplete set of assignments ;
; outport_output[20] ; Incomplete set of assignments ;
; outport_output[21] ; Incomplete set of assignments ;
; outport_output[22] ; Incomplete set of assignments ;
; outport_output[23] ; Incomplete set of assignments ;
; outport_output[24] ; Incomplete set of assignments ;
; outport_output[25] ; Incomplete set of assignments ;
; outport_output[26] ; Incomplete set of assignments ;
; outport_output[27] ; Incomplete set of assignments ;
; outport_output[28] ; Incomplete set of assignments ;
; outport_output[29] ; Incomplete set of assignments ;
; outport_output[30] ; Incomplete set of assignments ;
; outport_output[31] ; Incomplete set of assignments ;
; clk                ; Incomplete set of assignments ;
; address[2]         ; Incomplete set of assignments ;
; address[3]         ; Incomplete set of assignments ;
; address[4]         ; Incomplete set of assignments ;
; address[0]         ; Incomplete set of assignments ;
; address[1]         ; Incomplete set of assignments ;
; address[5]         ; Incomplete set of assignments ;
; address[6]         ; Incomplete set of assignments ;
; address[7]         ; Incomplete set of assignments ;
; address[8]         ; Incomplete set of assignments ;
; address[9]         ; Incomplete set of assignments ;
; address[10]        ; Incomplete set of assignments ;
; address[11]        ; Incomplete set of assignments ;
; address[12]        ; Incomplete set of assignments ;
; address[13]        ; Incomplete set of assignments ;
; address[14]        ; Incomplete set of assignments ;
; address[15]        ; Incomplete set of assignments ;
; address[16]        ; Incomplete set of assignments ;
; address[17]        ; Incomplete set of assignments ;
; address[18]        ; Incomplete set of assignments ;
; address[19]        ; Incomplete set of assignments ;
; address[20]        ; Incomplete set of assignments ;
; address[21]        ; Incomplete set of assignments ;
; address[22]        ; Incomplete set of assignments ;
; address[23]        ; Incomplete set of assignments ;
; address[24]        ; Incomplete set of assignments ;
; address[25]        ; Incomplete set of assignments ;
; address[26]        ; Incomplete set of assignments ;
; address[27]        ; Incomplete set of assignments ;
; address[28]        ; Incomplete set of assignments ;
; address[29]        ; Incomplete set of assignments ;
; address[30]        ; Incomplete set of assignments ;
; address[31]        ; Incomplete set of assignments ;
; read_en            ; Incomplete set of assignments ;
; sram_data[0]       ; Incomplete set of assignments ;
; write_en           ; Incomplete set of assignments ;
; sram_data[1]       ; Incomplete set of assignments ;
; sram_data[2]       ; Incomplete set of assignments ;
; sram_data[3]       ; Incomplete set of assignments ;
; sram_data[4]       ; Incomplete set of assignments ;
; sram_data[5]       ; Incomplete set of assignments ;
; sram_data[6]       ; Incomplete set of assignments ;
; sram_data[7]       ; Incomplete set of assignments ;
; sram_data[8]       ; Incomplete set of assignments ;
; sram_data[9]       ; Incomplete set of assignments ;
; sram_data[10]      ; Incomplete set of assignments ;
; sram_data[11]      ; Incomplete set of assignments ;
; sram_data[12]      ; Incomplete set of assignments ;
; sram_data[13]      ; Incomplete set of assignments ;
; sram_data[14]      ; Incomplete set of assignments ;
; sram_data[15]      ; Incomplete set of assignments ;
; sram_data[16]      ; Incomplete set of assignments ;
; sram_data[17]      ; Incomplete set of assignments ;
; sram_data[18]      ; Incomplete set of assignments ;
; sram_data[19]      ; Incomplete set of assignments ;
; sram_data[20]      ; Incomplete set of assignments ;
; sram_data[21]      ; Incomplete set of assignments ;
; sram_data[22]      ; Incomplete set of assignments ;
; sram_data[23]      ; Incomplete set of assignments ;
; sram_data[24]      ; Incomplete set of assignments ;
; sram_data[25]      ; Incomplete set of assignments ;
; sram_data[26]      ; Incomplete set of assignments ;
; sram_data[27]      ; Incomplete set of assignments ;
; sram_data[28]      ; Incomplete set of assignments ;
; sram_data[29]      ; Incomplete set of assignments ;
; sram_data[30]      ; Incomplete set of assignments ;
; sram_data[31]      ; Incomplete set of assignments ;
; inport_input[0]    ; Incomplete set of assignments ;
; inport_en          ; Incomplete set of assignments ;
; switchten          ; Incomplete set of assignments ;
; inport_input[1]    ; Incomplete set of assignments ;
; inport_input[2]    ; Incomplete set of assignments ;
; inport_input[3]    ; Incomplete set of assignments ;
; inport_input[4]    ; Incomplete set of assignments ;
; inport_input[5]    ; Incomplete set of assignments ;
; inport_input[6]    ; Incomplete set of assignments ;
; inport_input[7]    ; Incomplete set of assignments ;
; inport_input[8]    ; Incomplete set of assignments ;
; inport_input[9]    ; Incomplete set of assignments ;
; inport_input[10]   ; Incomplete set of assignments ;
; inport_input[11]   ; Incomplete set of assignments ;
; inport_input[12]   ; Incomplete set of assignments ;
; inport_input[13]   ; Incomplete set of assignments ;
; inport_input[14]   ; Incomplete set of assignments ;
; inport_input[15]   ; Incomplete set of assignments ;
; inport_input[16]   ; Incomplete set of assignments ;
; inport_input[17]   ; Incomplete set of assignments ;
; inport_input[18]   ; Incomplete set of assignments ;
; inport_input[19]   ; Incomplete set of assignments ;
; inport_input[20]   ; Incomplete set of assignments ;
; inport_input[21]   ; Incomplete set of assignments ;
; inport_input[22]   ; Incomplete set of assignments ;
; inport_input[23]   ; Incomplete set of assignments ;
; inport_input[24]   ; Incomplete set of assignments ;
; inport_input[25]   ; Incomplete set of assignments ;
; inport_input[26]   ; Incomplete set of assignments ;
; inport_input[27]   ; Incomplete set of assignments ;
; inport_input[28]   ; Incomplete set of assignments ;
; inport_input[29]   ; Incomplete set of assignments ;
; inport_input[30]   ; Incomplete set of assignments ;
; inport_input[31]   ; Incomplete set of assignments ;
; reset              ; Missing location assignment   ;
; output[0]          ; Missing location assignment   ;
; output[1]          ; Missing location assignment   ;
; output[2]          ; Missing location assignment   ;
; output[3]          ; Missing location assignment   ;
; output[4]          ; Missing location assignment   ;
; output[5]          ; Missing location assignment   ;
; output[6]          ; Missing location assignment   ;
; output[7]          ; Missing location assignment   ;
; output[8]          ; Missing location assignment   ;
; output[9]          ; Missing location assignment   ;
; output[10]         ; Missing location assignment   ;
; output[11]         ; Missing location assignment   ;
; output[12]         ; Missing location assignment   ;
; output[13]         ; Missing location assignment   ;
; output[14]         ; Missing location assignment   ;
; output[15]         ; Missing location assignment   ;
; output[16]         ; Missing location assignment   ;
; output[17]         ; Missing location assignment   ;
; output[18]         ; Missing location assignment   ;
; output[19]         ; Missing location assignment   ;
; output[20]         ; Missing location assignment   ;
; output[21]         ; Missing location assignment   ;
; output[22]         ; Missing location assignment   ;
; output[23]         ; Missing location assignment   ;
; output[24]         ; Missing location assignment   ;
; output[25]         ; Missing location assignment   ;
; output[26]         ; Missing location assignment   ;
; output[27]         ; Missing location assignment   ;
; output[28]         ; Missing location assignment   ;
; output[29]         ; Missing location assignment   ;
; output[30]         ; Missing location assignment   ;
; output[31]         ; Missing location assignment   ;
; outport_output[0]  ; Missing location assignment   ;
; outport_output[1]  ; Missing location assignment   ;
; outport_output[2]  ; Missing location assignment   ;
; outport_output[3]  ; Missing location assignment   ;
; outport_output[4]  ; Missing location assignment   ;
; outport_output[5]  ; Missing location assignment   ;
; outport_output[6]  ; Missing location assignment   ;
; outport_output[7]  ; Missing location assignment   ;
; outport_output[8]  ; Missing location assignment   ;
; outport_output[9]  ; Missing location assignment   ;
; outport_output[10] ; Missing location assignment   ;
; outport_output[11] ; Missing location assignment   ;
; outport_output[12] ; Missing location assignment   ;
; outport_output[13] ; Missing location assignment   ;
; outport_output[14] ; Missing location assignment   ;
; outport_output[15] ; Missing location assignment   ;
; outport_output[16] ; Missing location assignment   ;
; outport_output[17] ; Missing location assignment   ;
; outport_output[18] ; Missing location assignment   ;
; outport_output[19] ; Missing location assignment   ;
; outport_output[20] ; Missing location assignment   ;
; outport_output[21] ; Missing location assignment   ;
; outport_output[22] ; Missing location assignment   ;
; outport_output[23] ; Missing location assignment   ;
; outport_output[24] ; Missing location assignment   ;
; outport_output[25] ; Missing location assignment   ;
; outport_output[26] ; Missing location assignment   ;
; outport_output[27] ; Missing location assignment   ;
; outport_output[28] ; Missing location assignment   ;
; outport_output[29] ; Missing location assignment   ;
; outport_output[30] ; Missing location assignment   ;
; outport_output[31] ; Missing location assignment   ;
; clk                ; Missing location assignment   ;
; address[2]         ; Missing location assignment   ;
; address[3]         ; Missing location assignment   ;
; address[4]         ; Missing location assignment   ;
; address[0]         ; Missing location assignment   ;
; address[1]         ; Missing location assignment   ;
; address[5]         ; Missing location assignment   ;
; address[6]         ; Missing location assignment   ;
; address[7]         ; Missing location assignment   ;
; address[8]         ; Missing location assignment   ;
; address[9]         ; Missing location assignment   ;
; address[10]        ; Missing location assignment   ;
; address[11]        ; Missing location assignment   ;
; address[12]        ; Missing location assignment   ;
; address[13]        ; Missing location assignment   ;
; address[14]        ; Missing location assignment   ;
; address[15]        ; Missing location assignment   ;
; address[16]        ; Missing location assignment   ;
; address[17]        ; Missing location assignment   ;
; address[18]        ; Missing location assignment   ;
; address[19]        ; Missing location assignment   ;
; address[20]        ; Missing location assignment   ;
; address[21]        ; Missing location assignment   ;
; address[22]        ; Missing location assignment   ;
; address[23]        ; Missing location assignment   ;
; address[24]        ; Missing location assignment   ;
; address[25]        ; Missing location assignment   ;
; address[26]        ; Missing location assignment   ;
; address[27]        ; Missing location assignment   ;
; address[28]        ; Missing location assignment   ;
; address[29]        ; Missing location assignment   ;
; address[30]        ; Missing location assignment   ;
; address[31]        ; Missing location assignment   ;
; read_en            ; Missing location assignment   ;
; sram_data[0]       ; Missing location assignment   ;
; write_en           ; Missing location assignment   ;
; sram_data[1]       ; Missing location assignment   ;
; sram_data[2]       ; Missing location assignment   ;
; sram_data[3]       ; Missing location assignment   ;
; sram_data[4]       ; Missing location assignment   ;
; sram_data[5]       ; Missing location assignment   ;
; sram_data[6]       ; Missing location assignment   ;
; sram_data[7]       ; Missing location assignment   ;
; sram_data[8]       ; Missing location assignment   ;
; sram_data[9]       ; Missing location assignment   ;
; sram_data[10]      ; Missing location assignment   ;
; sram_data[11]      ; Missing location assignment   ;
; sram_data[12]      ; Missing location assignment   ;
; sram_data[13]      ; Missing location assignment   ;
; sram_data[14]      ; Missing location assignment   ;
; sram_data[15]      ; Missing location assignment   ;
; sram_data[16]      ; Missing location assignment   ;
; sram_data[17]      ; Missing location assignment   ;
; sram_data[18]      ; Missing location assignment   ;
; sram_data[19]      ; Missing location assignment   ;
; sram_data[20]      ; Missing location assignment   ;
; sram_data[21]      ; Missing location assignment   ;
; sram_data[22]      ; Missing location assignment   ;
; sram_data[23]      ; Missing location assignment   ;
; sram_data[24]      ; Missing location assignment   ;
; sram_data[25]      ; Missing location assignment   ;
; sram_data[26]      ; Missing location assignment   ;
; sram_data[27]      ; Missing location assignment   ;
; sram_data[28]      ; Missing location assignment   ;
; sram_data[29]      ; Missing location assignment   ;
; sram_data[30]      ; Missing location assignment   ;
; sram_data[31]      ; Missing location assignment   ;
; inport_input[0]    ; Missing location assignment   ;
; inport_en          ; Missing location assignment   ;
; switchten          ; Missing location assignment   ;
; inport_input[1]    ; Missing location assignment   ;
; inport_input[2]    ; Missing location assignment   ;
; inport_input[3]    ; Missing location assignment   ;
; inport_input[4]    ; Missing location assignment   ;
; inport_input[5]    ; Missing location assignment   ;
; inport_input[6]    ; Missing location assignment   ;
; inport_input[7]    ; Missing location assignment   ;
; inport_input[8]    ; Missing location assignment   ;
; inport_input[9]    ; Missing location assignment   ;
; inport_input[10]   ; Missing location assignment   ;
; inport_input[11]   ; Missing location assignment   ;
; inport_input[12]   ; Missing location assignment   ;
; inport_input[13]   ; Missing location assignment   ;
; inport_input[14]   ; Missing location assignment   ;
; inport_input[15]   ; Missing location assignment   ;
; inport_input[16]   ; Missing location assignment   ;
; inport_input[17]   ; Missing location assignment   ;
; inport_input[18]   ; Missing location assignment   ;
; inport_input[19]   ; Missing location assignment   ;
; inport_input[20]   ; Missing location assignment   ;
; inport_input[21]   ; Missing location assignment   ;
; inport_input[22]   ; Missing location assignment   ;
; inport_input[23]   ; Missing location assignment   ;
; inport_input[24]   ; Missing location assignment   ;
; inport_input[25]   ; Missing location assignment   ;
; inport_input[26]   ; Missing location assignment   ;
; inport_input[27]   ; Missing location assignment   ;
; inport_input[28]   ; Missing location assignment   ;
; inport_input[29]   ; Missing location assignment   ;
; inport_input[30]   ; Missing location assignment   ;
; inport_input[31]   ; Missing location assignment   ;
+--------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |sramandio                                                                                                                              ; 391 (18)    ; 278 (0)                   ; 0 (0)         ; 8192        ; 2    ; 1          ; 0            ; 0       ; 0         ; 166  ; 0            ; 113 (18)     ; 122 (0)           ; 156 (0)          ; 0          ; |sramandio                                                                                                                                                                                                                                                                                                                                            ; sramandio                         ; work         ;
;    |SRAM:sram_mem|                                                                                                                      ; 103 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |sramandio|SRAM:sram_mem                                                                                                                                                                                                                                                                                                                              ; SRAM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 103 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_gpt3:auto_generated|                                                                                               ; 103 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 7 (0)             ; 57 (0)           ; 0          ; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_gpt3                   ; work         ;
;             |altsyncram_r5r2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1                                                                                                                                                                                                                                   ; altsyncram_r5r2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 103 (78)    ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (23)      ; 7 (7)             ; 57 (48)          ; 0          ; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; 0          ; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 142 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 19 (0)            ; 67 (0)           ; 0          ; |sramandio|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 141 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 19 (0)            ; 67 (0)           ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 141 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 19 (0)            ; 67 (0)           ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 141 (6)     ; 86 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 19 (1)            ; 67 (0)           ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 139 (0)     ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 18 (0)            ; 67 (0)           ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 139 (101)   ; 81 (53)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (44)      ; 18 (18)           ; 67 (41)          ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 9 (9)            ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |sramandio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |thirtytwobitregister:dff|                                                                                                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |sramandio|thirtytwobitregister:dff                                                                                                                                                                                                                                                                                                                   ; thirtytwobitregister              ; work         ;
;    |thirtytwobitregister:inport0|                                                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0          ; |sramandio|thirtytwobitregister:inport0                                                                                                                                                                                                                                                                                                               ; thirtytwobitregister              ; work         ;
;    |thirtytwobitregister:inport1|                                                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0          ; |sramandio|thirtytwobitregister:inport1                                                                                                                                                                                                                                                                                                               ; thirtytwobitregister              ; work         ;
;    |thirtytwobitregister:outport|                                                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0          ; |sramandio|thirtytwobitregister:outport                                                                                                                                                                                                                                                                                                               ; thirtytwobitregister              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name               ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+
; reset              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; output[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[16]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[17]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[18]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[19]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[20]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[21]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[22]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[23]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[24]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[25]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[26]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[27]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[28]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[29]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[30]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; output[31]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outport_output[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; address[2]         ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[3]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[4]         ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[0]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[1]         ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[5]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[6]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[7]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; address[8]         ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[9]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; address[10]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[11]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[12]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[13]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[14]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[15]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[16]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[17]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[18]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[19]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[20]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[21]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[22]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[23]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[24]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[25]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[26]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[27]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[28]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; address[29]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[30]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; address[31]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; read_en            ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[0]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; write_en           ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[1]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[2]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[3]       ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[4]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[5]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[6]       ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[7]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[8]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[9]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[10]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[11]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[12]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[13]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[14]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[15]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[16]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[17]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[18]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[19]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[20]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[21]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[22]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[23]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[24]      ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[25]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[26]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[27]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[28]      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; sram_data[29]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sram_data[30]      ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; sram_data[31]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[0]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_en          ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; switchten          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[1]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[2]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[3]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[4]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[5]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[6]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[7]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[8]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[9]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[10]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[11]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[12]   ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[13]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[14]   ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[15]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[16]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[17]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[18]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[19]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[20]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[21]   ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[22]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[23]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[24]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[25]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[26]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[27]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[28]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; inport_input[29]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[30]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; inport_input[31]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+--------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset                                                                                                                         ;                   ;         ;
; clk                                                                                                                           ;                   ;         ;
; address[2]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
;      - Equal1~10                                                                                                              ; 1                 ; 6       ;
;      - Equal0~0                                                                                                               ; 1                 ; 6       ;
; address[3]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
;      - Equal1~0                                                                                                               ; 0                 ; 6       ;
; address[4]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
;      - Equal1~0                                                                                                               ; 1                 ; 6       ;
; address[0]                                                                                                                    ;                   ;         ;
;      - Equal1~0                                                                                                               ; 0                 ; 6       ;
; address[1]                                                                                                                    ;                   ;         ;
;      - Equal1~0                                                                                                               ; 1                 ; 6       ;
; address[5]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
;      - Equal1~1                                                                                                               ; 0                 ; 6       ;
; address[6]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
;      - Equal1~1                                                                                                               ; 0                 ; 6       ;
; address[7]                                                                                                                    ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
;      - Equal1~1                                                                                                               ; 0                 ; 6       ;
; address[8]                                                                                                                    ;                   ;         ;
;      - Equal1~1                                                                                                               ; 0                 ; 6       ;
; address[9]                                                                                                                    ;                   ;         ;
; address[10]                                                                                                                   ;                   ;         ;
;      - Equal1~2                                                                                                               ; 0                 ; 6       ;
; address[11]                                                                                                                   ;                   ;         ;
;      - Equal1~2                                                                                                               ; 0                 ; 6       ;
; address[12]                                                                                                                   ;                   ;         ;
;      - Equal1~2                                                                                                               ; 1                 ; 6       ;
; address[13]                                                                                                                   ;                   ;         ;
;      - Equal1~3                                                                                                               ; 0                 ; 6       ;
; address[14]                                                                                                                   ;                   ;         ;
;      - Equal1~3                                                                                                               ; 0                 ; 6       ;
; address[15]                                                                                                                   ;                   ;         ;
;      - Equal1~3                                                                                                               ; 0                 ; 6       ;
; address[16]                                                                                                                   ;                   ;         ;
;      - Equal1~3                                                                                                               ; 0                 ; 6       ;
; address[17]                                                                                                                   ;                   ;         ;
;      - Equal1~5                                                                                                               ; 0                 ; 6       ;
; address[18]                                                                                                                   ;                   ;         ;
;      - Equal1~5                                                                                                               ; 0                 ; 6       ;
; address[19]                                                                                                                   ;                   ;         ;
;      - Equal1~5                                                                                                               ; 0                 ; 6       ;
; address[20]                                                                                                                   ;                   ;         ;
;      - Equal1~5                                                                                                               ; 0                 ; 6       ;
; address[21]                                                                                                                   ;                   ;         ;
;      - Equal1~6                                                                                                               ; 0                 ; 6       ;
; address[22]                                                                                                                   ;                   ;         ;
;      - Equal1~6                                                                                                               ; 0                 ; 6       ;
; address[23]                                                                                                                   ;                   ;         ;
;      - Equal1~6                                                                                                               ; 0                 ; 6       ;
; address[24]                                                                                                                   ;                   ;         ;
;      - Equal1~6                                                                                                               ; 1                 ; 6       ;
; address[25]                                                                                                                   ;                   ;         ;
;      - Equal1~8                                                                                                               ; 0                 ; 6       ;
; address[26]                                                                                                                   ;                   ;         ;
;      - Equal1~8                                                                                                               ; 0                 ; 6       ;
; address[27]                                                                                                                   ;                   ;         ;
;      - Equal1~8                                                                                                               ; 1                 ; 6       ;
; address[28]                                                                                                                   ;                   ;         ;
;      - Equal1~8                                                                                                               ; 1                 ; 6       ;
; address[29]                                                                                                                   ;                   ;         ;
;      - Equal1~9                                                                                                               ; 0                 ; 6       ;
; address[30]                                                                                                                   ;                   ;         ;
;      - Equal1~9                                                                                                               ; 0                 ; 6       ;
; address[31]                                                                                                                   ;                   ;         ;
;      - Equal1~9                                                                                                               ; 0                 ; 6       ;
; read_en                                                                                                                       ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[0]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[1]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[2]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[3]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[4]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[5]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[6]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[7]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[8]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[9]                                                                                     ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[10]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[11]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[12]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[13]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[14]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[15]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[16]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[17]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[18]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[19]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[20]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[21]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[22]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[23]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[24]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[25]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[26]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[27]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[28]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[29]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[30]                                                                                    ; 1                 ; 6       ;
;      - thirtytwobitregister:dff|sigout[31]                                                                                    ; 1                 ; 6       ;
; sram_data[0]                                                                                                                  ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
;      - thirtytwobitregister:outport|sigout[0]~feeder                                                                          ; 0                 ; 6       ;
; write_en                                                                                                                      ;                   ;         ;
;      - sram_enable_logic~0                                                                                                    ; 1                 ; 6       ;
;      - sram_en~0                                                                                                              ; 1                 ; 6       ;
; sram_data[1]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[1]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[2]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[2]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[3]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[3]~feeder                                                                          ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[4]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[4]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[5]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[5]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[6]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[6]~feeder                                                                          ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[7]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[7]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[8]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[8]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[9]                                                                                                                  ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[9]~feeder                                                                          ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[10]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[10]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[11]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[11]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[12]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[12]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[13]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[13]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[14]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[14]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[15]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[15]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 1                 ; 6       ;
; sram_data[16]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[16]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[17]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[17]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0  ; 0                 ; 6       ;
; sram_data[18]                                                                                                                 ;                   ;         ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
;      - thirtytwobitregister:outport|sigout[18]~feeder                                                                         ; 0                 ; 6       ;
; sram_data[19]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[19]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
; sram_data[20]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[20]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[21]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[21]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
; sram_data[22]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[22]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[23]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[23]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
; sram_data[24]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[24]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
; sram_data[25]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[25]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[26]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[26]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[27]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[27]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[28]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[28]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[29]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[29]~feeder                                                                         ; 0                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 0                 ; 6       ;
; sram_data[30]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[30]~feeder                                                                         ; 1                 ; 6       ;
;      - SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a18 ; 1                 ; 6       ;
; sram_data[31]                                                                                                                 ;                   ;         ;
;      - thirtytwobitregister:outport|sigout[31]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[0]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[0]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[0]~feeder                                                                          ; 1                 ; 6       ;
; inport_en                                                                                                                     ;                   ;         ;
;      - inport1_en                                                                                                             ; 1                 ; 6       ;
;      - inport0_en                                                                                                             ; 1                 ; 6       ;
; switchten                                                                                                                     ;                   ;         ;
;      - inport1_en                                                                                                             ; 0                 ; 6       ;
;      - inport0_en                                                                                                             ; 0                 ; 6       ;
; inport_input[1]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[1]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[1]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[2]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[2]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[2]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[3]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[3]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[3]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[4]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[4]~feeder                                                                          ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[4]~feeder                                                                          ; 0                 ; 6       ;
; inport_input[5]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[5]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[5]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[6]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[6]~feeder                                                                          ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[6]~feeder                                                                          ; 0                 ; 6       ;
; inport_input[7]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[7]~feeder                                                                          ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[7]~feeder                                                                          ; 0                 ; 6       ;
; inport_input[8]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[8]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[8]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[9]                                                                                                               ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[9]~feeder                                                                          ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[9]~feeder                                                                          ; 1                 ; 6       ;
; inport_input[10]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[10]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[10]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[11]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[11]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[11]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[12]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[12]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[12]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[13]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[13]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[13]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[14]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[14]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[14]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[15]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[15]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[15]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[16]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[16]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[16]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[17]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[17]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[17]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[18]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[18]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[18]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[19]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[19]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[19]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[20]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[20]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[20]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[21]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[21]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[21]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[22]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[22]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[22]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[23]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[23]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[23]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[24]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[24]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[24]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[25]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[25]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[25]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[26]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[26]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[26]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[27]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[27]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[27]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[28]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport0|sigout[28]~feeder                                                                         ; 1                 ; 6       ;
;      - thirtytwobitregister:inport1|sigout[28]~feeder                                                                         ; 1                 ; 6       ;
; inport_input[29]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[29]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[29]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[30]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[30]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[30]~feeder                                                                         ; 0                 ; 6       ;
; inport_input[31]                                                                                                              ;                   ;         ;
;      - thirtytwobitregister:inport1|sigout[31]~feeder                                                                         ; 0                 ; 6       ;
;      - thirtytwobitregister:inport0|sigout[31]~feeder                                                                         ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X77_Y35_N0  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                       ; LCCOMB_X49_Y37_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                          ; LCCOMB_X46_Y37_N2  ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                          ; LCCOMB_X49_Y37_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                          ; LCCOMB_X49_Y37_N8  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~12                                                                                                                                                                                                                               ; LCCOMB_X49_Y37_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]~2                                                                                                                                                                                                                               ; LCCOMB_X47_Y37_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~9                                                                                                                                                                                      ; LCCOMB_X50_Y38_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10                                                                                                                                                                                ; LCCOMB_X50_Y38_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                                                                                ; LCCOMB_X49_Y38_N0  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 152     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_M8             ; 130     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; inport0_en                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X63_Y47_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inport1_en                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X63_Y47_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; read_en                                                                                                                                                                                                                                                                                                                                                     ; PIN_A7             ; 34      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X46_Y39_N29     ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X47_Y38_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X46_Y38_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X47_Y38_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X46_Y38_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X46_Y37_N21     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X45_Y37_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X46_Y37_N11     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X45_Y37_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; LCCOMB_X46_Y38_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X47_Y39_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~12      ; LCCOMB_X46_Y38_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22 ; LCCOMB_X45_Y38_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23 ; LCCOMB_X45_Y38_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X45_Y39_N17     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X46_Y39_N23     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X45_Y37_N21     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X46_Y39_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X46_Y39_N11     ; 25      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X46_Y38_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram_enable_logic~0                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X77_Y35_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram_en~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X77_Y35_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                           ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X43_Y40_N0 ; 152     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; clk                          ; PIN_M8          ; 130     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+--------------------------------+----------------------+-----------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF           ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+--------------------------------+----------------------+-----------------+------------------------+----------+------------------------+---------------+
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; SRAM_INIT.mif ; M9K_X53_Y36_N0, M9K_X53_Y37_N0 ; Don't care           ; Old data        ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+--------------------------------+----------------------+-----------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ALTSYNCRAM                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;
;8;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)    ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;
;16;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)    ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;
;24;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)    ;(10100111101110000101101010011001) (-874238899) (-1481090407) (-5-8-4-7-10-5-6-7)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;
;32;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)    ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;
;40;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)    ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;
;48;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)    ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101000001110000101101010011001) (-614238899) (-1472701799) (-5-7-12-7-10-5-6-7)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;
;56;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)    ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;
;64;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)    ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;
;72;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)    ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101000100100000010101111010100) (-586268406) (-1466946604) (-5-7-6-15-13-4-2-12)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;
;80;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)    ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;
;88;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)    ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;
;96;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)    ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101000101110000101101010011001) (-574238899) (-1464313191) (-5-7-4-7-10-5-6-7)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;
;104;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)    ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;
;112;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)    ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;
;120;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)    ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101000110111100001000100111010) (-562883658) (-1461841606) (-5-7-2-1-14-14-12-6)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;
;128;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)    ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;
;136;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)    ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;
;144;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)    ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101001000100000010101111010100) (-526268406) (-1458557996) (-5-6-14-15-13-4-2-12)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;
;152;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)    ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;
;160;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)    ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;
;168;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)    ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101001000101001100110011001001) (-525147819) (-1458254647) (-5-6-14-11-3-3-3-7)   ;
;176;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)    ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;
;184;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)    ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;
;192;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)    ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;
;200;(10101001001110000101101010011001) (-514238899) (-1455924583) (-5-6-12-7-10-5-6-7)    ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)   ;
;208;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)    ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)   ;
;216;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)    ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)   ;
;224;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)    ;(10101001001000011101000111111001) (-519943359) (-1457401351) (-5-6-13-14-2-140-7)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;(00111111011101100011000111010000) (-854503872) (1064710608) (3F7631D0)   ;
;232;(00111111100001000111010011101101) (-848862237) (1065645293) (3F8474ED)    ;(00111111011101111000111001111000) (-854227422) (1064799864) (3F778E78)   ;(00111111100001000011011100111001) (-848901121) (1065629497) (3F843739)   ;(00111111011101101100001110111111) (-854392915) (1064747967) (3F76C3BF)   ;(00111111100001100101101001000111) (-848479485) (1065769543) (3F865A47)   ;(00111111010110001110101111101010) (-863768840) (1062792170) (3F58EBEA)   ;(10111111010110001110101111101010) (2095871622) (-1084691478) (-40-10-7-1-4-1-6)   ;(10111111100001100101101001000111) (2111160977) (-1081714105) (-40-7-9-10-5-11-9)   ;
;240;(10111111011101101100001110111111) (2105247547) (-1082735681) (-40-8-9-3-12-4-1)    ;(10111111100001000011011100111001) (2110739341) (-1081854151) (-40-7-11-12-8-12-7)   ;(10111111011101111000111001111000) (2105413038) (-1082683784) (-40-8-8-7-1-8-8)   ;(10111111100001000111010011101101) (2110778225) (-1081838355) (-40-7-11-8-11-1-3)   ;(10111111011101100011000111010000) (2105136588) (-1082773040) (-40-8-9-12-14-30)   ;(10111111100001011001111011001111) (2111023187) (-1081762097) (-40-7-10-6-1-3-1)   ;(10111111011100100111010111101011) (2104178623) (-1083017749) (-40-8-13-8-10-1-5)   ;(10111111100010001011110000100001) (2111841911) (-1081557983) (-40-7-7-4-3-13-15)   ;
;248;(10111111011001101100011110001010) (2101249482) (-1083783286) (-40-9-9-3-8-7-6)    ;(10111111100101101111111010000011) (2115283073) (-1080623485) (-40-6-90-1-7-13)   ;(10101001010111100001000100111010) (-502883658) (-1453452998) (-5-6-10-1-14-14-12-6)   ;(00111111100101101111111010000011) (-844357389) (1066860163) (3F96FE83)   ;(00111111011001101100011110001010) (-858390980) (1063700362) (3F66C78A)   ;(00111111100010001011110000100001) (-847798551) (1065925665) (3F88BC21)   ;(00111111011100100111010111101011) (-855461839) (1064465899) (3F7275EB)   ;(00111111100001011001111011001111) (-848617275) (1065721551) (3F859ECF)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 622 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 86 / 5,382 ( 2 % )      ;
; C4 interconnects      ; 453 / 106,704 ( < 1 % ) ;
; Direct links          ; 77 / 148,641 ( < 1 % )  ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 199 / 49,760 ( < 1 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 96 / 5,406 ( 2 % )      ;
; R4 interconnects      ; 401 / 147,764 ( < 1 % ) ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.50) ; Number of LABs  (Total = 34) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 20                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.62) ; Number of LABs  (Total = 34) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 6                            ;
; 1 Clock                            ; 26                           ;
; 1 Clock enable                     ; 11                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.53) ; Number of LABs  (Total = 34) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 4                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 4                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 11                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.03) ; Number of LABs  (Total = 34) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 7                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 3                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 6                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.88) ; Number of LABs  (Total = 34) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 3                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 170       ; 0            ; 0            ; 170       ; 170       ; 0            ; 64           ; 0            ; 0            ; 102          ; 0            ; 64           ; 102          ; 0            ; 0            ; 0            ; 64           ; 0            ; 0            ; 0            ; 0            ; 0            ; 170       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 170          ; 170          ; 170          ; 170          ; 170          ; 0         ; 170          ; 170          ; 0         ; 0         ; 170          ; 106          ; 170          ; 170          ; 68           ; 170          ; 106          ; 68           ; 170          ; 170          ; 170          ; 106          ; 170          ; 170          ; 170          ; 170          ; 170          ; 0         ; 170          ; 170          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; reset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; output[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outport_output[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; read_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; write_en            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sram_data[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_en           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switchten           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[24]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[25]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[26]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[27]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[28]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[29]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[30]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inport_input[31]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 5.7               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                             ; Destination Register                                                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a11~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a3~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a8~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a0~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a15~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a14~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a13~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a12~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a10~portb_datain_reg0  ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a9~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a7~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a6~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a5~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a4~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a2~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a1~portb_datain_reg0   ; 0.315             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.082             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a28~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a27~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a25~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a24~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a23~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a20~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a19~portb_datain_reg0  ; 0.051             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.041             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.038             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.035             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.035             ;
; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|ram_block3a31~portb_address_reg0 ; 0.035             ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 30 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "mips_cpu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 166 pins of 166 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register thirtytwobitregister:dff|sigout[0] is being clocked by clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: C:/Users/steve/source/eel4712/mini-project/components/sramandio.vhd Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 165 (unused VREF, 2.5V VCCIO, 101 input, 64 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GSENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX10_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.22 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/steve/source/eel4712/mini-project/output_files/mips_cpu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 5653 megabytes
    Info: Processing ended: Tue Nov 21 18:17:47 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/steve/source/eel4712/mini-project/output_files/mips_cpu.fit.smsg.


