	(primitive_def OLOGICE3 33 76
		(pin CLK CLK input)
		(pin REV REV input)
		(pin SR SR input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D8 D8 input)
		(pin D7 D7 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin OFB OFB output)
		(pin TFB TFB output)
		(pin CLKB CLKB input)
		(pin CLKDIVB CLKDIVB input)
		(pin CLKDIVF CLKDIVF input)
		(pin CLKDIVFB CLKDIVFB input)
		(pin IOCLKGLITCH IOCLKGLITCH output)
		(pin TBYTEIN TBYTEIN input)
		(pin TBYTEOUT TBYTEOUT output)
		(element TDDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element ODDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element TFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element OUTFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element TMUX 3
			(pin OUT output)
			(pin T1 input)
			(pin TFF input)
			(cfg T1 TFF)
			(conn TMUX OUT ==> TQUSED 0)
			(conn TMUX OUT ==> TFBUSED 0)
			(conn TMUX T1 <== T1USED OUT)
			(conn TMUX TFF <== TFF Q)
		)
		(element OMUX 3
			(pin OUT output)
			(pin D1 input)
			(pin OUTFF input)
			(cfg D1 OUTFF)
			(conn OMUX OUT ==> OQUSED 0)
			(conn OMUX OUT ==> MISR D)
			(conn OMUX OUT ==> OFBUSED 0)
			(conn OMUX D1 <== O1USED OUT)
			(conn OMUX OUTFF <== OUTFF Q)
		)
		(element TFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn TFF Q ==> TMUX TFF)
			(conn TFF CK <== CLKINV OUT)
			(conn TFF CE <== TCEUSED OUT)
			(conn TFF D1 <== T1INV OUT)
			(conn TFF D2 <== T2INV OUT)
			(conn TFF SR <== TSRUSED OUT)
			(conn TFF REV <== TREVUSED OUT)
		)
		(element TCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TCEUSED OUT ==> TFF CE)
			(conn TCEUSED 0 <== TCE TCE)
		)
		(element OCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OCEUSED OUT ==> OUTFF CE)
			(conn OCEUSED 0 <== OCE OCE)
		)
		(element T1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T1USED OUT ==> TMUX T1)
			(conn T1USED 0 <== T1INV OUT)
		)
		(element O1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn O1USED OUT ==> OMUX D1)
			(conn O1USED 0 <== D1INV OUT)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== TQUSED OUT)
		)
		(element TQUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TQUSED OUT ==> TQ TQ)
			(conn TQUSED 0 <== TMUX OUT)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OQUSED OUT)
		)
		(element OQUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OQUSED OUT ==> OQ OQ)
			(conn OQUSED 0 <== OMUX OUT)
		)
		(element SRVAL_OQ 0
			(cfg 0 1)
		)
		(element INIT_OQ 0
			(cfg 0 1)
		)
		(element SRVAL_TQ 0
			(cfg 0 1)
		)
		(element INIT_TQ 0
			(cfg 0 1)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1)
			(conn T1 T1 ==> T1INV T1_B)
		)
		(element T1INV 3
			(pin OUT output)
			(pin T1 input)
			(pin T1_B input)
			(cfg T1 T1_B)
			(conn T1INV OUT ==> TFF D1)
			(conn T1INV OUT ==> T1USED 0)
			(conn T1INV T1 <== T1 T1)
			(conn T1INV T1_B <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2)
			(conn T2 T2 ==> T2INV T2_B)
		)
		(element T2INV 3
			(pin OUT output)
			(pin T2 input)
			(pin T2_B input)
			(cfg T2 T2_B)
			(conn T2INV OUT ==> TFF D2)
			(conn T2INV T2 <== T2 T2)
			(conn T2INV T2_B <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEUSED 0)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> TFF CK)
			(conn CLKINV OUT ==> OUTFF CK)
			(conn CLKINV OUT ==> MISR CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element SRTYPE_TQ 0
			(cfg SYNC ASYNC)
		)
		(element TSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TSRUSED OUT ==> TFF SR)
			(conn TSRUSED 0 <== SR SR)
		)
		(element TREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TREVUSED OUT ==> TFF REV)
			(conn TREVUSED 0 <== REV REV)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element OREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OREVUSED OUT ==> OUTFF REV)
			(conn OREVUSED 0 <== REV REV)
		)
		(element OSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OSRUSED OUT ==> OUTFF SR)
			(conn OSRUSED 0 <== SR SR)
		)
		(element SRTYPE_OQ 0
			(cfg SYNC ASYNC)
		)
		(element OUTFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn OUTFF Q ==> OMUX OUTFF)
			(conn OUTFF CK <== CLKINV OUT)
			(conn OUTFF CE <== OCEUSED OUT)
			(conn OUTFF D1 <== D1INV OUT)
			(conn OUTFF D2 <== D2INV OUT)
			(conn OUTFF SR <== OSRUSED OUT)
			(conn OUTFF REV <== OREVUSED OUT)
		)
		(element D1INV 3
			(pin OUT output)
			(pin D1 input)
			(pin D1_B input)
			(cfg D1 D1_B)
			(conn D1INV OUT ==> O1USED 0)
			(conn D1INV OUT ==> OUTFF D1)
			(conn D1INV D1 <== D1 D1)
			(conn D1INV D1_B <== D1 D1)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1INV D1)
			(conn D1 D1 ==> D1INV D1_B)
		)
		(element D2INV 3
			(pin OUT output)
			(pin D2 input)
			(pin D2_B input)
			(cfg D2 D2_B)
			(conn D2INV OUT ==> OUTFF D2)
			(conn D2INV D2 <== D2 D2)
			(conn D2INV D2_B <== D2 D2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEUSED 0)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2INV D2)
			(conn D2 D2 ==> D2INV D2_B)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> TSRUSED 0)
			(conn SR SR ==> OSRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> TREVUSED 0)
			(conn REV REV ==> OREVUSED 0)
		)
		(element MISR_ENABLE_FDBK 0
			(cfg FALSE TRUE)
		)
		(element MISR_CLK_SELECT 0
			(cfg CLK2 CLK1)
		)
		(element MISR_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element MISR 2 # BEL
			(pin CLK input)
			(pin D input)
			(conn MISR CLK <== CLKINV OUT)
			(conn MISR D <== OMUX OUT)
		)
		(element OFB 1
			(pin OFB input)
			(conn OFB OFB <== OFBUSED OUT)
		)
		(element OFBUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OFBUSED OUT ==> OFB OFB)
			(conn OFBUSED 0 <== OMUX OUT)
		)
		(element TFB 1
			(pin TFB input)
			(conn TFB TFB <== TFBUSED OUT)
		)
		(element TFBUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TFBUSED OUT ==> TFB TFB)
			(conn TFBUSED 0 <== TMUX OUT)
		)
		(element T4 1
			(pin T4 output)
		)
		(element T3 1
			(pin T3 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element D8 1
			(pin D8 output)
		)
		(element D7 1
			(pin D7 output)
		)
		(element D6 1
			(pin D6 output)
		)
		(element D5 1
			(pin D5 output)
		)
		(element D4 1
			(pin D4 output)
		)
		(element D3 1
			(pin D3 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element CLKB 1
			(pin CLKB output)
		)
		(element CLKDIVB 1
			(pin CLKDIVB output)
		)
		(element CLKDIVF 1
			(pin CLKDIVF output)
		)
		(element IOCLKGLITCH 1
			(pin IOCLKGLITCH input)
		)
		(element CLKDIVFB 1
			(pin CLKDIVFB output)
		)
		(element PLH_TEST 0
			(cfg TRUE FALSE)
		)
		(element PLH_INIT_TEST 0
			(cfg 00 11)
		)
		(element TBYTEIN 1
			(pin TBYTEIN output)
		)
		(element TBYTEOUT 1
			(pin TBYTEOUT input)
		)
		(element _ROUTETHROUGH-D1-OFB 2
			(pin D1 input)
			(pin OFB output)
		)
		(element _ROUTETHROUGH-D1-OQ 2
			(pin D1 input)
			(pin OQ output)
		)
		(element _ROUTETHROUGH-OQ-OFB 2
			(pin OQ input)
			(pin OFB output)
		)
		(element _ROUTETHROUGH-T1-TFB 2
			(pin T1 input)
			(pin TFB output)
		)
		(element _ROUTETHROUGH-T1-TQ 2
			(pin T1 input)
			(pin TQ output)
		)
		(element _ROUTETHROUGH-TQ-TFB 2
			(pin TQ input)
			(pin TFB output)
		)
	)
