# Input Clock and Reset
set_property PACKAGE_PIN E22 [get_ports rst_i]
set_property PACKAGE_PIN D19 [get_ports clk_i]

set_property IOSTANDARD LVCMOS18 [get_ports rst_i]
set_property IOSTANDARD LVDS [get_ports clk_i]

create_clock -period 5.000 -name clk_i -waveform {0.000 2.500} [get_ports clk_i]

set_property PACKAGE_PIN AA20 [get_ports {blur_o[15]}]
set_property PACKAGE_PIN AA22 [get_ports {blur_o[14]}]
set_property PACKAGE_PIN AA19 [get_ports {blur_o[13]}]
set_property PACKAGE_PIN AA18 [get_ports {blur_o[12]}]
set_property PACKAGE_PIN AA17 [get_ports {blur_o[11]}]
set_property PACKAGE_PIN AA23 [get_ports {blur_o[10]}]
set_property PACKAGE_PIN AA24 [get_ports {blur_o[9]}]
set_property PACKAGE_PIN AA25 [get_ports {blur_o[8]}]
set_property PACKAGE_PIN E16 [get_ports {blur_o[7]}]
set_property PACKAGE_PIN E17 [get_ports {blur_o[6]}]
set_property PACKAGE_PIN E18 [get_ports {blur_o[5]}]
set_property PACKAGE_PIN E23 [get_ports {blur_o[4]}]
set_property PACKAGE_PIN F9 [get_ports {blur_o[3]}]
set_property PACKAGE_PIN F8 [get_ports {blur_o[2]}]
set_property PACKAGE_PIN F14 [get_ports {blur_o[1]}]
set_property PACKAGE_PIN F17 [get_ports {blur_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {blur_o[0]}]
set_property PACKAGE_PIN AC12 [get_ports {pixel_i[23]}]
set_property PACKAGE_PIN AC11 [get_ports {pixel_i[22]}]
set_property PACKAGE_PIN AD11 [get_ports {pixel_i[21]}]
set_property PACKAGE_PIN AE11 [get_ports {pixel_i[20]}]
set_property PACKAGE_PIN AC9 [get_ports {pixel_i[19]}]
set_property PACKAGE_PIN AD9 [get_ports {pixel_i[18]}]
set_property PACKAGE_PIN AE10 [get_ports {pixel_i[17]}]
set_property PACKAGE_PIN AF10 [get_ports {pixel_i[16]}]
set_property PACKAGE_PIN AC8 [get_ports {pixel_i[15]}]
set_property PACKAGE_PIN AD8 [get_ports {pixel_i[14]}]
set_property PACKAGE_PIN AB10 [get_ports {pixel_i[13]}]
set_property PACKAGE_PIN AB9 [get_ports {pixel_i[12]}]
set_property PACKAGE_PIN AA10 [get_ports {pixel_i[11]}]
set_property PACKAGE_PIN AA9 [get_ports {pixel_i[10]}]
set_property PACKAGE_PIN Y8 [get_ports {pixel_i[9]}]
set_property PACKAGE_PIN AA8 [get_ports {pixel_i[8]}]
set_property PACKAGE_PIN W9 [get_ports {pixel_i[7]}]
set_property PACKAGE_PIN W8 [get_ports {pixel_i[6]}]
set_property PACKAGE_PIN AC14 [get_ports {pixel_i[5]}]
set_property PACKAGE_PIN AC13 [get_ports {pixel_i[4]}]
set_property PACKAGE_PIN AD14 [get_ports {pixel_i[3]}]
set_property PACKAGE_PIN AD13 [get_ports {pixel_i[2]}]
set_property PACKAGE_PIN AB12 [get_ports {pixel_i[1]}]
set_property PACKAGE_PIN AB11 [get_ports {pixel_i[0]}]
set_property PACKAGE_PIN W11 [get_ports valid_i]
set_property PACKAGE_PIN W10 [get_ports valid_o]
set_property IOSTANDARD LVCMOS18 [get_ports valid_i]
set_property IOSTANDARD LVCMOS18 [get_ports valid_o]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pixel_i[0]}]
