// Seed: 1519027388
module module_0 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5
    , id_13,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri1 id_9
    , id_14,
    input tri0 id_10,
    input supply1 id_11
);
  assign id_9 = id_13;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    output wand id_6,
    output wire id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10
);
  logic id_12;
  ;
  wire id_13;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_9,
      id_10,
      id_10,
      id_6,
      id_5,
      id_0
  );
  wire id_14;
endmodule
