

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug 11 21:27:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13531|  13531|  13531|  13531|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_INPUT_LOOP          |   791|   791|         9|          1|          1|   784|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |  1500|  1500|         2|          1|          1|  1500|    yes   |
        |- Dense_Loop_Flat_Loop  |   300|   300|         2|          1|          1|   300|    yes   |
        |- D3                    |    30|    30|         3|          -|          -|    10|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 3
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 2, States = { 24 25 }
  Pipeline-2 : II = 1, D = 2, States = { 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 26 25 
25 --> 24 
26 --> 27 
27 --> 29 28 
28 --> 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:117]   --->   Operation 34 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_V = alloca [100 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 38 'alloca' 'conv_1_input_0_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 39 'alloca' 'conv_1_input_0_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 40 'alloca' 'conv_1_input_0_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 41 'alloca' 'conv_1_input_1_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 42 'alloca' 'conv_1_input_1_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 43 'alloca' 'conv_1_input_1_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_V = alloca [90 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_2_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_2_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_V = alloca [81 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_2_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_1_out_0_V = alloca [1352 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 47 'alloca' 'conv_1_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_1_out_0_V_addr = getelementptr [1352 x i14]* %conv_1_out_0_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 48 'getelementptr' 'conv_1_out_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_out_1_V = alloca [1352 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 49 'alloca' 'conv_1_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_out_2_V = alloca [1352 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 50 'alloca' 'conv_1_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 51 'alloca' 'max_pool_1_out_0_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_1 = getelementptr [25 x i14]* %max_pool_1_out_0_0, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 52 'getelementptr' 'max_pool_1_out_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_2 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 53 'alloca' 'max_pool_1_out_0_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_3 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 54 'alloca' 'max_pool_1_out_0_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_4 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 55 'alloca' 'max_pool_1_out_0_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_5 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 56 'alloca' 'max_pool_1_out_0_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_0_6 = alloca [25 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 57 'alloca' 'max_pool_1_out_0_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 58 'alloca' 'max_pool_1_out_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1_1 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 59 'alloca' 'max_pool_1_out_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1_2 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 60 'alloca' 'max_pool_1_out_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1_3 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 61 'alloca' 'max_pool_1_out_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1_4 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 62 'alloca' 'max_pool_1_out_0_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_1_5 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 63 'alloca' 'max_pool_1_out_0_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 64 'alloca' 'max_pool_1_out_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2_1 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 65 'alloca' 'max_pool_1_out_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2_2 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 66 'alloca' 'max_pool_1_out_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2_3 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 67 'alloca' 'max_pool_1_out_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2_4 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 68 'alloca' 'max_pool_1_out_0_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_2_5 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 69 'alloca' 'max_pool_1_out_0_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 70 'alloca' 'max_pool_1_out_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0_1 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 71 'alloca' 'max_pool_1_out_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0_2 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 72 'alloca' 'max_pool_1_out_1_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0_3 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 73 'alloca' 'max_pool_1_out_1_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0_4 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 74 'alloca' 'max_pool_1_out_1_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_0_5 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 75 'alloca' 'max_pool_1_out_1_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 76 'alloca' 'max_pool_1_out_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 77 'alloca' 'max_pool_1_out_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 78 'alloca' 'max_pool_1_out_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1_3 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 79 'alloca' 'max_pool_1_out_1_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1_4 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 80 'alloca' 'max_pool_1_out_1_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_1_5 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 81 'alloca' 'max_pool_1_out_1_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 82 'alloca' 'max_pool_1_out_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 83 'alloca' 'max_pool_1_out_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 84 'alloca' 'max_pool_1_out_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2_3 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 85 'alloca' 'max_pool_1_out_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2_4 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 86 'alloca' 'max_pool_1_out_1_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_2_5 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 87 'alloca' 'max_pool_1_out_1_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 88 'alloca' 'max_pool_1_out_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0_1 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 89 'alloca' 'max_pool_1_out_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0_2 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 90 'alloca' 'max_pool_1_out_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0_3 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 91 'alloca' 'max_pool_1_out_2_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0_4 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 92 'alloca' 'max_pool_1_out_2_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_0_5 = alloca [20 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 93 'alloca' 'max_pool_1_out_2_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 94 'alloca' 'max_pool_1_out_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 95 'alloca' 'max_pool_1_out_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 96 'alloca' 'max_pool_1_out_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1_3 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 97 'alloca' 'max_pool_1_out_2_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1_4 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 98 'alloca' 'max_pool_1_out_2_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_1_5 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 99 'alloca' 'max_pool_1_out_2_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 100 'alloca' 'max_pool_1_out_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2_1 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 101 'alloca' 'max_pool_1_out_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2_2 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 102 'alloca' 'max_pool_1_out_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2_3 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 103 'alloca' 'max_pool_1_out_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2_4 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 104 'alloca' 'max_pool_1_out_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_2_5 = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 105 'alloca' 'max_pool_1_out_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 106 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 107 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 108 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 109 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%flat_array_0_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 110 'alloca' 'flat_array_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%flat_array_1_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 111 'alloca' 'flat_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%flat_array_2_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 112 'alloca' 'flat_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%flat_array_3_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 113 'alloca' 'flat_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%flat_array_4_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 114 'alloca' 'flat_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%flat_array_5_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 115 'alloca' 'flat_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%flat_array_6_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 116 'alloca' 'flat_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%flat_array_7_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 117 'alloca' 'flat_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%flat_array_8_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 118 'alloca' 'flat_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%flat_array_9_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 119 'alloca' 'flat_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%flat_array_10_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 120 'alloca' 'flat_array_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%flat_array_11_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 121 'alloca' 'flat_array_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%flat_array_12_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 122 'alloca' 'flat_array_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%flat_array_13_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 123 'alloca' 'flat_array_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%flat_array_14_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 124 'alloca' 'flat_array_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%flat_array_15_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 125 'alloca' 'flat_array_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%flat_array_16_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 126 'alloca' 'flat_array_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%flat_array_17_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 127 'alloca' 'flat_array_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%flat_array_18_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 128 'alloca' 'flat_array_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%flat_array_19_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 129 'alloca' 'flat_array_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%flat_array_20_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 130 'alloca' 'flat_array_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%flat_array_21_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 131 'alloca' 'flat_array_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%flat_array_22_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 132 'alloca' 'flat_array_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%flat_array_23_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 133 'alloca' 'flat_array_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%flat_array_24_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 134 'alloca' 'flat_array_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 135 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 136 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 137 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 138 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.19>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln23, %INPUT_LOOP_end ]" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 139 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %select_ln23, %INPUT_LOOP_end ]" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 140 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln28_2, %INPUT_LOOP_end ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 141 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ 0, %0 ], [ %add_ln28, %INPUT_LOOP_end ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 142 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %INPUT_LOOP_end ]"   --->   Operation 143 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp eq i10 %indvar_flatten, -240" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 144 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (1.73ns)   --->   "%add_ln23 = add i10 %indvar_flatten, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 145 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %INPUT_LOOP_begin" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.78ns)   --->   "%i = add i5 1, %i_0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 147 'add' 'i' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 28, %ix_in_0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 148 'add' 'add_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 149 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.68ns)   --->   "%select_ln28 = select i1 %icmp_ln25, i10 %add_ln28_1, i10 %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 150 'select' 'select_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.21ns)   --->   "%select_ln28_1 = select i1 %icmp_ln25, i5 0, i5 %j_0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 151 'select' 'select_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.21ns)   --->   "%select_ln28_2 = select i1 %icmp_ln25, i5 %i, i5 %i_0" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 152 'select' 'select_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [9/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 153 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.68ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i10 %add_ln28_1, i10 %ix_in_0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 154 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21306) nounwind" [cnn_ap_lp/cnn.cpp:26]   --->   Operation 155 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 156 [9/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 156 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %select_ln28, 1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 157 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21306, i32 %tmp) nounwind" [cnn_ap_lp/cnn.cpp:29]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.78ns)   --->   "%j = add i5 %select_ln28_1, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 159 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 160 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 161 [8/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 161 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [8/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 162 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 163 [7/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 163 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [7/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 164 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 165 [6/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 165 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [6/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 166 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 167 [5/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 167 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [5/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 168 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 169 [4/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 169 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %select_ln28 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 170 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 171 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 172 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 172 'load' 'cnn_input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 173 [4/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 173 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.69>
ST_8 : Operation 174 [3/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 174 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 175 'load' 'cnn_input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 176 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 176 'fpext' 'd_assign' <Predicate = (!icmp_ln23)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 177 [3/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 177 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.6>
ST_9 : Operation 178 [2/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 178 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 179 'fpext' 'd_assign' <Predicate = (!icmp_ln23)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 180 'bitcast' 'ireg_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 181 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 182 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 183 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 184 'zext' 'zext_ln461' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 185 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 186 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_30 = zext i53 %tmp_s to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 187 'zext' 'p_Result_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_30" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 188 'sub' 'man_V_1' <Predicate = (!icmp_ln23)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_29, i54 %man_V_1, i54 %p_Result_30" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 189 'select' 'man_V_2' <Predicate = (!icmp_ln23)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 190 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln23)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 191 'sub' 'F2' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 192 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln23)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 193 'add' 'add_ln581' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 194 'sub' 'sub_ln581' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 195 'select' 'sh_amt' <Predicate = (!icmp_ln23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 196 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln23)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 197 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 198 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln23)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 199 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln23)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 200 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 201 'bitselect' 'tmp_41' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_41, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 202 'select' 'select_ln588' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 203 'xor' 'xor_ln571' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 204 'and' 'and_ln582' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i14 %trunc_ln583, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 205 'select' 'select_ln582' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 206 'or' 'or_ln582' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 207 'xor' 'xor_ln582' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 208 'and' 'and_ln581' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 209 'xor' 'xor_ln585' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 210 'and' 'and_ln585' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i14 %select_ln588, i14 %select_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 211 'select' 'select_ln585' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 212 'or' 'or_ln581' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 213 'xor' 'xor_ln581' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 214 'and' 'and_ln603' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [2/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 215 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.6>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_INPUT_LOOP_str)"   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_57' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 218 [1/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %select_ln28_2, 3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 218 'urem' 'urem_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %urem_ln28 to i3" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 219 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln28_2 to i12" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 220 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i12 43, %zext_ln28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 221 'mul' 'mul_ln28' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln203_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28, i32 7, i32 11)" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 222 'partselect' 'zext_ln203_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %zext_ln203_mid2_v to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 223 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln203_mid2_v, i3 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 224 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_143 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln203_mid2_v, i1 false)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 225 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln203_34 = zext i6 %tmp_143 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 226 'zext' 'zext_ln203_34' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_14 = add i8 %zext_ln203_34, %tmp_142" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 227 'add' 'add_ln203_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_15 = add i8 %zext_ln203, %tmp_142" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 228 'add' 'add_ln203_15' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str21306) nounwind" [cnn_ap_lp/cnn.cpp:26]   --->   Operation 229 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11305) nounwind" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 230 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 231 'sext' 'sext_ln581' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 232 'zext' 'zext_ln586' <Predicate = (!icmp_ln23 & !and_ln603)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 233 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln23 & !and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 234 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln23 & !and_ln603)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 235 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln23 & and_ln603)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 236 'shl' 'shl_ln604' <Predicate = (!icmp_ln23 & and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 237 'and' 'and_ln585_1' <Predicate = (!icmp_ln23 & !and_ln603)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i14 %trunc_ln586, i14 %select_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 238 'select' 'select_ln585_1' <Predicate = (!icmp_ln23 & !and_ln603)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (3.77ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 239 'select' 'select_ln603' <Predicate = (!icmp_ln23)> <Delay = 3.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 240 [1/9] (3.20ns)   --->   "%urem_ln203_2 = urem i5 %select_ln28_1, 3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 240 'urem' 'urem_ln203_2' <Predicate = (!icmp_ln23)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %urem_ln203_2 to i3" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 241 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln203_35 = zext i5 %select_ln28_1 to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 242 'zext' 'zext_ln203_35' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (3.74ns)   --->   "%mul_ln203 = mul i12 43, %zext_ln203_35" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 243 'mul' 'mul_ln203' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_42 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln203, i32 7, i32 11)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 244 'partselect' 'tmp_42' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln203_36 = zext i5 %tmp_42 to i8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 245 'zext' 'zext_ln203_36' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203_16 = add i8 %add_ln203_14, %zext_ln203_36" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 246 'add' 'add_ln203_16' <Predicate = (!icmp_ln23)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln203_37 = zext i8 %add_ln203_16 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 247 'zext' 'zext_ln203_37' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%conv_1_input_0_0_V_1 = getelementptr [100 x i14]* %conv_1_input_0_0_V, i64 0, i64 %zext_ln203_37" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 248 'getelementptr' 'conv_1_input_0_0_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203_17 = add i8 %add_ln203_15, %zext_ln203_36" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 249 'add' 'add_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln203_38 = zext i8 %add_ln203_17 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 250 'zext' 'zext_ln203_38' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%conv_1_input_0_1_V_1 = getelementptr [90 x i14]* %conv_1_input_0_1_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 251 'getelementptr' 'conv_1_input_0_1_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%conv_1_input_0_2_V_1 = getelementptr [90 x i14]* %conv_1_input_0_2_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 252 'getelementptr' 'conv_1_input_0_2_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%conv_1_input_1_0_V_1 = getelementptr [90 x i14]* %conv_1_input_1_0_V, i64 0, i64 %zext_ln203_37" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 253 'getelementptr' 'conv_1_input_1_0_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%conv_1_input_1_1_V_1 = getelementptr [81 x i14]* %conv_1_input_1_1_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 254 'getelementptr' 'conv_1_input_1_1_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%conv_1_input_1_2_V_1 = getelementptr [81 x i14]* %conv_1_input_1_2_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 255 'getelementptr' 'conv_1_input_1_2_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%conv_1_input_2_0_V_1 = getelementptr [90 x i14]* %conv_1_input_2_0_V, i64 0, i64 %zext_ln203_37" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 256 'getelementptr' 'conv_1_input_2_0_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%conv_1_input_2_1_V_1 = getelementptr [81 x i14]* %conv_1_input_2_1_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 257 'getelementptr' 'conv_1_input_2_1_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%conv_1_input_2_2_V_1 = getelementptr [81 x i14]* %conv_1_input_2_2_V, i64 0, i64 %zext_ln203_38" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 258 'getelementptr' 'conv_1_input_2_2_V_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 259 'switch' <Predicate = (!icmp_ln23)> <Delay = 1.13>
ST_10 : Operation 260 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 260 'switch' <Predicate = (trunc_ln28 == 1)> <Delay = 1.13>
ST_10 : Operation 261 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 261 'store' <Predicate = (trunc_ln28 == 1 & trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "br label %branch161" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 262 'br' <Predicate = (trunc_ln28 == 1 & trunc_ln203 == 1)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 263 'store' <Predicate = (trunc_ln28 == 1 & trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "br label %branch161" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 264 'br' <Predicate = (trunc_ln28 == 1 & trunc_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 265 'store' <Predicate = (trunc_ln28 == 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "br label %branch161" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 266 'br' <Predicate = (trunc_ln28 == 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "br label %INPUT_LOOP_end" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 267 'br' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 268 'switch' <Predicate = (trunc_ln28 == 0)> <Delay = 1.13>
ST_10 : Operation 269 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 269 'store' <Predicate = (trunc_ln28 == 0 & trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "br label %branch055" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 270 'br' <Predicate = (trunc_ln28 == 0 & trunc_ln203 == 1)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 271 'store' <Predicate = (trunc_ln28 == 0 & trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "br label %branch055" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 272 'br' <Predicate = (trunc_ln28 == 0 & trunc_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 273 'store' <Predicate = (trunc_ln28 == 0 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "br label %branch055" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 274 'br' <Predicate = (trunc_ln28 == 0 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "br label %INPUT_LOOP_end" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 275 'br' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 276 'switch' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.13>
ST_10 : Operation 277 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_1_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 277 'store' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "br label %branch268" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 278 'br' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 == 1)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_0_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 279 'store' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "br label %branch268" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 280 'br' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (3.25ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_2_V_1, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 281 'store' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "br label %branch268" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 282 'br' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "br label %INPUT_LOOP_end" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 283 'br' <Predicate = (trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.25>
ST_11 : Operation 284 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_0_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 284 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 285 [1/1] (2.32ns)   --->   "store i14 0, i14* %max_pool_1_out_0_0_1, align 16" [cnn_ap_lp/cnn.cpp:46]   --->   Operation 285 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 286 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:60]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 287 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:74]   --->   Operation 287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 288 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 288 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 289 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([100 x i14]* %conv_1_input_0_0_V, [90 x i14]* %conv_1_input_0_1_V, [90 x i14]* %conv_1_input_0_2_V, [90 x i14]* %conv_1_input_1_0_V, [81 x i14]* %conv_1_input_1_1_V, [81 x i14]* %conv_1_input_1_2_V, [90 x i14]* %conv_1_input_2_0_V, [81 x i14]* %conv_1_input_2_1_V, [81 x i14]* %conv_1_input_2_2_V, [1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 289 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 290 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V, [25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5) nounwind" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 290 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 291 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1352 x i14]* %conv_1_out_0_V, [1352 x i14]* %conv_1_out_1_V, [1352 x i14]* %conv_1_out_2_V, [25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5) nounwind" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 291 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 292 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:61]   --->   Operation 292 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 293 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([25 x i14]* %max_pool_1_out_0_0, [25 x i14]* %max_pool_1_out_0_0_2, [25 x i14]* %max_pool_1_out_0_0_3, [25 x i14]* %max_pool_1_out_0_0_4, [25 x i14]* %max_pool_1_out_0_0_5, [25 x i14]* %max_pool_1_out_0_0_6, [20 x i14]* %max_pool_1_out_0_1, [20 x i14]* %max_pool_1_out_0_1_1, [20 x i14]* %max_pool_1_out_0_1_2, [20 x i14]* %max_pool_1_out_0_1_3, [20 x i14]* %max_pool_1_out_0_1_4, [20 x i14]* %max_pool_1_out_0_1_5, [20 x i14]* %max_pool_1_out_0_2, [20 x i14]* %max_pool_1_out_0_2_1, [20 x i14]* %max_pool_1_out_0_2_2, [20 x i14]* %max_pool_1_out_0_2_3, [20 x i14]* %max_pool_1_out_0_2_4, [20 x i14]* %max_pool_1_out_0_2_5, [20 x i14]* %max_pool_1_out_1_0, [20 x i14]* %max_pool_1_out_1_0_1, [20 x i14]* %max_pool_1_out_1_0_2, [20 x i14]* %max_pool_1_out_1_0_3, [20 x i14]* %max_pool_1_out_1_0_4, [20 x i14]* %max_pool_1_out_1_0_5, [16 x i14]* %max_pool_1_out_1_1, [16 x i14]* %max_pool_1_out_1_1_1, [16 x i14]* %max_pool_1_out_1_1_2, [16 x i14]* %max_pool_1_out_1_1_3, [16 x i14]* %max_pool_1_out_1_1_4, [16 x i14]* %max_pool_1_out_1_1_5, [16 x i14]* %max_pool_1_out_1_2, [16 x i14]* %max_pool_1_out_1_2_1, [16 x i14]* %max_pool_1_out_1_2_2, [16 x i14]* %max_pool_1_out_1_2_3, [16 x i14]* %max_pool_1_out_1_2_4, [16 x i14]* %max_pool_1_out_1_2_5, [20 x i14]* %max_pool_1_out_2_0, [20 x i14]* %max_pool_1_out_2_0_1, [20 x i14]* %max_pool_1_out_2_0_2, [20 x i14]* %max_pool_1_out_2_0_3, [20 x i14]* %max_pool_1_out_2_0_4, [20 x i14]* %max_pool_1_out_2_0_5, [16 x i14]* %max_pool_1_out_2_1, [16 x i14]* %max_pool_1_out_2_1_1, [16 x i14]* %max_pool_1_out_2_1_2, [16 x i14]* %max_pool_1_out_2_1_3, [16 x i14]* %max_pool_1_out_2_1_4, [16 x i14]* %max_pool_1_out_2_1_5, [16 x i14]* %max_pool_1_out_2_2, [16 x i14]* %max_pool_1_out_2_2_1, [16 x i14]* %max_pool_1_out_2_2_2, [16 x i14]* %max_pool_1_out_2_2_3, [16 x i14]* %max_pool_1_out_2_2_4, [16 x i14]* %max_pool_1_out_2_2_5, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:61]   --->   Operation 293 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 0.00>
ST_18 : Operation 294 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:75]   --->   Operation 294 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 2.32>
ST_19 : Operation 295 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:75]   --->   Operation 295 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [16 x i14]* %flat_array_0_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 296 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (2.32ns)   --->   "store i14 0, i14* %flat_array_0_V_addr, align 16" [cnn_ap_lp/cnn.cpp:88]   --->   Operation 297 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 11> <Delay = 0.00>
ST_20 : Operation 298 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind" [cnn_ap_lp/cnn.cpp:89]   --->   Operation 298 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 2.32>
ST_21 : Operation 299 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind" [cnn_ap_lp/cnn.cpp:89]   --->   Operation 299 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 300 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:98]   --->   Operation 301 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 13> <Delay = 0.00>
ST_22 : Operation 302 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:99]   --->   Operation 302 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 14> <Delay = 2.32>
ST_23 : Operation 303 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:99]   --->   Operation 303 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 304 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:107]   --->   Operation 305 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 306 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 306 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 15> <Delay = 10.0>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i11 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %add_ln9, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 307 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %select_ln14_1, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 308 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i14 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %sum_V, %ifFalse ]"   --->   Operation 309 'phi' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %j_1, %ifFalse ]"   --->   Operation 310 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten7, -548" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 311 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten7, 1" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 312 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_2.exit, label %FLAT_LOOP" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_0_i, 1" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108]   --->   Operation 314 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0_i, -14" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 315 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln13, i6 0, i6 %j_0_i" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 316 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (1.21ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i5 %i_1, i5 %i_0_i" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 317 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln14_1 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 318 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln14_1 to i12" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 319 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %select_ln14 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 320 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_144 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14, i5 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 321 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_144 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 322 'zext' 'zext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_145 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14, i1 false)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 323 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1117_158 = zext i7 %tmp_145 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 324 'zext' 'zext_ln1117_158' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_158" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 325 'sub' 'sub_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 326 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 326 'add' 'add_ln1117' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 327 'sext' 'sext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 328 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 329 'getelementptr' 'dense_1_out_V_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 330 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 330 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 331 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 331 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_24 : Operation 332 [1/1] (1.82ns)   --->   "%j_1 = add i6 %select_ln14, 1" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 332 'add' 'j_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_1, -14" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 333 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 334 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 335 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 0.00>
ST_24 : Operation 336 [2/2] (3.25ns)   --->   "%p_Val2_20 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 336 'load' 'p_Val2_20' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 337 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 25 <SV = 16> <Delay = 14.4>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 338 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 339 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:108]   --->   Operation 341 'specregionbegin' 'tmp_16_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3161) nounwind" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 342 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 343 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 343 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_V_load to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 344 'zext' 'zext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 345 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 345 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 346 'sext' 'sext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 347 'mul' 'mul_ln1192' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 348 [1/1] (0.70ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i14 0, i14 %p_Val2_18" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 348 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln14_2, i8 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 349 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 350 'add' 'ret_V' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108]   --->   Operation 351 'partselect' 'sum_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2160, i32 %tmp_16_i) nounwind" [cnn_ap_lp/dense_2.cpp:15->cnn_ap_lp/cnn.cpp:108]   --->   Operation 352 'specregionend' 'empty_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 353 [1/2] (3.25ns)   --->   "%p_Val2_20 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 353 'load' 'p_Val2_20' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_20 to i14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 354 'sext' 'sext_ln1265' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %ret_V, i32 8, i32 20)" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 355 'partselect' 'trunc_ln' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_20 to i13" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 356 'sext' 'sext_ln703' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %sext_ln1265, %sum_V" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 357 'add' 'add_ln703' <Predicate = (icmp_ln13_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 358 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %trunc_ln, %sext_ln703" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 358 'add' 'add_ln203' <Predicate = (icmp_ln13_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 359 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108]   --->   Operation 360 'bitselect' 'tmp_43' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_43, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108]   --->   Operation 361 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108]   --->   Operation 362 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 363 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 2.32>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 364 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:116]   --->   Operation 365 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 366 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 366 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 17> <Delay = 9.71>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i9 [ 0, %dense_2.exit ], [ %add_ln41, %ifFalse12 ]" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 367 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ 0, %dense_2.exit ], [ %select_ln48_1, %ifFalse12 ]" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 368 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i14 [ 0, %dense_2.exit ], [ %w_sum_V, %ifFalse12 ]"   --->   Operation 369 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %dense_2.exit ], [ %f, %ifFalse12 ]"   --->   Operation 370 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (1.66ns)   --->   "%icmp_ln41 = icmp eq i9 %indvar_flatten19, -212" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 371 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [1/1] (1.82ns)   --->   "%add_ln41 = add i9 %indvar_flatten19, 1" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 372 'add' 'add_ln41' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Flat_Loop" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117]   --->   Operation 374 'add' 'd' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 375 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (1.21ns)   --->   "%select_ln48 = select i1 %icmp_ln46, i5 0, i5 %f_0_i" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 376 'select' 'select_ln48' <Predicate = (!icmp_ln41)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 377 [1/1] (1.02ns)   --->   "%select_ln48_1 = select i1 %icmp_ln46, i4 %d, i4 %d_0_i" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 377 'select' 'select_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %select_ln48_1 to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 378 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %select_ln48_1 to i9" [cnn_ap_lp/dense_out.cpp:47->cnn_ap_lp/cnn.cpp:117]   --->   Operation 379 'zext' 'zext_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %select_ln48 to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 380 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln48, i3 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 381 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_146 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 382 'zext' 'zext_ln1116' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_147 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln48, i1 false)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 383 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i6 %tmp_147 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 384 'zext' 'zext_ln1116_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_28, %zext_ln1116" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 385 'add' 'add_ln1116' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 386 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_18 = add i9 %add_ln1116, %zext_ln47" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 386 'add' 'add_ln1116_18' <Predicate = (!icmp_ln41)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i9 %add_ln1116_18 to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 387 'zext' 'zext_ln1116_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_29" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 388 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 389 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 389 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 390 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 391 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 391 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 392 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln48, 1" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 392 'add' 'f' <Predicate = (!icmp_ln41)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [1/1] (1.36ns)   --->   "%icmp_ln46_1 = icmp eq i5 %f, -2" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 393 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46_1, label %ifTrue11, label %ifFalse12" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:117]   --->   Operation 394 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 395 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 395 'getelementptr' 'dense_out_bias_V_add' <Predicate = (!icmp_ln41 & icmp_ln46_1)> <Delay = 0.00>
ST_27 : Operation 396 [2/2] (3.25ns)   --->   "%p_Val2_23 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 396 'load' 'p_Val2_23' <Predicate = (!icmp_ln41 & icmp_ln46_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 397 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 28 <SV = 18> <Delay = 13.7>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Dense_Loop_Flat_Loop)"   --->   Operation 398 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind"   --->   Operation 399 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str621) nounwind" [cnn_ap_lp/dense_out.cpp:47->cnn_ap_lp/cnn.cpp:117]   --->   Operation 400 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str621) nounwind" [cnn_ap_lp/dense_out.cpp:47->cnn_ap_lp/cnn.cpp:117]   --->   Operation 401 'specregionbegin' 'tmp_15_i' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str217) nounwind" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 402 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 403 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 403 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 404 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 405 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 405 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i13 %dense_2_out_V_load to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 406 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (3.36ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln1192_50 = mul i22 %zext_ln1192_1, %sext_ln1192_100" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 407 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln41)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 408 [1/1] (0.70ns)   --->   "%select_ln48_2 = select i1 %icmp_ln46, i14 0, i14 %p_Val2_21" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 408 'select' 'select_ln48_2' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln48_2, i8 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 409 'bitconcatenate' 'lhs_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 410 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_3 = add i22 %mul_ln1192_50, %lhs_V_1" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 410 'add' 'ret_V_3' <Predicate = (!icmp_ln41)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117]   --->   Operation 411 'partselect' 'w_sum_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str621, i32 %tmp_15_i) nounwind" [cnn_ap_lp/dense_out.cpp:50->cnn_ap_lp/cnn.cpp:117]   --->   Operation 412 'specregionend' 'empty_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 413 [1/2] (3.25ns)   --->   "%p_Val2_23 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 413 'load' 'p_Val2_23' <Predicate = (icmp_ln46_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i8 %p_Val2_23 to i14" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 414 'sext' 'sext_ln1265_3' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (1.81ns)   --->   "%add_ln703_3 = add i14 %sext_ln1265_3, %w_sum_V" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 415 'add' 'add_ln703_3' <Predicate = (icmp_ln46_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 416 'getelementptr' 'dense_array_V_addr' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (2.32ns)   --->   "store i14 %add_ln703_3, i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117]   --->   Operation 417 'store' <Predicate = (icmp_ln46_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "br label %ifFalse12"   --->   Operation 418 'br' <Predicate = (icmp_ln46_1)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 0.00>
ST_29 : Operation 419 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:117]   --->   Operation 419 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 19> <Delay = 1.76>
ST_30 : Operation 420 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:117]   --->   Operation 420 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 421 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 421 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 20> <Delay = 2.32>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_2, %_ifconv24 ]"   --->   Operation 422 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (1.30ns)   --->   "%icmp_ln119 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 423 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 424 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 425 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %5, label %_ifconv24" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 427 'zext' 'zext_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_31 : Operation 428 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln120" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 428 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_31 : Operation 429 [2/2] (2.32ns)   --->   "%tmp_V_8 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 429 'load' 'tmp_V_8' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 430 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:122]   --->   Operation 430 'ret' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 32 <SV = 21> <Delay = 16.7>
ST_32 : Operation 431 [1/2] (2.32ns)   --->   "%tmp_V_8 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 431 'load' 'tmp_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 432 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 432 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 433 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 433 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 434 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 434 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 435 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_31, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 435 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 436 [1/1] (0.00ns)   --->   "%p_Result_13 = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 436 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_13)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 437 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 438 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_32, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 438 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 439 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 439 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 440 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 441 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 442 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 443 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_45, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 443 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 444 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 445 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 446 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 447 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i14 %tmp_V_9, %lshr_ln947" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 448 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 449 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_s, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 449 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 450 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 451 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_46, true" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 452 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 453 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 453 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 454 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_27, %xor_ln949" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 455 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 456 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 457 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_32 : Operation 458 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 458 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 459 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 33 <SV = 22> <Delay = 14.9>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str41308) nounwind" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 460 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 461 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 462 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 463 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 464 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 464 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 465 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 466 'select' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 467 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i32 %m_7, %or_ln" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 467 'add' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 468 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 469 [1/1] (0.00ns)   --->   "%m_11 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 469 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 470 'bitselect' 'tmp_47' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_47, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 471 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 472 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 473 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 473 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_31, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 474 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_3, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 475 'partset' 'p_Result_33' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_33 to float" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 476 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 477 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln120" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 478 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:120]   --->   Operation 479 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/cnn.cpp:119]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/cnn.cpp:23) with incoming values : ('add_ln23', cnn_ap_lp/cnn.cpp:23) [175]  (1.77 ns)

 <State 2>: 6.2ns
The critical path consists of the following:
	'phi' operation ('i_0', cnn_ap_lp/cnn.cpp:28) with incoming values : ('select_ln28_2', cnn_ap_lp/cnn.cpp:28) [177]  (0 ns)
	'add' operation ('i', cnn_ap_lp/cnn.cpp:23) [184]  (1.78 ns)
	'select' operation ('select_ln28_2', cnn_ap_lp/cnn.cpp:28) [191]  (1.22 ns)
	'urem' operation ('urem_ln28', cnn_ap_lp/cnn.cpp:28) [192]  (3.2 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', cnn_ap_lp/cnn.cpp:28) [192]  (3.2 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', cnn_ap_lp/cnn.cpp:28) [192]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', cnn_ap_lp/cnn.cpp:28) [192]  (3.2 ns)

 <State 6>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', cnn_ap_lp/cnn.cpp:28) [192]  (3.2 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('cnn_input_addr', cnn_ap_lp/cnn.cpp:27) [208]  (0 ns)
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [209]  (3.25 ns)

 <State 8>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [209]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [210]  (4.44 ns)

 <State 9>: 11.7ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [210]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_lp/cnn.cpp:27) [222]  (1.55 ns)
	'icmp' operation ('icmp_ln581', cnn_ap_lp/cnn.cpp:27) [223]  (1.99 ns)
	'select' operation ('sh_amt', cnn_ap_lp/cnn.cpp:27) [226]  (0.697 ns)
	'icmp' operation ('icmp_ln585', cnn_ap_lp/cnn.cpp:27) [230]  (1.99 ns)
	'xor' operation ('xor_ln585', cnn_ap_lp/cnn.cpp:27) [246]  (0 ns)
	'and' operation ('and_ln585', cnn_ap_lp/cnn.cpp:27) [247]  (0 ns)
	'select' operation ('select_ln585', cnn_ap_lp/cnn.cpp:27) [248]  (0.993 ns)

 <State 10>: 11.6ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', cnn_ap_lp/cnn.cpp:27) [233]  (0 ns)
	'select' operation ('select_ln585_1', cnn_ap_lp/cnn.cpp:27) [250]  (4.61 ns)
	'select' operation ('select_ln603', cnn_ap_lp/cnn.cpp:27) [254]  (3.78 ns)
	'store' operation ('store_ln27', cnn_ap_lp/cnn.cpp:27) of variable 'select_ln603', cnn_ap_lp/cnn.cpp:27 on array 'conv_1_input[2][0].V', cnn_ap_lp/cnn.cpp:19 [307]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_lp/cnn.cpp:32) of constant 0 on array 'conv_1_out[0].V', cnn_ap_lp/cnn.cpp:32 [320]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_0_V_addr', cnn_ap_lp/cnn.cpp:88) [328]  (0 ns)
	'store' operation ('store_ln88', cnn_ap_lp/cnn.cpp:88) of constant 0 on array 'flat_array[0].V', cnn_ap_lp/cnn.cpp:88 [329]  (2.32 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_out_V_addr', cnn_ap_lp/cnn.cpp:98) [331]  (0 ns)
	'store' operation ('store_ln98', cnn_ap_lp/cnn.cpp:98) of constant 0 on array 'dense_1_out.V', cnn_ap_lp/cnn.cpp:98 [332]  (2.32 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_lp/cnn.cpp:107) [334]  (0 ns)
	'store' operation ('store_ln107', cnn_ap_lp/cnn.cpp:107) of constant 0 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:107 [335]  (2.32 ns)

 <State 24>: 10ns
The critical path consists of the following:
	'phi' operation ('i_0_i', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) with incoming values : ('select_ln14_1', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [339]  (0 ns)
	'add' operation ('i', cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:108) [346]  (1.78 ns)
	'select' operation ('select_ln14_1', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [351]  (1.22 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [363]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [365]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) on array 'dense_2_weights_V' [369]  (3.25 ns)

 <State 25>: 14.5ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) on array 'dense_2_weights_V' [369]  (3.25 ns)
	'mul' operation of DSP[374] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [371]  (3.36 ns)
	'add' operation of DSP[374] ('ret.V', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:108) [374]  (3.02 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108) [386]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108) [390]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:108) of variable 'select_ln19', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:108 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:107 [391]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_lp/cnn.cpp:116) [396]  (0 ns)
	'store' operation ('store_ln116', cnn_ap_lp/cnn.cpp:116) of constant 0 on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [397]  (2.32 ns)

 <State 27>: 9.71ns
The critical path consists of the following:
	'phi' operation ('d_0_i', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) with incoming values : ('select_ln48_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [401]  (0 ns)
	'add' operation ('d', cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:117) [408]  (1.74 ns)
	'select' operation ('select_ln48_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [413]  (1.02 ns)
	'add' operation ('add_ln1116_18', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [425]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [427]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) on array 'dense_out_weights_V' [428]  (3.25 ns)

 <State 28>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) on array 'dense_out_weights_V' [428]  (3.25 ns)
	'mul' operation of DSP[436] ('mul_ln1192_50', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [433]  (3.36 ns)
	'add' operation of DSP[436] ('ret.V', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:117) [436]  (3.02 ns)
	'add' operation ('add_ln703_3', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117) [446]  (1.81 ns)
	'store' operation ('store_ln51', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117) of variable 'add_ln703_3', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:117 on array 'dense_array.V', cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:117 [448]  (2.32 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:119) [456]  (1.77 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:119) [456]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_lp/cnn.cpp:120) [464]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [465]  (2.32 ns)

 <State 32>: 16.8ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) on array 'prediction.V', cnn_ap_lp/cnn.cpp:116 [465]  (2.32 ns)
	'sub' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) [468]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_lp/cnn.cpp:120) [469]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/cnn.cpp:120) [472]  (3.4 ns)
	'sub' operation ('sub_ln944', cnn_ap_lp/cnn.cpp:120) [473]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_lp/cnn.cpp:120) [475]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_lp/cnn.cpp:120) [477]  (2.47 ns)
	'and' operation ('a', cnn_ap_lp/cnn.cpp:120) [484]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_lp/cnn.cpp:120) [490]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 33>: 14.9ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_lp/cnn.cpp:120) [494]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_lp/cnn.cpp:120) [495]  (0 ns)
	'select' operation ('m', cnn_ap_lp/cnn.cpp:120) [498]  (0 ns)
	'add' operation ('m', cnn_ap_lp/cnn.cpp:120) [499]  (4.42 ns)
	'select' operation ('select_ln964', cnn_ap_lp/cnn.cpp:120) [503]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_lp/cnn.cpp:120) [506]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_lp/cnn.cpp:120) [510]  (0.698 ns)
	'store' operation ('store_ln120', cnn_ap_lp/cnn.cpp:120) of variable 'select_ln935', cnn_ap_lp/cnn.cpp:120 on array 'prediction_output' [512]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
