Analysis & Synthesis report for TP2
Sat Jun 01 18:59:47 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component
 11. Parameter Settings for User Entity Instance: UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component
 12. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst2|lpm_compare:LPM_COMPARE_component
 13. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst4|lpm_compare:LPM_COMPARE_component
 14. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst5|lpm_compare:LPM_COMPARE_component
 15. Parameter Settings for User Entity Instance: UC2:inst4|UC2_decoder:inst3|lpm_decode:LPM_DECODE_component
 16. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst6|lpm_compare:LPM_COMPARE_component
 17. Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst7|lpm_compare:LPM_COMPARE_component
 18. Parameter Settings for User Entity Instance: LPM_FF:inst2
 19. Parameter Settings for User Entity Instance: BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component
 20. Parameter Settings for User Entity Instance: LPM_FF:inst1
 21. Parameter Settings for User Entity Instance: LPM_FF:inst3
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 01 18:59:47 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; TP2                                         ;
; Top-level Entity Name              ; Pipeline                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 396                                         ;
;     Total combinational functions  ; 294                                         ;
;     Dedicated logic registers      ; 144                                         ;
; Total registers                    ; 144                                         ;
; Total pins                         ; 182                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Pipeline           ; TP2                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; PIPELINE/BLOQUE1_MUX.v           ; yes             ; User Wizard-Generated File         ; C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v            ;         ;
; PIPELINE/Pipeline.bdf            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf             ;         ;
; PIPELINE/UC2.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf                  ;         ;
; PIPELINE/UC2_decoder.v           ; yes             ; User Wizard-Generated File         ; C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v            ;         ;
; PIPELINE/COMPARE_UC2.v           ; yes             ; User Wizard-Generated File         ; C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v            ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf  ;         ;
; comptree.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc     ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc   ;         ;
; db/cmpr_fng.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Rodrigo/Documents/GitHub/TP2/db/cmpr_fng.tdf                   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf   ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc  ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc ;         ;
; db/decode_3df.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_3df.tdf                 ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf      ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc     ;         ;
; db/mux_0tc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_0tc.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 396            ;
;                                             ;                ;
; Total combinational functions               ; 294            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 209            ;
;     -- 3 input functions                    ; 41             ;
;     -- <=2 input functions                  ; 44             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 294            ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 144            ;
;     -- Dedicated logic registers            ; 144            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 182            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; hold_sim~input ;
; Maximum fan-out                             ; 108            ;
; Total fan-out                               ; 1653           ;
; Average fan-out                             ; 2.06           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
; |Pipeline                                    ; 294 (0)             ; 144 (0)                   ; 0           ; 0            ; 0       ; 0         ; 182  ; 0            ; |Pipeline                                                                                        ; Pipeline    ; work         ;
;    |BLOQUE1_MUX:inst7|                       ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|BLOQUE1_MUX:inst7                                                                      ; BLOQUE1_MUX ; work         ;
;       |lpm_mux:LPM_MUX_component|            ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component                                            ; lpm_mux     ; work         ;
;          |mux_0tc:auto_generated|            ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component|mux_0tc:auto_generated                     ; mux_0tc     ; work         ;
;    |UC2:inst4|                               ; 252 (3)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4                                                                              ; UC2         ; work         ;
;       |COMPARE_UC2:inst2|                    ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst2                                                            ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst2|lpm_compare:LPM_COMPARE_component                          ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst2|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated  ; cmpr_fng    ; work         ;
;       |COMPARE_UC2:inst4|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst4                                                            ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst4|lpm_compare:LPM_COMPARE_component                          ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst4|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated  ; cmpr_fng    ; work         ;
;       |COMPARE_UC2:inst5|                    ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst5                                                            ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst5|lpm_compare:LPM_COMPARE_component                          ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated  ; cmpr_fng    ; work         ;
;       |COMPARE_UC2:inst6|                    ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst6                                                            ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst6|lpm_compare:LPM_COMPARE_component                          ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst6|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated  ; cmpr_fng    ; work         ;
;       |COMPARE_UC2:inst7|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst7                                                            ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst7|lpm_compare:LPM_COMPARE_component                          ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:inst7|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated  ; cmpr_fng    ; work         ;
;       |COMPARE_UC2:instan|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:instan                                                           ; COMPARE_UC2 ; work         ;
;          |lpm_compare:LPM_COMPARE_component| ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component                         ; lpm_compare ; work         ;
;             |cmpr_fng:auto_generated|        ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated ; cmpr_fng    ; work         ;
;       |UC2_decoder:inst3|                    ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst3                                                            ; UC2_decoder ; work         ;
;          |lpm_decode:LPM_DECODE_component|   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst3|lpm_decode:LPM_DECODE_component                            ; lpm_decode  ; work         ;
;             |decode_3df:auto_generated|      ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst3|lpm_decode:LPM_DECODE_component|decode_3df:auto_generated  ; decode_3df  ; work         ;
;       |UC2_decoder:inst|                     ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst                                                             ; UC2_decoder ; work         ;
;          |lpm_decode:LPM_DECODE_component|   ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component                             ; lpm_decode  ; work         ;
;             |decode_3df:auto_generated|      ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component|decode_3df:auto_generated   ; decode_3df  ; work         ;
;    |lpm_ff:inst1|                            ; 0 (0)               ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|lpm_ff:inst1                                                                           ; lpm_ff      ; work         ;
;    |lpm_ff:inst2|                            ; 0 (0)               ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|lpm_ff:inst2                                                                           ; lpm_ff      ; work         ;
;    |lpm_ff:inst3|                            ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|lpm_ff:inst3                                                                           ; lpm_ff      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------+
; Altera ; LPM_DECODE   ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|UC2_decoder:inst   ; PIPELINE/UC2_decoder.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:inst2  ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_DECODE   ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|UC2_decoder:inst3  ; PIPELINE/UC2_decoder.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:inst4  ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:inst5  ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:inst6  ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:inst7  ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |Pipeline|UC2:inst4|COMPARE_UC2:instan ; PIPELINE/COMPARE_UC2.v ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |Pipeline|BLOQUE1_MUX:inst7            ; PIPELINE/BLOQUE1_MUX.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 144   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                ;
+------------------------+--------------+---------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                             ;
; CHAIN_SIZE             ; 8            ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                             ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                             ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                      ;
+------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                  ;
; LPM_DECODES            ; 64           ; Signed Integer                                                  ;
; LPM_PIPELINE           ; 0            ; Untyped                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                         ;
; CBXI_PARAMETER         ; decode_3df   ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst4|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst5|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|UC2_decoder:inst3|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                   ;
; LPM_DECODES            ; 64           ; Signed Integer                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                          ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                          ;
; CBXI_PARAMETER         ; decode_3df   ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst6|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC2:inst4|COMPARE_UC2:inst7|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; lpm_width              ; 35           ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CBXI_PARAMETER         ; cmpr_fng     ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:inst2 ;
+------------------------+--------------+-------------------+
; Parameter Name         ; Value        ; Type              ;
+------------------------+--------------+-------------------+
; LPM_WIDTH              ; 73           ; Untyped           ;
; LPM_AVALUE             ; UNUSED       ; Untyped           ;
; LPM_SVALUE             ; UNUSED       ; Untyped           ;
; LPM_FFTYPE             ; DFF          ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped           ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE    ;
+------------------------+--------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 73           ; Signed Integer                                   ;
; LPM_SIZE               ; 2            ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_0tc      ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:inst1 ;
+------------------------+--------------+-------------------+
; Parameter Name         ; Value        ; Type              ;
+------------------------+--------------+-------------------+
; LPM_WIDTH              ; 73           ; Untyped           ;
; LPM_AVALUE             ; UNUSED       ; Untyped           ;
; LPM_SVALUE             ; UNUSED       ; Untyped           ;
; LPM_FFTYPE             ; DFF          ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped           ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE    ;
+------------------------+--------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:inst3 ;
+------------------------+--------------+-------------------+
; Parameter Name         ; Value        ; Type              ;
+------------------------+--------------+-------------------+
; LPM_WIDTH              ; 73           ; Untyped           ;
; LPM_AVALUE             ; UNUSED       ; Untyped           ;
; LPM_SVALUE             ; UNUSED       ; Untyped           ;
; LPM_FFTYPE             ; DFF          ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped           ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE    ;
+------------------------+--------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 144                         ;
;     ENA               ; 66                          ;
;     plain             ; 78                          ;
; cycloneiii_lcell_comb ; 294                         ;
;     normal            ; 294                         ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 209                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jun 01 18:59:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_bank/regbank_mainblock.bdf
    Info (12023): Found entity 1: regbank_mainBlock
Info (12021): Found 1 design units, including 1 entities, in source file register_bank/regbank_16bregister.bdf
    Info (12023): Found entity 1: regbank_16bRegister
Info (12021): Found 1 design units, including 1 entities, in source file register_bank/regbank_16bmux.bdf
    Info (12023): Found entity 1: regbank_16bMUX
Info (12021): Found 1 design units, including 1 entities, in source file register_bank/regbank_16bff.bdf
    Info (12023): Found entity 1: regbank_16bFF
Info (12021): Found 2 design units, including 1 entities, in source file register_bank/lpm_decode0.vhd
    Info (12022): Found design unit 1: lpm_decode0-SYN File: C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd Line: 85
    Info (12023): Found entity 1: lpm_decode0 File: C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN File: C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd Line: 55
    Info (12023): Found entity 1: lpm_mux1 File: C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file registerbank.bdf
    Info (12023): Found entity 1: RegisterBank
Info (12021): Found 1 design units, including 1 entities, in source file alu/z_ffff.bdf
    Info (12023): Found entity 1: z_ffff
Info (12021): Found 1 design units, including 1 entities, in source file alu/z_1.bdf
    Info (12023): Found entity 1: z_1
Info (12021): Found 1 design units, including 1 entities, in source file alu/z_0.bdf
    Info (12023): Found entity 1: z_0
Info (12021): Found 1 design units, including 1 entities, in source file alu/maintest.bdf
    Info (12023): Found entity 1: maintest
Info (12021): Found 1 design units, including 1 entities, in source file alu/atonota.bdf
    Info (12023): Found entity 1: atonota
Info (12021): Found 1 design units, including 1 entities, in source file alu/atoa.bdf
    Info (12023): Found entity 1: atoa
Info (12021): Found 1 design units, including 1 entities, in source file alu/aorb.bdf
    Info (12023): Found entity 1: aorb
Info (12021): Found 1 design units, including 1 entities, in source file alu/amasb.bdf
    Info (12023): Found entity 1: amasb
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file alu/aandb.bdf
    Info (12023): Found entity 1: aandb
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file shifter16bits.bdf
    Info (12023): Found entity 1: shifter16Bits
Info (12021): Found 1 design units, including 1 entities, in source file latch_16bff.bdf
    Info (12023): Found entity 1: latch_16bFF
Info (12021): Found 1 design units, including 1 entities, in source file mux_2in_16b.v
    Info (12023): Found entity 1: mux_2in_16b File: C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pc_counter.v
    Info (12023): Found entity 1: PC_counter File: C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_program.v
    Info (12023): Found entity 1: ROM_program File: C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ifu/ifu_block.bdf
    Info (12023): Found entity 1: IFU_block
Info (12021): Found 1 design units, including 1 entities, in source file ifu/bloque_1.bdf
    Info (12023): Found entity 1: BLOQUE_1
Info (12021): Found 1 design units, including 1 entities, in source file rom.bdf
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file x_mux_y.v
    Info (12023): Found entity 1: X_mux_Y File: C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.v
    Info (12023): Found entity 1: INSTRUCTION_decoder File: C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file xy_mux.bdf
    Info (12023): Found entity 1: XY_mux
Info (12021): Found 1 design units, including 1 entities, in source file xy_inmux.v
    Info (12023): Found entity 1: XY_inMUX File: C:/Users/Rodrigo/Documents/GitHub/TP2/XY_inMUX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data_ram/data_ram.v
    Info (12023): Found entity 1: DATA_RAM File: C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/bloque1_mux.v
    Info (12023): Found entity 1: BLOQUE1_MUX File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/pipeline.bdf
    Info (12023): Found entity 1: Pipeline
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/uc2.bdf
    Info (12023): Found entity 1: UC2
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/uc2_decoder.v
    Info (12023): Found entity 1: UC2_decoder File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file test_bus.bdf
    Info (12023): Found entity 1: TEST_BUS
Info (12021): Found 1 design units, including 1 entities, in source file register_bank/bus_mux.v
    Info (12023): Found entity 1: BUS_MUX File: C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu/mux_carry.v
    Info (12023): Found entity 1: mux_carry File: C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu/addercarry.v
    Info (12023): Found entity 1: adderCarry File: C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu/mux_1.v
    Info (12023): Found entity 1: mux_1 File: C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/compare_uc2.v
    Info (12023): Found entity 1: COMPARE_UC2 File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v Line: 39
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "UC2" for hierarchy "UC2:inst4"
Warning (275002): No superset bus at connection
Warning (275002): No superset bus at connection
Warning (275009): Pin "T2" not connected
Warning (275009): Pin "T3" not connected
Warning (275009): Pin "T4" not connected
Warning (275009): Pin "T5" not connected
Info (12128): Elaborating entity "COMPARE_UC2" for hierarchy "UC2:inst4|COMPARE_UC2:instan"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v Line: 62
Info (12130): Elaborated megafunction instantiation "UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v Line: 62
Info (12133): Instantiated megafunction "UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v Line: 62
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "35"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fng.tdf
    Info (12023): Found entity 1: cmpr_fng File: C:/Users/Rodrigo/Documents/GitHub/TP2/db/cmpr_fng.tdf Line: 22
Info (12128): Elaborating entity "cmpr_fng" for hierarchy "UC2:inst4|COMPARE_UC2:instan|lpm_compare:LPM_COMPARE_component|cmpr_fng:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "UC2_decoder" for hierarchy "UC2:inst4|UC2_decoder:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v Line: 200
Info (12130): Elaborated megafunction instantiation "UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v Line: 200
Info (12133): Instantiated megafunction "UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component" with the following parameter: File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v Line: 200
    Info (12134): Parameter "lpm_decodes" = "64"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3df.tdf
    Info (12023): Found entity 1: decode_3df File: C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_3df.tdf Line: 22
Info (12128): Elaborating entity "decode_3df" for hierarchy "UC2:inst4|UC2_decoder:inst|lpm_decode:LPM_DECODE_component|decode_3df:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:inst2"
Info (12130): Elaborated megafunction instantiation "LPM_FF:inst2"
Info (12133): Instantiated megafunction "LPM_FF:inst2" with the following parameter:
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_WIDTH" = "73"
Info (12128): Elaborating entity "BLOQUE1_MUX" for hierarchy "BLOQUE1_MUX:inst7"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v Line: 68
Info (12130): Elaborated megafunction instantiation "BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component" File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v Line: 68
Info (12133): Instantiated megafunction "BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v Line: 68
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "73"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_0tc.tdf Line: 22
Info (12128): Elaborating entity "mux_0tc" for hierarchy "BLOQUE1_MUX:inst7|lpm_mux:LPM_MUX_component|mux_0tc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:inst1"
Info (12130): Elaborated megafunction instantiation "LPM_FF:inst1"
Info (12133): Instantiated megafunction "LPM_FF:inst1" with the following parameter:
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_WIDTH" = "73"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TYPE[6]"
    Warning (15610): No output dependent on input pin "TYPE[5]"
    Warning (15610): No output dependent on input pin "TYPE[4]"
    Warning (15610): No output dependent on input pin "TYPE[3]"
    Warning (15610): No output dependent on input pin "TYPE[2]"
    Warning (15610): No output dependent on input pin "TYPE[1]"
    Warning (15610): No output dependent on input pin "TYPE[0]"
Info (21057): Implemented 578 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 112 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 396 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sat Jun 01 18:59:47 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:39


