
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'pll_clk' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'pll_clk' (customized with software release 2017.4) has a newer major version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'rom_start' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rom_start' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'rom_end' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rom_end' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'rom_speed' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'rom_speed' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 397.395 ; gain = 103.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/top.v:10]
INFO: [Synth 8-6157] synthesizing module 'pll_clk' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/pll_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clk' (1#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/pll_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'key' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/key/key.v:9]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/key/debounce.v:9]
	Parameter TIME_20MS bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/key/debounce.v:9]
INFO: [Synth 8-6155] done synthesizing module 'key' (3#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/key/key.v:9]
INFO: [Synth 8-6157] synthesizing module 'game_show' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/game_show.v:10]
	Parameter START bound to: 3'b000 
	Parameter SPEED bound to: 3'b001 
	Parameter PLAY bound to: 3'b010 
	Parameter END bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_end_vga' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/start_end_vga.v:10]
	Parameter Hor_Total_Time bound to: 800 - type: integer 
	Parameter Hor_Addr_Time bound to: 640 - type: integer 
	Parameter Hor_Sync_Time bound to: 96 - type: integer 
	Parameter Hor_Back_Porch bound to: 40 - type: integer 
	Parameter Hor_Left_Border bound to: 8 - type: integer 
	Parameter Hor_Start bound to: 144 - type: integer 
	Parameter Hor_End bound to: 784 - type: integer 
	Parameter Ver_Total_Time bound to: 525 - type: integer 
	Parameter Ver_Addr_Time bound to: 480 - type: integer 
	Parameter Ver_Sync_Time bound to: 2 - type: integer 
	Parameter Ver_Back_Porch bound to: 25 - type: integer 
	Parameter Ver_Top_Border bound to: 8 - type: integer 
	Parameter Ver_Start bound to: 35 - type: integer 
	Parameter Ver_End bound to: 515 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_end_vga' (4#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/start_end_vga.v:10]
INFO: [Synth 8-6157] synthesizing module 'rom_start_top' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_start_top.v:10]
	Parameter ADDR_END bound to: 40000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_start' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_start_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_start' (5#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_start_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_start_top' (6#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_start_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'rom_speed_top' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_speed_top.v:10]
	Parameter ADDR_END bound to: 40000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_speed' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_speed_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_speed' (7#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_speed_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_speed_top' (8#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_speed_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'rom_end_top' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_end_top.v:10]
	Parameter ADDR_END bound to: 40000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_end' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_end_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_end' (9#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/.Xil/Vivado-13988-SQ-20180811MLNB/realtime/rom_end_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_end_top' (10#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/rom_end_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'play_vga' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/play_vga.v:10]
	Parameter Hor_Total_Time bound to: 800 - type: integer 
	Parameter Hor_Addr_Time bound to: 640 - type: integer 
	Parameter Hor_Sync_Time bound to: 96 - type: integer 
	Parameter Hor_Back_Porch bound to: 40 - type: integer 
	Parameter Hor_Left_Border bound to: 8 - type: integer 
	Parameter Hor_Start bound to: 144 - type: integer 
	Parameter Hor_End bound to: 784 - type: integer 
	Parameter Ver_Total_Time bound to: 525 - type: integer 
	Parameter Ver_Addr_Time bound to: 480 - type: integer 
	Parameter Ver_Sync_Time bound to: 2 - type: integer 
	Parameter Ver_Back_Porch bound to: 25 - type: integer 
	Parameter Ver_Top_Border bound to: 8 - type: integer 
	Parameter Ver_Start bound to: 35 - type: integer 
	Parameter Ver_End bound to: 515 - type: integer 
	Parameter Red_Wall bound to: 16 - type: integer 
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter BODY bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'play_vga' (11#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/play_vga.v:10]
INFO: [Synth 8-6155] done synthesizing module 'game_show' (12#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/vga_ctrl/game_show.v:10]
INFO: [Synth 8-6157] synthesizing module 'snake_ctrl' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/snake_ctrl.v:10]
	Parameter TIME_250MS bound to: 6250000 - type: integer 
	Parameter TIME_125MS bound to: 3125000 - type: integer 
	Parameter PLAY bound to: 3'b010 
	Parameter LENTH bound to: 16 - type: integer 
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter BODY bound to: 2'b10 
	Parameter RIGHT bound to: 3'b000 
	Parameter LEFT bound to: 3'b001 
	Parameter UP bound to: 3'b010 
	Parameter DOWN bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'snake_ctrl' (13#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/snake_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'generate_apple' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/generate_apple.v:10]
	Parameter TIME_1MS bound to: 25000 - type: integer 
	Parameter TIME_5MS bound to: 125000 - type: integer 
	Parameter APPLE_X_MAX bound to: 38 - type: integer 
	Parameter APPLE_Y_MAX bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generate_apple' (14#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/generate_apple.v:10]
INFO: [Synth 8-6157] synthesizing module 'seg' [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/seg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'seg' (15#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/seg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/top.v:10]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.008 ; gain = 160.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.008 ; gain = 160.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.008 ; gain = 160.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/pll_clk/pll_clk/clk_wiz_0_in_context.xdc] for cell 'pll_clk_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/pll_clk/pll_clk/clk_wiz_0_in_context.xdc] for cell 'pll_clk_inst'
Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_start/rom_start/rom_start_in_context.xdc] for cell 'game_show_inst/rom_start_top_inst/rom_start_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_start/rom_start/rom_start_in_context.xdc] for cell 'game_show_inst/rom_start_top_inst/rom_start_inst'
Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_end/rom_end/rom_end_in_context.xdc] for cell 'game_show_inst/rom_end_top_inst/rom_end_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_end/rom_end/rom_end_in_context.xdc] for cell 'game_show_inst/rom_end_top_inst/rom_end_inst'
Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_speed/rom_speed/rom_speed_in_context.xdc] for cell 'game_show_inst/rom_speed_top_inst/rom_speed_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/rom_speed/rom_speed/rom_speed_in_context.xdc] for cell 'game_show_inst/rom_speed_top_inst/rom_speed_inst'
Parsing XDC File [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc]
WARNING: [Vivado 12-584] No ports matched 'key2'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'seg_data[7]'. [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc:53]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/constrs_1/new/greedy_snake.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 795.379 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 795.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.379 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 795.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/pll_clk/pll_clk/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/ip/pll_clk/pll_clk/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for pll_clk_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for game_show_inst/rom_start_top_inst/rom_start_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for game_show_inst/rom_end_top_inst/rom_end_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for game_show_inst/rom_speed_top_inst/rom_speed_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_g" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'game_show'
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/snake_ctrl.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.srcs/sources_1/new/snake_ctrl.v:168]
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'snake_ctrl'
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                               00 |                              000
                   SPEED |                               01 |                              001
                    PLAY |                               10 |                              010
                     END |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'sequential' in module 'game_show'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RIGHT |                               00 |                              000
                    DOWN |                               01 |                              011
                    LEFT |                               10 |                              001
                      UP |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'sequential' in module 'snake_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_end_vga 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module play_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module game_show 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module snake_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module generate_apple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_wall" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design snake_ctrl has unconnected port pixel_y[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\snake_ctrl_inst/snake_light_reg[0] )
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[0]' (FDC) to 'snake_ctrl_inst/move_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[1]' (FDC) to 'snake_ctrl_inst/move_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[2]' (FDC) to 'snake_ctrl_inst/move_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[3]' (FDC) to 'snake_ctrl_inst/move_speed_reg[21]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[4]' (FDP) to 'snake_ctrl_inst/move_speed_reg[22]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[5]' (FDC) to 'snake_ctrl_inst/move_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[6]' (FDC) to 'snake_ctrl_inst/move_speed_reg[7]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[7]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[8]' (FDC) to 'snake_ctrl_inst/move_speed_reg[21]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[9]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[10]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[11]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[12]' (FDP) to 'snake_ctrl_inst/move_speed_reg[22]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[13]' (FDC) to 'snake_ctrl_inst/move_speed_reg[21]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[14]' (FDP) to 'snake_ctrl_inst/move_speed_reg[22]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[15]' (FDC) to 'snake_ctrl_inst/move_speed_reg[21]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[16]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[17]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[18]' (FDP) to 'snake_ctrl_inst/move_speed_reg[19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\snake_ctrl_inst/move_speed_reg[19] )
INFO: [Synth 8-3886] merging instance 'snake_ctrl_inst/move_speed_reg[20]' (FDP) to 'snake_ctrl_inst/move_speed_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\snake_ctrl_inst/snake_light_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\snake_ctrl_inst/snake_light_reg[2] )
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst/vga_b_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst1/vga_b_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_b_reg[0]' (FDC) to 'game_show_inst/play_vga_inst/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst2/vga_b_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst/vga_b_reg[1]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst1/vga_b_reg[1]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_b_reg[1]' (FDC) to 'game_show_inst/play_vga_inst/vga_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst2/vga_b_reg[1]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_g_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_b_reg[2]' (FDC) to 'game_show_inst/play_vga_inst/vga_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst/vga_g_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_g_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst1/vga_g_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_g_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_g_reg[0]' (FDC) to 'game_show_inst/play_vga_inst/vga_g_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst2/vga_g_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_g_reg[1]' (FDC) to 'game_show_inst/play_vga_inst/vga_g_reg[2]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_g_reg[2]' (FDC) to 'game_show_inst/play_vga_inst/vga_g_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst/vga_r_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/start_end_vga_inst1/vga_r_reg[0]' (FDC) to 'game_show_inst/start_end_vga_inst2/vga_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_r_reg[0]' (FDC) to 'game_show_inst/play_vga_inst/vga_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_show_inst/start_end_vga_inst2/vga_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_r_reg[1]' (FDC) to 'game_show_inst/play_vga_inst/vga_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/play_vga_inst/vga_r_reg[2]' (FDC) to 'game_show_inst/play_vga_inst/vga_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_show_inst/vga_b_reg[0]' (FDC) to 'game_show_inst/vga_b_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_show_inst/play_vga_inst/pixel_y_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll_clk_inst/clk_out1' to pin 'pll_clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 795.379 ; gain = 501.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 856.063 ; gain = 562.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_clk       |         1|
|2     |rom_end       |         1|
|3     |rom_speed     |         1|
|4     |rom_start     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |pll_clk   |     1|
|2     |rom_end   |     1|
|3     |rom_speed |     1|
|4     |rom_start |     1|
|5     |CARRY4    |    85|
|6     |LUT1      |    32|
|7     |LUT2      |   209|
|8     |LUT3      |    38|
|9     |LUT4      |   319|
|10    |LUT5      |    97|
|11    |LUT6      |   285|
|12    |FDCE      |   603|
|13    |FDPE      |    31|
|14    |IBUF      |     4|
|15    |OBUF      |    23|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+----------------+------+
|      |Instance                |Module          |Cells |
+------+------------------------+----------------+------+
|1     |top                     |                |  1752|
|2     |  game_show_inst        |game_show       |   796|
|3     |    play_vga_inst       |play_vga        |   186|
|4     |    rom_end_top_inst    |rom_end_top     |    28|
|5     |    rom_speed_top_inst  |rom_speed_top   |    28|
|6     |    rom_start_top_inst  |rom_start_top   |    28|
|7     |    start_end_vga_inst  |start_end_vga   |   110|
|8     |    start_end_vga_inst1 |start_end_vga_3 |   109|
|9     |    start_end_vga_inst2 |start_end_vga_4 |   116|
|10    |  generate_apple_inst   |generate_apple  |   172|
|11    |  key_inst              |key             |   221|
|12    |    debounce_inst       |debounce        |    55|
|13    |    debounce_inst1      |debounce_0      |    56|
|14    |    debounce_inst2      |debounce_1      |    57|
|15    |    debounce_up_inst    |debounce_2      |    53|
|16    |  seg_inst              |seg             |    46|
|17    |  snake_ctrl_inst       |snake_ctrl      |   488|
+------+------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 857.082 ; gain = 221.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 857.082 ; gain = 563.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 857.082 ; gain = 574.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/xilinx_snake_EGO1/5_vga/greedy_snake.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 01:08:08 2020...
