{"vcs1":{"timestamp_begin":1754722823.372268048, "rt":0.66, "ut":0.35, "st":0.12}}
{"vcselab":{"timestamp_begin":1754722824.079480200, "rt":0.28, "ut":0.21, "st":0.05}}
{"link":{"timestamp_begin":1754722824.394771120, "rt":0.16, "ut":0.12, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754722822.881885233}
{"VCS_COMP_START_TIME": 1754722822.881885233}
{"VCS_COMP_END_TIME": 1754722854.409159613}
{"VCS_USER_OPTIONS": "-full64 -l comp.log -sverilog -debug_access+all -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/dual_mem.v ../rtl/mem_dec.v ../rtl/ram_4096.v +incdir+../env +incdir+../env_lib +incdir+../test ../env_lib/ram_if.sv ../test/ram_pkg.sv ../test/top.sv"}
{"vcs1": {"peak_mem": 3191943}}
{"stitch_vcselab": {"peak_mem": 3192021}}
