/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	hannstar_cabc {
		compatible = "hannstar,cabc";
		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};
		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	chosen {
		stdout-path = &uart1;
	};
	memory {
		reg = <0x10000000 0x18000000 >;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

/*		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 31 0>;
			enable-active-high;
			vin-supply = <&swbst_reg>;
		};
*/
                reg_audio: 1p8v {
                        compatible = "regulator-fixed";
                        regulator-name = "1P8V";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
                };

		reg_2p5v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

	/*	reg_pcie: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pcie_reg>;
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 26 0>;
			regulator-always-on;
			enable-active-high;
		};
	*/
		reg_3p3v: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		wilink_wl_en: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "wilink_wl_en";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio = <&gpio3 17  0>; /* WIFI ENABLE GPIO */
			startup-delay-us = <70000>;
			output_high;
			enable-active-high;
		};

		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 11 0>;
			enable-active-high;
		};

	};

#if 0
	  bt_codec: bt-codec {
		compatible = "linux,bt-sco";
	  };

	  sound-bt {
	  	compatible = "fsl,imx-audio-btlsr";
	  	model = "fsl,imx-audio-btlsr";

	  	ssi-controller = <&ssi2>;
	  	bt-controller = <&bt_codec>;
	  	mux-int-port = <2>;
	  	mux-ext-port = <5>;
	  };


	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};
#endif
	
#if 0
	wlan {
		compatible = "ti,wilink8";
		interrupt-parent = <&gpio1>;
		interrupts = <07 0x04>;
		clocks = <&refclock>;
		clock-names = "refclock";
		/* WiFi module enable GPIO; Required for proper fucntioning of WIFI down and up*/
		pwr-enable = <&gpio3 17 0>;

		refclock: refclock {
			compatible = "ti,wilink-clock";
			#clock-cells = <0>;
			clock-frequency = <38400000>;
		};
	};
#endif
	wlan_bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "wlan_bt_rfkill";
		type = <2>;     /* bluetooth */
		gpios = <&gpio4 5 0>; /* BT enable */
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "mipi_dsi";
		interface_pix_fmt = "RGB24";
		mode_str ="AUO-320";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

#if 0
	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
#endif

#if 1
	backlight_lvds0 {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000>;
		//brightness-levels = <0 63 95 127 159 191 223 255>;
		//default-brightness-level = <6>;
		brightness-levels = <0 2 5 7 10 12 15 17 20 22 25 28 30 33
				    35 38 40 43 45 48 51 53 56 58 61 63 66 
				    68 71 73 76 79 81 84 86 89 91 94 96 99 
				    102 104 107 109 112 114 117 119 122 124
				    127 130 132 135 137 140 142 145 147 150 
				    153 155 158 160 163 165 168 170 173 175 
				    178 181 183 186 188 191 193 196 198 201 
				    204 206 209 211 214 216 219 221 224 226 
				    229 232 234 237 239 242 244 247 249 252 255>;
		default-brightness-level = <90>;
	};
#endif

	backlight_lvds1 {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 366300>;
		brightness-levels = <0 2 5 7 10 12 15 17 20 22 25 28 30 33
				35 38 40 43 45 48 51 53 56 58 61 63 66
				68 71 73 76 79 81 84 86 89 91 94 96 99
				102 104 107 109 112 114 117 119 122 124
				127 130 132 135 137 140 142 145 147 150
				153 155 158 160 163 165 168 170 173 175
				178 181 183 186 188 191 193 196 198 201
				204 206 209 211 214 216 219 221 224 226
				229 232 234 237 239 242 244 247 249 252 255>;
		default-brightness-level = <0>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "disabled";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
/*
	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 27 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
*/
#if 1
	gpio-keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_keypad>;
		/*Removed autorepeat to enable long press of the keys without release event*/
		//autorepeat;
	
		key_up {
			label = "Key UP";
			linux,code = <30>;//'A'
			gpios = <&gpio7 12 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_down {
			label = "Key DOWN";
			linux,code = <48>;//'B'
			gpios = <&gpio7 11 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_left {
			label = "Key LEFT";
			linux,code = <46>;//'C'
			gpios = <&gpio1 5 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_right {
			label = "Key RIGHT";
			linux,code = <32>;//'D'
			gpios = <&gpio1 6 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_enter {
			label = "Key ENTER";
			linux,code = <18>;//'E'
			gpios = <&gpio4 29 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_left_eye {
			label = "Key LEFT_EYE";
			linux,code = <38>;//'L'
			gpios = <&gpio4 14 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_right_eye {
			label = "Key RIGHT_EYE";
			linux,code = <19>;//'R'
			gpios = <&gpio4 15 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};
		key_on_off{
			label = "KEY_ON_OFF";
			linux,code = <24>;//'O'
			gpios = <&gpio6 00 1>;
			debounce-interval = <50>;
			// gpio-key,wakeup;
		};

		dc_detect_interrupt{
			label = "DC_DETECT_WAKEUP";
			gpios = <&gpio5 19 1>;
			linux,code = <50>;//'M'
			 gpio-key,wakeup;

		};
	};
#endif	
	sound {
                compatible = "fsl,imx6q-esomimx6-wm8750",
                              "fsl,imx-audio-wm8750";
		model = "wm8750-audio";
                ssi-controller = <&ssi1>;
                audio-codec = <&codec>;
                audio-routing =
                        "Ext Spk", "ROUT2",
                        "Ext Spk", "LOUT2";
                mux-int-port = <1>;
                mux-ext-port = <3>;
       };
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};

&clks {
	//fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
	//fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
};

#if 0
/* eSOMiMX6 does not have SPI NOR flash mounted */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

};
#endif

/* eSOMiMX6 supports two chip selects for ECSPI2; Since CSO is connected to SPI connector in ANKAA
   and CS1 is connected to GPIO header, properties has been defined as if only one chip select is
   supported */
&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio2 26 0>,<&gpio2 27 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
	
	/*himax hx8347 display*/
    	fb_hx8347g@1 {
		compatible = "himax,fb_hx8347g";
		reg = <1>;/* CS1 */
		spi-max-frequency = <140000>;
		pinctrl-names = "default";
  		pinctrl-0 = <&pinctrl_lcd>;
		buswidth = <16>;
                regwidth = <16>;
		//spi-cpol;
		//spi-cpha;
		pwdn-gpios = <&gpio5 14 0>;
		reset-gpios = <&gpio4 27 1>;
		status = "okay";
	};

	/* added for touchscreen on SPI2 */
      	tsc2046@0 {
        	compatible = "ti,tsc2046";
  		pinctrl-names = "default";
  		pinctrl-0 = <&pinctrl_touch>;
              	spi-max-frequency = <2000000>;//1500000
		vcc-supply = <&reg_3p3v>; 
		
            	reg = <0>; /* CS0 */
		interrupt-parent = <&gpio4>;
		interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
	        pendown-gpio = <&gpio4 28 0>;
		//ti,keep-vref-on;//without working
		/* driver defaults */
#if 1
		ti,x-min = /bits/ 16 <0>;
		ti,y-min = /bits/ 16 <0>;
		ti,x-max = /bits/ 16 <4095>;
		ti,y-max = /bits/ 16 <3930>;
		//ti,vref-delay-usecs = /bits/ 16 <100>;
		ti,pressure-min = /bits/ 16 <0>;
		ti,pressure-max = /bits/ 16 <65535>;
		ti,x-plate-ohms = /bits/ 16 <400>;
		ti,debounce-max = /bits/ 16 <30>;//2
		ti,debounce-tol = /bits/ 16 <10>;//4 
		ti,debounce-rep = /bits/ 16 <1>;  

#endif

#if 0
		ti,x-min = /bits/ 16 <50>;
		ti,x-max = /bits/ 16 <3830>;
		ti,y-min = /bits/ 16 <90>;
		ti,y-max = /bits/ 16 <3930>;
		ti,vref-delay-usecs = /bits/ 16 <450>;
		ti,x-plate-ohms = /bits/ 16 <450>;
		ti,y-plate-ohms = /bits/ 16 <250>;
		ti,pressure-max = /bits/ 16 <15000>;
	//	ti,debounce-rep = /bits/ 16 <0>;
	//	ti,debounce-tol = /bits/ 16 <65535>;
	//	ti,debounce-max = /bits/ 16 <1>;
		ti,debounce-max = /bits/ 16 <30>;
		ti,debounce-tol = /bits/ 16 <10>; 
		ti,debounce-rep = /bits/ 16 <1>;  

#endif

		//linux,wakeup;
		ti,swap-xy;
		
		status = "okay";

    	};	
};

#if 1
&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";
	
	/*python 480 parallel camera*/
	py480: py480@0 {
		compatible = "py480";
		reg = <0>;
		spi-max-frequency = <1000000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_py480_csi1>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		cam_en-gpios = <&gpio6 5 0>;
		pix_en-gpios = <&gpio5 29 0>;
		clk_en-gpios = <&gpio3 31 0>;
		fivev_en-gpios = <&gpio6 2 0>;
		buswidth = <26>;
                regwidth = <16>;
		rst-gpios = <&gpio3 21 0>;
		ipu_id = <1>;
		csi_id = <1>;
		mclk = <68000000>;
		mclk_source = <0>;
		status = "okay";
	};
	
};
#endif

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 27 0>;
	fsl,magic-packet;
	status = "disabled";
};

/* In ANKAA, CAN1 signals are connected to GPIO header */
#if 0
&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "okay";
};
#endif

#if 0
&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2>;
	status = "okay";
};
#endif

&gpc {
	fsl,ldo-bypass = <1>;
	fsl,wdog-reset = <2>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "disabled";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "disabled";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "disabled";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "disabled";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	pcf8523_rtc@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
		//wakeup-source;
		status = "okay";
	};

	// RTC for Rev-B boards
	rv8803_rtc@32 {
		compatible = "microcrystal,rv8803";
		reg = <0x32>;
		status = "okay";
	};

	codec: wm8750@1a {
		compatible = "wlf,wm8750";
                reg = <0x1a>;
                clocks = <&clks 201>;
                DCVDD-supply = <&reg_audio>;
                DBVDD-supply = <&reg_audio>;
                AVDD-supply = <&reg_3p3v>;
                HPVDD-supply = <&reg_3p3v>;
		status = "okay";
	};
};

&i2c2 {
	clock-frequency = <412500>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <2500000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
                               regulator-min-microvolt = <2500000>;
                               regulator-max-microvolt = <2500000>;
                               regulator-boot-on;
                               regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
			};
		};
	};

	lsm6ds0@0x6B {
		compatible = "st,lsm6ds0";
		reg = <0x6B>;
		rot-matrix = /bits/ 16 <(1) (0) (0)
					(0) (1) (0)
					(0) (0) (1)>;
		g-poll-interval = <100>;
		g-min-interval = <2>;
		g-fs-range = <0>;
		x-poll-interval = <100>;
		x-min-interval = <1>;
		x-fs-range = <0>;
		aa-filter-bw = <0>;
	};

	se2100_mipi: se2100_mipi@6E {
                compatible = "se2100_mipi";
		reg = <0x6E>;
                clocks = <&clks 201>;
                clock-names = "csi_mclk";
		pinctrl-names ="default";
		pinctrl-0 =<&pinctrl_barcode>;
		2p8_en-gpios = <&gpio6 4 0>;
		pwdn-gpios = <&gpio5 9 0>;
		mclk_en-gpios= <&gpio4 31 0>;
                ipu_id = <0>;
                csi_id = <0>;
                vc = <0>;
                mclk = <24000000>;
                mclk_source = <0>;
                status="okay";
        };
};

#if 0
&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};


};
#endif

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x80000000 /* Audio codec clock */
				MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K 0x0001B0B0 /* WiFi clock */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000 /* eMMC nRST; Not yet used */
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000 /* emergency shutdown */
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000 /* RGMII nRST; Not yet used */
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000 /* Indication LED2 */
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000 /* BT_MOD_WU, need to know the purpose */
				/* GPIO header in ANKAA board */
				/* MIPI DSI lines are not clocked since they cannot be multiplexed */
				/* I2C3 lines are not muxed here as GPIO header since they are connected to HDMI display */
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000
				MX6QDL_PAD_GPIO_1__GPIO1_IO01 0x80000000
			//	MX6QDL_PAD_EIM_LBA__GPIO2_IO27 0x80000000
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0x80000000
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 0x80000000 /* Need to know if this will work? */
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 0x80000000
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
				MX6QDL_PAD_SD4_CLK__GPIO7_IO10 0x80000000
				MX6QDL_PAD_SD4_CMD__GPIO7_IO09 0x80000000
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x80000000
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x80000000
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14 0x80000000
				MX6QDL_PAD_EIM_DA15__EIM_AD15 0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x80000000
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x80000000
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0x80000000
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 0x80000000
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17 0x80000000
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x80000000
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x80000000
				//MX6QDL_PAD_GPIO_16__GPIO7_IO11 0x80000000
				//MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13 0x80000000
				/* End of GPIO headers */

			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			//	MX6QDL_PAD_EIM_DA3__GPIO3_IO03    0x0001B0B0
				/*Pin mux for BT Codec*/
				MX6QDL_PAD_KEY_COL0__AUD5_TXC     0x130b0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS    0x130b0
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD     0x130b0
				MX6QDL_PAD_KEY_ROW1__AUD5_RXD     0x130b0
			>;
		};

		pinctrl_wdog1: wdog {
			fsl,pins = <
			//	MX6QDL_PAD_EIM_DA5__GPIO3_IO05          0x0001B0B0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__ECSPI2_MISO		0x100b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x100b1
				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI		0x100b1
				MX6QDL_PAD_EIM_RW__GPIO2_IO26           0x000b1
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27           0x000b1
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 	0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 	0x100b1
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 	0x100b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x100b1
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
			>;
		};

		pinctrl_can2: can2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX   	0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 	0x80000000
 			>;
 		};


		pinctrl_i2c2_egalax_int: egalax_i2c2_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
			>;
		};

		pinctrl_i2c3_egalax_int: egalax_i2c3_intgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  		0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
                              //  MX6QDL_PAD_EIM_DA4__GPIO3_IO04             0x0001B0B0 /*CAM1_STROBE*/
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x0001B0B0
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x0001B0B0
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x0001B0B0
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x0001B0B0
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x0001B0B0
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x0001B0B0
			>;
		};

		    pinctrl_py480_csi1: py480_csi1 { /* parallel camera 1*/  
			      fsl,pins = <

				   MX6QDL_PAD_EIM_D21__GPIO3_IO21          0x0001B0B0  /*rst-pins*/
				   MX6QDL_PAD_EIM_D31__GPIO3_IO31	   0x0001B0B0  /*clk_en-gpios*/
                                   MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05       0x0001B0B0  /*cam_en-gpios regulator*/
                                   MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29       0x0001B0B0  /*pix_en-gpios*/				
							     
				   MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK    0x0001B0B0  
				   MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC    0x0001B0B0 
				   MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC    0x0001B0B0  
			         //  MX6QDL_PAD_EIM_DA10__IPU2_CSI1_DATA_EN  0x0001B0B0 

				   MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19    0x0001B0B0  
				   MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18    0x0001B0B0 
				   MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17    0x0001B0B0 
				   MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16    0x0001B0B0  
				   MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15    0x0001B0B0  
				   MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14    0x0001B0B0 
				   MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13    0x0001B0B0 
				   MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12    0x0001B0B0 
				   MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11    0x0001B0B0
				   MX6QDL_PAD_EIM_EB1__IPU2_CSI1_DATA10    0x0001B0B0
					 
				   MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09    0x0001B0B0
				   MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08    0x0001B0B0 
				   MX6QDL_PAD_EIM_DA2__IPU2_CSI1_DATA07    0x0001B0B0 
				   MX6QDL_PAD_EIM_DA3__IPU2_CSI1_DATA06    0x0001B0B0  
				   MX6QDL_PAD_EIM_DA4__IPU2_CSI1_DATA05    0x0001B0B0 
				   MX6QDL_PAD_EIM_DA5__IPU2_CSI1_DATA04    0x0001B0B0
					
			      >;  
			    }; 
 
		/*touchscreen tsc2046*/
		pinctrl_touch: touchgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x1b0b0 // IRQ 
			>;
		};


		pinctrl_keypad: keypad {//keypad 7gpios
			fsl,pins = <

				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b0
				MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x1b0b0
				MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x1b0b0
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1b0b0
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	0x1b0b0
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x1b0b0
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x1b0b0
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	0x1b0b0 
			>;
		};
	
		pinctrl_lcd: lcdgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x1b0b0
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	0x1b0b0
			>;
		};

		pinctrl_barcode: bargrp{
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04       0x1b0b0
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09      0x1b0b0
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31      0x1b0b0
			>;
		};
		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1b0b1
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b1
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
			>;
		};
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_RST__UART3_RTS_B		0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
			>;
		};
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x1b0b1
			>;
		};
		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17071
				MX6QDL_PAD_NANDF_D0__SD1_DATA4		0x17071
				MX6QDL_PAD_NANDF_D1__SD1_DATA5		0x17071
				MX6QDL_PAD_NANDF_D2__SD1_DATA6		0x17071
				MX6QDL_PAD_NANDF_D3__SD1_DATA7		0x17071
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x1F059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x1F059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x1F059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x1F059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x1F059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x1F059
				MX6QDL_PAD_EIM_D17__GPIO3_IO17          0x1F088
			>;
		};

	};

	gpio_leds {
		pinctrl_gpio_leds: gpioledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
			>;
		};
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			
			timing0: 240x320M {
				clock-frequency = <5000000>;//for vsync 60 hz typical
				hactive = <240>;
				vactive = <320>;
				hback-porch = <4>;
				hfront-porch = <8>;
				vback-porch = <2>;
				vfront-porch = <4>;
				hsync-len = <2>;
				vsync-len = <2>;
			}; 
		}; 
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <1>;
};

/*
&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio4 27 0>;
};
*/

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&ssi2 {
	status = "okay";
};

/* Debug UART */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* RS232 port (MCU for Pollux4) */
&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
};

/* esomimx6 : bluetooth */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

/* pollux4 :RFID */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};


#if 0
&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "disabled";
};
#endif
&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

/* eMMC */
&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	cd-gpios = <&gpio4 25 1>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

/* uSDHC1, TiWi wl1271 */
&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&wilink_wl_en>;
	ocr-limit = <0x80>;     /* 1.65v - 1.95v */
	/*cap-power-off-card;*/
	keep-power-in-suspend;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@2 {
		compatible = "ti,wilink8";
		reg = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
		ref-clock-frequency = <38400000>;
	};

};

&se2100_mipi {
	vc = <0>;
};

&wdog1 {
       pinctrl-names = "default";
       pinctrl-0 = <&pinctrl_wdog1>;
        status = "disabled";
};

&wdog2 {
	status = "okay";
};
