<!DOCTYPE HTML>
<html lang="en" class="sidebar-visible no-js rust">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Hardware Interfaces - Computer Systems Engineering Notes</title>
        <!-- Custom HTML head -->
        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">
        <link rel="stylesheet" href="../css/print.css" media="print">
        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">
        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="../highlight.css">
        <link rel="stylesheet" href="../tomorrow-night.css">
        <link rel="stylesheet" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
    </head>
    <body>
        <!-- Provide site root to javascript -->
        <script type="text/javascript">
            var path_to_root = "../";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "rust";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script type="text/javascript">
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script type="text/javascript">
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('rust')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script type="text/javascript">
            var html = document.querySelector('html');
            var sidebar = 'hidden';
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item affix "><a href="../intro.html">Introduction</a></li><li class="chapter-item "><a href="../cs118/index.html"><strong aria-hidden="true">1.</strong> CS118</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs118/floats.html"><strong aria-hidden="true">1.1.</strong> IEEE 754</a></li><li class="chapter-item "><a href="../cs118/oop.html"><strong aria-hidden="true">1.2.</strong> OOP Principles</a></li><li class="chapter-item "><a href="../cs118/exceptions.html"><strong aria-hidden="true">1.3.</strong> Java Exceptions & Generics</a></li></ol></li><li class="chapter-item "><a href="../cs126/index.html"><strong aria-hidden="true">2.</strong> CS126</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs126/arrays.html"><strong aria-hidden="true">2.1.</strong> Arrays & Linked Lists</a></li><li class="chapter-item "><a href="../cs126/analysis.html"><strong aria-hidden="true">2.2.</strong> Analysis of Algorithms</a></li><li class="chapter-item "><a href="../cs126/recursion.html"><strong aria-hidden="true">2.3.</strong> Recursive Algorithms</a></li><li class="chapter-item "><a href="../cs126/stacks.html"><strong aria-hidden="true">2.4.</strong> Stacks & Queues</a></li><li class="chapter-item "><a href="../cs126/lists.html"><strong aria-hidden="true">2.5.</strong> Lists</a></li><li class="chapter-item "><a href="../cs126/maps.html"><strong aria-hidden="true">2.6.</strong> Maps</a></li><li class="chapter-item "><a href="../cs126/hash.html"><strong aria-hidden="true">2.7.</strong> Hash Tables</a></li><li class="chapter-item "><a href="../cs126/sets.html"><strong aria-hidden="true">2.8.</strong> Sets</a></li><li class="chapter-item "><a href="../cs126/trees.html"><strong aria-hidden="true">2.9.</strong> Trees</a></li><li class="chapter-item "><a href="../cs126/pqs.html"><strong aria-hidden="true">2.10.</strong> Priority Queues</a></li><li class="chapter-item "><a href="../cs126/heaps.html"><strong aria-hidden="true">2.11.</strong> Heaps</a></li><li class="chapter-item "><a href="../cs126/skip-lists.html"><strong aria-hidden="true">2.12.</strong> Skip Lists</a></li><li class="chapter-item "><a href="../cs126/graphs.html"><strong aria-hidden="true">2.13.</strong> Graphs</a></li></ol></li><li class="chapter-item "><a href="../cs132/index.html"><strong aria-hidden="true">3.</strong> CS132</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs132/logic.html"><strong aria-hidden="true">3.1.</strong> Digital Logic</a></li><li class="chapter-item "><a href="../cs132/assembly.html"><strong aria-hidden="true">3.2.</strong> Assembly</a></li><li class="chapter-item "><a href="../cs132/memory.html"><strong aria-hidden="true">3.3.</strong> Memory Systems</a></li><li class="chapter-item "><a href="../cs132/io.html"><strong aria-hidden="true">3.4.</strong> I/O</a></li><li class="chapter-item "><a href="../cs132/architecture.html"><strong aria-hidden="true">3.5.</strong> Microprocessor Architecture</a></li></ol></li><li class="chapter-item "><a href="../cs141/index.html"><strong aria-hidden="true">4.</strong> CS141</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs141/types.html"><strong aria-hidden="true">4.1.</strong> Types & Typeclasses</a></li><li class="chapter-item "><a href="../cs141/recursion.html"><strong aria-hidden="true">4.2.</strong> Recursion</a></li><li class="chapter-item "><a href="../cs141/functions.html"><strong aria-hidden="true">4.3.</strong> Higher Order Functions</a></li><li class="chapter-item "><a href="../cs141/lazy.html"><strong aria-hidden="true">4.4.</strong> Lazy Evaluation</a></li><li class="chapter-item "><a href="../cs141/reasoning.html"><strong aria-hidden="true">4.5.</strong> Reasoning About Programs</a></li><li class="chapter-item "><a href="../cs141/functors.html"><strong aria-hidden="true">4.6.</strong> Functors & Foldables</a></li><li class="chapter-item "><a href="../cs141/applicatives.html"><strong aria-hidden="true">4.7.</strong> Applicative Functors</a></li><li class="chapter-item "><a href="../cs141/monads.html"><strong aria-hidden="true">4.8.</strong> Monads</a></li><li class="chapter-item "><a href="../cs141/tlp.html"><strong aria-hidden="true">4.9.</strong> Type-Level Programming</a></li></ol></li><li class="chapter-item "><a href="../es191/index.html"><strong aria-hidden="true">5.</strong> ES191</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es191/symbols-and-conventions.html"><strong aria-hidden="true">5.1.</strong> Circuit Symbols & Conventions</a></li><li class="chapter-item "><a href="../es191/nodal.html"><strong aria-hidden="true">5.2.</strong> Nodal Analysis</a></li><li class="chapter-item "><a href="../es191/mesh.html"><strong aria-hidden="true">5.3.</strong> Mesh Analysis</a></li><li class="chapter-item "><a href="../es191/thevenin.html"><strong aria-hidden="true">5.4.</strong> Thevenin Circuits</a></li><li class="chapter-item "><a href="../es191/rc.html"><strong aria-hidden="true">5.5.</strong> First Order RC Circuits</a></li><li class="chapter-item "><a href="../es191/rl.html"><strong aria-hidden="true">5.6.</strong> First Order RL Circuits</a></li><li class="chapter-item "><a href="../es191/ac.html"><strong aria-hidden="true">5.7.</strong> AC Circuits</a></li><li class="chapter-item "><a href="../es191/diodes.html"><strong aria-hidden="true">5.8.</strong> Diodes</a></li><li class="chapter-item "><a href="../es191/transistors.html"><strong aria-hidden="true">5.9.</strong> Transistors</a></li><li class="chapter-item "><a href="../es191/opamps.html"><strong aria-hidden="true">5.10.</strong> Op Amps</a></li><li class="chapter-item "><a href="../es191/filters.html"><strong aria-hidden="true">5.11.</strong> Passive Filters</a></li><li class="chapter-item "><a href="../es191/equations.html"><strong aria-hidden="true">5.12.</strong> Equation Reference</a></li></ol></li><li class="chapter-item "><a href="../es193/index.html"><strong aria-hidden="true">6.</strong> ES193</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es193/functions.html"><strong aria-hidden="true">6.1.</strong> Functions, Conics & Asymptotes</a></li><li class="chapter-item "><a href="../es193/complex.html"><strong aria-hidden="true">6.2.</strong> Complex Numbers</a></li><li class="chapter-item "><a href="../es193/vectors.html"><strong aria-hidden="true">6.3.</strong> Vectors</a></li><li class="chapter-item "><a href="../es193/matrices.html"><strong aria-hidden="true">6.4.</strong> Matrices</a></li><li class="chapter-item "><a href="../es193/equations.html"><strong aria-hidden="true">6.5.</strong> Simultaneous Linear Equations</a></li><li class="chapter-item "><a href="../es193/diff.html"><strong aria-hidden="true">6.6.</strong> Differentiation</a></li><li class="chapter-item "><a href="../es193/int.html"><strong aria-hidden="true">6.7.</strong> Integration</a></li><li class="chapter-item "><a href="../es193/diffeq.html"><strong aria-hidden="true">6.8.</strong> Differential Equations</a></li><li class="chapter-item "><a href="../es193/laplace.html"><strong aria-hidden="true">6.9.</strong> Laplace Transforms</a></li><li class="chapter-item "><a href="../es193/stats.html"><strong aria-hidden="true">6.10.</strong> Probability & Statistics</a></li><li class="chapter-item "><a href="../es193/equationref.html"><strong aria-hidden="true">6.11.</strong> Equation Reference</a></li></ol></li><li class="chapter-item "><a href="../es197/index.html"><strong aria-hidden="true">7.</strong> ES197</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es197/mech1.html"><strong aria-hidden="true">7.1.</strong> Translational Mechanical Systems</a></li><li class="chapter-item "><a href="../es197/mech2.html"><strong aria-hidden="true">7.2.</strong> Rotational Mechanical Systems</a></li><li class="chapter-item "><a href="../es197/electrical.html"><strong aria-hidden="true">7.3.</strong> Electrical Systems</a></li><li class="chapter-item "><a href="../es197/thermal.html"><strong aria-hidden="true">7.4.</strong> Thermal Systems</a></li><li class="chapter-item "><a href="../es197/data.html"><strong aria-hidden="true">7.5.</strong> Data Driven Models</a></li><li class="chapter-item "><a href="../es197/step1.html"><strong aria-hidden="true">7.6.</strong> First Order Step Response</a></li><li class="chapter-item "><a href="../es197/step2.html"><strong aria-hidden="true">7.7.</strong> Second Order Step Response</a></li><li class="chapter-item "><a href="../es197/transfer.html"><strong aria-hidden="true">7.8.</strong> Transfer Functions</a></li><li class="chapter-item "><a href="../es197/freq1.html"><strong aria-hidden="true">7.9.</strong> First Order Frequency Response</a></li><li class="chapter-item "><a href="../es197/freq2.html"><strong aria-hidden="true">7.10.</strong> Second Order Frequency Response</a></li></ol></li><li class="chapter-item "><a href="../cs241/index.html"><strong aria-hidden="true">8.</strong> CS241</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs241/os.html"><strong aria-hidden="true">8.1.</strong> Operating Systems</a></li><li class="chapter-item "><a href="../cs241/cn.html"><strong aria-hidden="true">8.2.</strong> Networks</a></li></ol></li><li class="chapter-item "><a href="../cs257/index.html"><strong aria-hidden="true">9.</strong> CS257</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs257/memory.html"><strong aria-hidden="true">9.1.</strong> Memory Systems</a></li><li class="chapter-item "><a href="../cs257/architecture.html"><strong aria-hidden="true">9.2.</strong> Processor Architecture</a></li><li class="chapter-item "><a href="../cs257/parallelism.html"><strong aria-hidden="true">9.3.</strong> Parallelism</a></li><li class="chapter-item "><a href="../cs257/io.html"><strong aria-hidden="true">9.4.</strong> I/O</a></li><li class="chapter-item "><a href="../cs257/embedded.html"><strong aria-hidden="true">9.5.</strong> Embedded Systems & Security</a></li></ol></li><li class="chapter-item "><a href="../cs261/index.html"><strong aria-hidden="true">10.</strong> CS261</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs261/management.html"><strong aria-hidden="true">10.1.</strong> Project Management</a></li><li class="chapter-item "><a href="../cs261/design.html"><strong aria-hidden="true">10.2.</strong> System Design & Implementation</a></li><li class="chapter-item "><a href="../cs261/hci.html"><strong aria-hidden="true">10.3.</strong> Human Computer Interaction</a></li><li class="chapter-item "><a href="../cs261/testing.html"><strong aria-hidden="true">10.4.</strong> Testing</a></li></ol></li><li class="chapter-item "><a href="../es2c0/index.html"><strong aria-hidden="true">11.</strong> ES2C0</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c0/diodes.html"><strong aria-hidden="true">11.1.</strong> Diodes</a></li><li class="chapter-item "><a href="../es2c0/oscillators.html"><strong aria-hidden="true">11.2.</strong> Oscillators</a></li><li class="chapter-item "><a href="../es2c0/bjt.html"><strong aria-hidden="true">11.3.</strong> BJTs</a></li><li class="chapter-item "><a href="../es2c0/bjt-amps.html"><strong aria-hidden="true">11.4.</strong> BJT Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/mosfet.html"><strong aria-hidden="true">11.5.</strong> MOSFETs</a></li><li class="chapter-item "><a href="../es2c0/mosfet-amps.html"><strong aria-hidden="true">11.6.</strong> MOSFET Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/differential.html"><strong aria-hidden="true">11.7.</strong> Differential Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/opamps.html"><strong aria-hidden="true">11.8.</strong> Op-Amp Circuits</a></li></ol></li><li class="chapter-item "><a href="../es2c6/index.html"><strong aria-hidden="true">12.</strong> ES2C6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c6/control.html"><strong aria-hidden="true">12.1.</strong> Control Systems</a></li><li class="chapter-item "><a href="../es2c6/mechanics.html"><strong aria-hidden="true">12.2.</strong> Drive Systems</a></li><li class="chapter-item "><a href="../es2c6/sensors.html"><strong aria-hidden="true">12.3.</strong> Sensors</a></li><li class="chapter-item "><a href="../es2c6/electromagnetics.html"><strong aria-hidden="true">12.4.</strong> Electromagnetics & Motors</a></li><li class="chapter-item "><a href="../es2c6/ac.html"><strong aria-hidden="true">12.5.</strong> AC Power</a></li><li class="chapter-item "><a href="../es2c6/3phase.html"><strong aria-hidden="true">12.6.</strong> Three Phase AC Systems</a></li></ol></li><li class="chapter-item "><a href="../es2c7/index.html"><strong aria-hidden="true">13.</strong> ES2C7</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c7/binomial.html"><strong aria-hidden="true">13.1.</strong> Binomial Theorem & Taylor Series</a></li><li class="chapter-item "><a href="../es2c7/matrices.html"><strong aria-hidden="true">13.2.</strong> Matrices & Quadratic Forms</a></li><li class="chapter-item "><a href="../es2c7/equations.html"><strong aria-hidden="true">13.3.</strong> Linear Simultaneous Equations</a></li><li class="chapter-item "><a href="../es2c7/eigen.html"><strong aria-hidden="true">13.4.</strong> Eigenvalues & Eigenvectors</a></li><li class="chapter-item "><a href="../es2c7/systems.html"><strong aria-hidden="true">13.5.</strong> Oscillators & State Space Systems</a></li><li class="chapter-item "><a href="../es2c7/calculus.html"><strong aria-hidden="true">13.6.</strong> Matrix Differential Calculus</a></li><li class="chapter-item "><a href="../es2c7/optimisation.html"><strong aria-hidden="true">13.7.</strong> Optimisation</a></li><li class="chapter-item "><a href="../es2c7/fourier.html"><strong aria-hidden="true">13.8.</strong> Fourier Series & Transforms</a></li><li class="chapter-item "><a href="../es2c7/z.html"><strong aria-hidden="true">13.9.</strong> Z Transforms</a></li><li class="chapter-item "><a href="../es2c7/pdes.html"><strong aria-hidden="true">13.10.</strong> Partial Differential Equations</a></li></ol></li><li class="chapter-item expanded "><a href="../es2e3/index.html"><strong aria-hidden="true">14.</strong> ES2E3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2e3/logic.html"><strong aria-hidden="true">14.1.</strong> Logic</a></li><li class="chapter-item "><a href="../es2e3/hdl.html"><strong aria-hidden="true">14.2.</strong> Hardware Description Languages</a></li><li class="chapter-item "><a href="../es2e3/verilog.html"><strong aria-hidden="true">14.3.</strong> Structural & Behavioual Verilog</a></li><li class="chapter-item "><a href="../es2e3/design.html"><strong aria-hidden="true">14.4.</strong> FPGA Design Flow</a></li><li class="chapter-item "><a href="../es2e3/architecture.html"><strong aria-hidden="true">14.5.</strong> FPGA Architecture</a></li><li class="chapter-item "><a href="../es2e3/sequential.html"><strong aria-hidden="true">14.6.</strong> Sequential Verilog</a></li><li class="chapter-item "><a href="../es2e3/fsm.html"><strong aria-hidden="true">14.7.</strong> Finite State Machines</a></li><li class="chapter-item "><a href="../es2e3/verification.html"><strong aria-hidden="true">14.8.</strong> Verification</a></li><li class="chapter-item "><a href="../es2e3/arithmetic.html"><strong aria-hidden="true">14.9.</strong> FPGA Arithmetic</a></li><li class="chapter-item "><a href="../es2e3/timing.html"><strong aria-hidden="true">14.10.</strong> Timing & Pipelining</a></li><li class="chapter-item expanded "><a href="../es2e3/interfaces.html" class="active"><strong aria-hidden="true">14.11.</strong> Hardware Interfaces</a></li><li class="chapter-item "><a href="../es2e3/processors.html"><strong aria-hidden="true">14.12.</strong> Processor Implementation</a></li></ol></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust (default)</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">Computer Systems Engineering Notes</h1>

                    <div class="right-buttons">
                        <a href="../print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>
                        <a href="https://github.com/Joeyh021/notes" title="Git repository" aria-label="Git repository">
                            <i id="git-repository-button" class="fa fa-github"></i>
                        </a>
                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>
                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script type="text/javascript">
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css" integrity="sha384-AfEj0r4/OFrOo5t7NnNe46zW/tFgW6x/bCJG8FqQCEo3+Aro6EYUG4+cU+KJWu/X" crossorigin="anonymous">
<h1 id="interfaces"><a class="header" href="#interfaces">Interfaces</a></h1>
<ul>
<li>FPGAs come in a wide variety of packages with a range of IO capabilities
<ul>
<li>Most pins are reserved for specific uses such as voltage rails, clocks, configuration</li>
<li>Other pins are multifunction and used for I/O</li>
</ul>
</li>
<li>FPGAs can be incorporated into a system in many ways
<ul>
<li>Standalone, interfacing with peripherals and implementing all functionality</li>
<li>As a peer to a more general purpose processor, connected with high bandwith</li>
<li>As an accelerator on a high performance bus with shared memory</li>
<li>As a separate device that communicates with another processor over a lower throughput bus</li>
</ul>
</li>
<li>How to integerate and communicate with an FPGA depends on the application
<ul>
<li>Tightly coupled offers good bandwith but requires complex OS support</li>
<li>Treating it as an accelerator like a GPU allows it to work with the CPU</li>
</ul>
</li>
<li>New hybrid FPGA designs that include an embedded processor in the same fabric
<ul>
<li>Design built around a processor subsystem along with programmable logic</li>
<li>High throughput interconnect</li>
</ul>
</li>
</ul>
<h2 id="adcs-and-dacs"><a class="header" href="#adcs-and-dacs">ADCs and DACs</a></h2>
<ul>
<li>Interfacing with the real, analog world requires converting between analog and digital signals</li>
<li>Analog-to-digital converters take an analog voltage level and convert it to a digital word</li>
<li>Digital-to-analog converters take a digital word and convert to an analog voltage level</li>
<li>ADCs and DACs are characterised by
<ul>
<li>Sampling rate: the number of values the device can create/consume per second
<ul>
<li>Determines the bandwidth based on the Nyquist theorem</li>
</ul>
</li>
<li>Resolution: the number of different levels the device can differentiate between</li>
<li>Various fidelity characteristics such as linearity, noise, jitter</li>
</ul>
</li>
<li>In most cases, external ADCs/DACs are used with FPGAs</li>
<li>Modern FPGAs include analog interfaces with internal ADCs</li>
<li>Recent RFSoC radio-focused FPGAs include high speed ADCs and DACs on chip for integrated RF implementation</li>
</ul>
<h2 id="gpio"><a class="header" href="#gpio">GPIO</a></h2>
<ul>
<li>Most FPGAs and microcontrollers have pins for general purpose I/O</li>
<li>Each pin can be set as an input or output for a single bit</li>
<li>The I/O voltage level is customisable for banks of GPIO pins</li>
<li>Easiest way to get data in and out of an FPGA</li>
<li>Support switching rates of over 200MHz</li>
<li>The number of pins is generally limited and insufficient for creating large parallel data busses
<ul>
<li>Parallel I/O at high speeds requires detailed timing calibration and synchronisation</li>
</ul>
</li>
</ul>
<h2 id="pwm"><a class="header" href="#pwm">PWM</a></h2>
<ul>
<li>Method of switching an output on and off, where the ratio of on to off, the duty cycle, gives an average output level</li>
<li>Used for changing motor speed, servo direction, LED brightness</li>
<li>Works due to the inertial load of output devices
<ul>
<li>High speed switching means the overall output level is the average of the high and low periods</li>
<li>An LED flickering at 500Hz cannot be detected as flickering by a human eye</li>
</ul>
</li>
<li>Microcontrollers use timers to generate waveforms, and the number of timers available limits the number of PWM signals that can be generated</li>
<li>FPGAs can create counters specifically for PWM</li>
</ul>
<pre><code class="language-Verilog">module pwmgen #(parameter CNTR_BITS=6) (input clk, rst,
                input [CNTR_BITS-1:0] duty,
                output pwm_out);

reg [CNTR_BITS-1:0] pwm_step;

always @ (posedge clk) begin
    if(rst)
        pwm_step &lt;= 1'b0;
    else
        pwm_step &lt;= pwm_step + 1'b1;
end

assign pwm_out = (duty &gt;= pwm_step);

endmodule
</code></pre>
<ul>
<li><code>CNTR_BITS</code> is the width of the counter</li>
<li><code>duty</code> is the number of steps that the pwm signal is high for</li>
<li><code>pwm_step</code> is the internal counter for each period</li>
</ul>
<h2 id="uart"><a class="header" href="#uart">UART</a></h2>
<ul>
<li>Universal Asynchronous Receiver/Transmitter is the easier way of sending multi-bit data between two systems
<ul>
<li>Uses a single wire</li>
<li>Asynchronous because no clock line between
<ul>
<li>Baud rate is pre-agreed</li>
</ul>
</li>
</ul>
</li>
<li>Data is transmitted in frames
<ul>
<li>Frames can vary in bit length, and sometimes include parity, start, and stop bits</li>
</ul>
</li>
<li>Shift register is used at either end for parallel-serial conversion</li>
<li>Rx of one device connected to Tx of another</li>
<li>Combination of start and stop bit means frames can always be detected</li>
<li>Can be issues when clocks are not well matched, which limits possible throughput</li>
</ul>
<h2 id="spi"><a class="header" href="#spi">SPI</a></h2>
<ul>
<li>Serial Peripheral Interface is a syncrhonous communication protocol that uses a shared clock at both transmitter and receiver</li>
<li>Master initiates communication and generates clock</li>
<li>Slave devices used as peripherals
<ul>
<li>A single master can communicate with multiple slaves on the same SPI bus</li>
</ul>
</li>
<li>Four signals required
<ul>
<li><code>SCLK</code> - the clock generated by the master</li>
<li><code>MISO</code> - master in slave out
<ul>
<li>Data input from slave to master</li>
</ul>
</li>
<li><code>MOSI</code>
<ul>
<li>Data output from master to slave</li>
</ul>
</li>
<li><code>SS</code> - slave select
<ul>
<li>Select which slave is being communicated with</li>
<li>Typically active low</li>
</ul>
</li>
</ul>
</li>
<li>Each slave connected to a master requires a separate slave select line</li>
<li>Master outputs the same clock for synchronous communication</li>
</ul>
<p><img src="./img/spi.png" alt="" /></p>
<ul>
<li>To initiate communication, the master sets the required slave select line low and sends a clock signal</li>
<li>On each clock edge, the data can be sent bi-directionally on <code>MOSI</code> and <code>MISO</code></li>
<li>With multiple slaves, the <code>MISO</code> line must only be driven by one at a time so other slaves must be set to high impedance</li>
<li>All devices must agree on clock frequency, polarity and phase
<ul>
<li>Specified in datasheets</li>
</ul>
</li>
</ul>
<h2 id="i2c"><a class="header" href="#i2c">I2C</a></h2>
<ul>
<li>Inter-intergrated circuit protocol is similar do SPI but has different features
<ul>
<li>Uses fewer wires due to lack of slave select lines</li>
<li>Uses addressing to allow a large number of devices to share the same lines</li>
</ul>
</li>
<li>Only two wires
<ul>
<li>SDA - serial data</li>
<li>SCL - serial clock</li>
<li>I2C clock is usually 100kHz</li>
</ul>
</li>
<li>All devices connected to an I2C bus act the same</li>
<li>Whichever device is transmitting is the master for that communication</li>
<li>Pull-up resistors keep each line high when no device is transmitting</li>
<li>The device intending to communicate indicates this by pulling SDA low</li>
<li>Data is then put onto the bus while SCL is low and sampled by slave devices during the rising edges</li>
<li>Simpler signalling means more complicated data framing
<ul>
<li>Pulled low to start</li>
<li>7 bit address sent</li>
<li>1 bit for read/write mode</li>
<li>1 bit slave ack</li>
<li>8 bit word</li>
<li>1 bit ack signal</li>
<li>Stop bit</li>
</ul>
</li>
</ul>
<p><img src="./img/i2c.png" alt="" /></p>
<ul>
<li>Takes 20 cycles to read a single byte
<ul>
<li>Vs 10 for SPI</li>
</ul>
</li>
<li>I2C is also half-duplex with a slow clock</li>
<li>I2C used when there is less pins, SPI needed for higher data throughput</li>
</ul>
<h2 id="high-speed-serial-io"><a class="header" href="#high-speed-serial-io">High Speed Serial I/O</a></h2>
<ul>
<li>Higher speed communication off ship is facilitated by special serial/desrial blocks
<ul>
<li>These take data words and serialise them, and transmit them over differential pairs of I/O pins</li>
<li>Controller by high-speed clocks</li>
<li>Can acheive up to 10s of gigabit speeds</li>
</ul>
</li>
<li>Differential signalling is used to improve noise resistance at high speed
<ul>
<li>Signal sent twice, one an inverted copy of the other</li>
<li>Balanced lines means better resistance to EM interference</li>
</ul>
</li>
<li>Clock information is encoded in data that is sent</li>
<li>Data is encoded and scrambled to ensure sufficient transitions between 1s and 0s for receiver to be able to decode</li>
<li>Extra bits are added to the data bits to ensure sufficient transitions and DC balance</li>
<li>Specific schemes are specified by different physical layer standards
<ul>
<li>8b/10b means 2 extra bits are added to each byte</li>
</ul>
</li>
<li>Effective data rate is determined from two specifications
<ul>
<li>Baud rate</li>
<li>Encoding scheme</li>
<li>For example, 2GHz with 8b/10b encoding gives 200MB/s
<ul>
<li>20% of baud rate is encoding overhead</li>
</ul>
</li>
</ul>
</li>
<li>Multiple lanes are used to improve throughput
<ul>
<li>PCIe gen 3 had a transfer rate of 8Gb/s per lane and uses a 128b/130b encoding
<ul>
<li>985 MB/s</li>
<li>1.5% encoding overhead</li>
<li>16 lanes (PCIe3 x16) gives about 16Gbps</li>
</ul>
</li>
</ul>
</li>
<li>Use in many interfaces
<ul>
<li>Serial ATA for disks and storage</li>
<li>Gigabit ethernet</li>
<li>Used over a variety of physical media</li>
</ul>
</li>
<li>Circuits required to interface with high speed I/O have to be designed carefully to meet strict timing requirements
<ul>
<li>Vendors usually provide IP for this</li>
<li>IP blocks designed to specific standard for the interface they are meant to be using</li>
</ul>
</li>
<li>The simplest form of communicating between modules in design is the ready/valid handshaking
<ul>
<li>One module is a source, another a sink</li>
<li>The sink module asserts a ready signal when it is ready to consume data</li>
<li>The source module asserts a valid signal when it is outputting valid data</li>
<li>At any clock edge when both ready and valid are asserted, data is transferred on the data line</li>
<li>Can introduce a bottleneck</li>
</ul>
</li>
<li>In the source module, the pipeline can be halted when the sink is not ready, and resumed when ready
<ul>
<li>In the sink, ready is asserted when data is ready to be accepted</li>
<li>Such an interface allows a FIFO buffer to be inserted between modules to offer more isolation</li>
</ul>
</li>
</ul>
<p><img src="./img/fifo.png" alt="" /></p>
<h3 id="axi4"><a class="header" href="#axi4">AXI4</a></h3>
<ul>
<li>Most hybrid FPGAs include an ARM processor</li>
<li>Advanced microcontroller bus architecture (AMBA) is an on-chip interconnect specification introduced by ARM for use in SoCs</li>
<li>Defines a number of interfaces
<ul>
<li>AXI4 for high performance memory mapped communication</li>
<li>AXI4-Lite is a simpler interface for low throughput</li>
<li>AXI4-Stream is for high speed streaming data</li>
</ul>
</li>
<li>Reads are initiated by a master over the read address channel
<ul>
<li>The slave response with data over the read data channel</li>
</ul>
</li>
<li>Writes are similar, with address and control data being placed on the write address channel
<ul>
<li>The master sends data over the write data channel</li>
<li>Slave responds on the write response channel</li>
</ul>
</li>
<li>Read and write channels are separeatre, allowing bidirectional communication</li>
<li>AXI4 supports bursts of up to 256 words</li>
<li>Each master/slave pair can have a separate clock</li>
<li>A system consists of multiple masters and slaves connected on an interconnect</li>
<li>Most vendor IP is provided with an AXI4 interface to simplify integration into a design
<ul>
<li>Different interface specifications are shown in datasheets</li>
</ul>
</li>
</ul>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../es2e3/timing.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>
                            <a rel="next" href="../es2e3/processors.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>
                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../es2e3/timing.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>
                    <a rel="next" href="../es2e3/processors.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>

        <script type="text/javascript">
            window.playground_copyable = true;
        </script>
        <script src="../elasticlunr.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="../mark.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="../searcher.js" type="text/javascript" charset="utf-8"></script>
        <script src="../clipboard.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="../highlight.js" type="text/javascript" charset="utf-8"></script>
        <script src="../book.js" type="text/javascript" charset="utf-8"></script>

        <!-- Custom JS scripts -->
    </body>
</html>
